Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 29 13:08:35 2023
| Host         : GF76 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file /home/albertojor/GitHub/Chisel/Tesis/freedom/builds/e300artydevkit/obj/report/timing.txt -max_paths 10
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1013)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2282)
5. checking no_input_delay (40)
6. checking no_output_delay (46)
7. checking multiple_clock (12889)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1013)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q (HIGH)

 There are 1011 register/latch pins with no clock driven by root clock pin: slow_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2282)
---------------------------------------------------
 There are 2282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (12889)
----------------------------------
 There are 12889 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.231        0.000                      0                32573        0.011        0.000                      0                32573        3.000        0.000                       0                 13197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
CLK100MHZ          {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm    {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm    {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm    {0.000 30.000}       60.000          16.667          
JTCK               {0.000 50.000}       100.000         10.000          
qspi_sck_pin       {0.000 10.000}       20.000          50.000          
sys_clk_pin        {0.000 5.000}        10.000          100.000         
  clk_out1_mmcm_1  {0.000 59.579}       119.158         8.392           
  clk_out3_mmcm_1  {0.000 15.391}       30.782          32.487          
  clkfbout_mmcm_1  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_mmcm        116.322        0.000                      0                   48        0.205        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm         12.231        0.000                      0                31618        0.166        0.000                      0                31618       14.141        0.000                       0                 12854  
  clkfbout_mmcm                                                                                                                                                     40.000        0.000                       0                     3  
JTCK                    42.799        0.000                      0                  646        0.132        0.000                      0                  646       49.500        0.000                       0                   302  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_mmcm_1      116.329        0.000                      0                   48        0.205        0.000                      0                   48       58.599        0.000                       0                    37  
  clk_out3_mmcm_1       12.233        0.000                      0                31618        0.166        0.000                      0                31618       14.141        0.000                       0                 12854  
  clkfbout_mmcm_1                                                                                                                                                   40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mmcm_1  clk_out1_mmcm        116.322        0.000                      0                   48        0.014        0.000                      0                   48  
clk_out3_mmcm_1  clk_out3_mmcm         12.231        0.000                      0                31618        0.011        0.000                      0                31618  
clk_out1_mmcm    clk_out1_mmcm_1      116.322        0.000                      0                   48        0.014        0.000                      0                   48  
clk_out3_mmcm    clk_out3_mmcm_1       12.231        0.000                      0                31618        0.011        0.000                      0                31618  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  JTCK               JTCK                    96.001        0.000                      0                   39        0.846        0.000                      0                   39  
**async_default**  clk_out3_mmcm      clk_out3_mmcm           13.625        0.000                      0                  222        1.806        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm           13.625        0.000                      0                  222        1.651        0.000                      0                  222  
**async_default**  clk_out3_mmcm      clk_out3_mmcm_1         13.625        0.000                      0                  222        1.651        0.000                      0                  222  
**async_default**  clk_out3_mmcm_1    clk_out3_mmcm_1         13.627        0.000                      0                  222        1.806        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.322ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.571%)  route 1.945ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.735 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.735    slow_clock_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                116.322    

Slack (MET) :             116.340ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.732ns (27.339%)  route 1.945ns (72.661%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.763    _T_105[7]
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                116.340    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.704ns (28.336%)  route 1.780ns (71.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.650     1.446    value[7]_i_3_n_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    _T_105[6]
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.604ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.752ns (72.525%)  route 0.664ns (27.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 117.719 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y100        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.790 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.664     1.454    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X76Y102        LUT3 (Prop_lut3_I2_O)        0.124     1.578 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.578    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.582   117.719    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.576   118.295    
                         clock uncertainty           -0.191   118.104    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.077   118.181    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.181    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                116.604    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I2_O)        0.046    -0.224 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.131    -0.429    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.225 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.120    -0.440    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.210%)  route 0.150ns (41.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.572    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X74Y101        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.150    -0.258    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X74Y102        LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.865    -0.808    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.252    -0.556    
    SLICE_X74Y102        FDRE (Hold_fdre_C_D)         0.120    -0.436    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.283    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.238 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.238    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.091    -0.466    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.276    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.107    -0.466    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.247ns (71.558%)  route 0.098ns (28.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.425 f  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.327    ip_reset_sys/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.099    -0.228 r  ip_reset_sys/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.228    ip_reset_sys/U0/SEQ/pr_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.092    -0.465    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.092    -0.508    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.246    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.121    -0.452    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.269    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X77Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X77Y103        FDRE (Hold_fdre_C_D)         0.092    -0.481    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 1.724ns (9.638%)  route 16.164ns (90.362%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.280 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.293    13.398    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/dcacheArb_io_requestor_0_req_ready
    SLICE_X51Y44         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_4/O
                         net (fo=6, routed)           0.809    14.330    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_67__0
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.152    14.482 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_2/O
                         net (fo=71, routed)          2.486    16.968    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_0
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.519    29.280    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/C
                         clock pessimism              0.487    29.768    
                         clock uncertainty           -0.155    29.613    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.413    29.200    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.200    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.269ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.440ns  (logic 0.606ns (3.475%)  route 16.834ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.262 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       13.171    16.592    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.501    29.262    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/C
                         clock pessimism              0.480    29.743    
                         clock uncertainty           -0.155    29.588    
    SLICE_X54Y61         FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 12.269    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.095ns  (logic 1.846ns (10.202%)  route 16.249ns (89.798%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.400    16.215    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.150    16.365 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[25]_i_1/O
                         net (fo=1, routed)           0.810    17.175    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_77
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.084ns  (logic 1.848ns (10.219%)  route 16.236ns (89.781%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.387    16.202    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y54         LUT3 (Prop_lut3_I1_O)        0.152    16.354 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[21]_i_1/O
                         net (fo=1, routed)           0.810    17.164    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_81
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.846ns (10.269%)  route 16.130ns (89.731%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 29.357 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.272    16.087    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y50         LUT3 (Prop_lut3_I1_O)        0.150    16.237 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[5]_i_1/O
                         net (fo=1, routed)           0.819    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_97
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.596    29.357    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/C
                         clock pessimism              0.559    29.917    
                         clock uncertainty           -0.155    29.762    
    SLICE_X73Y50         FDRE (Setup_fdre_C_D)       -0.307    29.455    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.848ns (10.280%)  route 16.128ns (89.720%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.471 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[17]_i_1/O
                         net (fo=1, routed)           0.585    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_85
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.400    

Slack (MET) :             12.409ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.959ns  (logic 1.848ns (10.290%)  route 16.111ns (89.710%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.405    16.220    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.152    16.372 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[26]_i_1/O
                         net (fo=1, routed)           0.667    17.039    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_76
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.313    29.448    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                         -17.039    
  -------------------------------------------------------------------
                         slack                                 12.409    

Slack (MET) :             12.443ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.848ns (10.305%)  route 16.085ns (89.695%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.399    16.214    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.366 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[14]_i_1/O
                         net (fo=1, routed)           0.647    17.013    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_88
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 12.443    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 1.846ns (10.300%)  route 16.076ns (89.700%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.390    16.205    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y56         LUT3 (Prop_lut3_I1_O)        0.150    16.355 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[27]_i_1/O
                         net (fo=1, routed)           0.647    17.002    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_75
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y56         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.951ns  (logic 1.850ns (10.306%)  route 16.101ns (89.694%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.154    16.473 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[20]_i_1/O
                         net (fo=1, routed)           0.558    17.031    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_82
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.272    29.489    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         29.489    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                 12.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.384    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[3]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.092    -0.505    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X36Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.301    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[23]
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[23]
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.909    -0.764    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092    -0.424    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.383    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[0]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.338 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.091    -0.506    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 data_arrays_0_0_reg_i_46/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.574    -0.590    ip_mmcm_clk_out3
    SLICE_X8Y59          FDRE                                         r  data_arrays_0_0_reg_i_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  data_arrays_0_0_reg_i_46/Q
                         net (fo=1, routed)           0.163    -0.263    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_6
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21/O
                         net (fo=4, routed)           0.360     0.142    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.958    -0.715    E300ArtyDevKitPlatform/sys/tile/dcache/data/clk_out3
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.028    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.900%)  route 0.141ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/Q
                         net (fo=1, routed)           0.141    -0.250    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[30]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[30]
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121    -0.376    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.633    -0.531    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X43Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.294    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][4]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[4]
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.908    -0.765    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092    -0.423    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.342%)  route 0.144ns (43.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.247    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[13]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[13]
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120    -0.377    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X39Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/Q
                         net (fo=1, routed)           0.147    -0.240    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][18]
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.195 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[18]
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.372    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.678%)  route 0.148ns (44.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.639    -0.525    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/Q
                         net (fo=1, routed)           0.148    -0.236    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[3]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.913    -0.760    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/C
                         clock pessimism              0.272    -0.489    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.368    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/Q
                         net (fo=1, routed)           0.106    -0.258    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/C
                         clock pessimism              0.252    -0.512    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121    -0.391    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y10     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y9      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y11     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y12     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y7      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y6      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y7      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y6      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y8      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       42.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.593ns  (logic 1.195ns (18.124%)  route 5.398ns (81.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.803    61.815    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.502   104.915    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.138    
    SLICE_X70Y81         FDRE (Setup_fdre_C_R)       -0.524   104.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                         -61.815    
  -------------------------------------------------------------------
                         slack                                 42.799    

Slack (MET) :             42.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.593ns  (logic 1.195ns (18.124%)  route 5.398ns (81.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.803    61.815    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.502   104.915    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.138    
    SLICE_X70Y81         FDRE (Setup_fdre_C_R)       -0.524   104.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[12]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                         -61.815    
  -------------------------------------------------------------------
                         slack                                 42.799    

Slack (MET) :             42.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.593ns  (logic 1.195ns (18.124%)  route 5.398ns (81.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.803    61.815    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.502   104.915    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.138    
    SLICE_X70Y81         FDRE (Setup_fdre_C_R)       -0.524   104.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[13]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                         -61.815    
  -------------------------------------------------------------------
                         slack                                 42.799    

Slack (MET) :             42.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.593ns  (logic 1.195ns (18.124%)  route 5.398ns (81.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.803    61.815    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.502   104.915    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.138    
    SLICE_X70Y81         FDRE (Setup_fdre_C_R)       -0.524   104.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[14]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                         -61.815    
  -------------------------------------------------------------------
                         slack                                 42.799    

Slack (MET) :             42.799ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.593ns  (logic 1.195ns (18.124%)  route 5.398ns (81.876%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.803    61.815    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.502   104.915    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X70Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]/C
                         clock pessimism              0.259   105.174    
                         clock uncertainty           -0.035   105.138    
    SLICE_X70Y81         FDRE (Setup_fdre_C_R)       -0.524   104.614    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[15]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                         -61.815    
  -------------------------------------------------------------------
                         slack                                 42.799    

Slack (MET) :             42.945ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.809ns  (logic 1.168ns (17.154%)  route 5.641ns (82.845%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           0.988    56.632    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.299    56.931 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          1.606    58.537    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X72Y88         LUT4 (Prop_lut4_I3_O)        0.120    58.657 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.690    59.347    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X72Y88         LUT5 (Prop_lut5_I1_O)        0.327    59.674 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          2.357    62.030    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X62Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X62Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[31]/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.144    
    SLICE_X62Y88         FDRE (Setup_fdre_C_CE)      -0.169   104.975    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[31]
  -------------------------------------------------------------------
                         required time                        104.975    
                         arrival time                         -62.030    
  -------------------------------------------------------------------
                         slack                                 42.945    

Slack (MET) :             43.065ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.654ns  (logic 1.168ns (17.554%)  route 5.486ns (82.446%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           0.988    56.632    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.299    56.931 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          1.606    58.537    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X72Y88         LUT4 (Prop_lut4_I3_O)        0.120    58.657 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.690    59.347    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X72Y88         LUT5 (Prop_lut5_I1_O)        0.327    59.674 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          2.202    61.876    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X64Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.509   104.922    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X64Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[30]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X64Y88         FDRE (Setup_fdre_C_CE)      -0.205   104.940    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[30]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -61.876    
  -------------------------------------------------------------------
                         slack                                 43.065    

Slack (MET) :             43.065ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.654ns  (logic 1.168ns (17.554%)  route 5.486ns (82.446%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           0.988    56.632    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_31_reg_1[4]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.299    56.931 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_5/O
                         net (fo=64, routed)          1.606    58.537    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/irReg_reg[2]
    SLICE_X72Y88         LUT4 (Prop_lut4_I3_O)        0.120    58.657 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/sync_0[33]_i_2/O
                         net (fo=3, routed)           0.690    59.347    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0_reg[33]
    SLICE_X72Y88         LUT5 (Prop_lut5_I1_O)        0.327    59.674 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/sync_0[32]_i_1/O
                         net (fo=33, routed)          2.202    61.876    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/valid
    SLICE_X64Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.509   104.922    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X64Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[32]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X64Y88         FDRE (Setup_fdre_C_CE)      -0.205   104.940    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[32]
  -------------------------------------------------------------------
                         required time                        104.940    
                         arrival time                         -61.876    
  -------------------------------------------------------------------
                         slack                                 43.065    

Slack (MET) :             43.206ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.364ns  (logic 1.195ns (18.777%)  route 5.169ns (81.223%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 104.998 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.574    61.586    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X72Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.585   104.998    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X72Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]/C
                         clock pessimism              0.259   105.257    
                         clock uncertainty           -0.035   105.221    
    SLICE_X72Y81         FDRE (Setup_fdre_C_R)       -0.429   104.792    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.792    
                         arrival time                         -61.586    
  -------------------------------------------------------------------
                         slack                                 43.206    

Slack (MET) :             43.206ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (JTCK rise@100.000ns - JTCK fall@50.000ns)
  Data Path Delay:        6.364ns  (logic 1.195ns (18.777%)  route 5.169ns (81.223%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 104.998 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 55.222 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK fall edge)      50.000    50.000 f  
    F4                                                0.000    50.000 f  jd_2 (INOUT)
                         net (fo=1, unset)            0.000    50.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472    51.472 f  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025    53.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    53.592 f  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.629    55.222    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/CLK
    SLICE_X59Y91         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.422    55.644 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg_reg[4]/Q
                         net (fo=8, routed)           1.393    57.037    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/irReg[4]
    SLICE_X60Y91         LUT5 (Prop_lut5_I0_O)        0.321    57.358 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/regs_34_i_3/O
                         net (fo=3, routed)           0.454    57.811    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_reg
    SLICE_X60Y90         LUT6 (Prop_lut6_I0_O)        0.328    58.139 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/dmiReqReg_op[1]_i_2/O
                         net (fo=43, routed)          1.749    59.888    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/E[0]
    SLICE_X70Y88         LUT4 (Prop_lut4_I0_O)        0.124    60.012 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/dmiReqReg_op[1]_i_1/O
                         net (fo=41, routed)          1.574    61.586    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain_n_41
    SLICE_X72Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.585   104.998    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X72Y81         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]/C
                         clock pessimism              0.259   105.257    
                         clock uncertainty           -0.035   105.221    
    SLICE_X72Y81         FDRE (Setup_fdre_C_R)       -0.429   104.792    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[5]
  -------------------------------------------------------------------
                         required time                        104.792    
                         arrival time                         -61.586    
  -------------------------------------------------------------------
                         slack                                 43.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.499    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/IBUFG_O
    SLICE_X72Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/deq_bits_reg/sync_0_reg[3]/Q
                         net (fo=1, routed)           0.051     1.691    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_32_reg[2]
    SLICE_X73Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.736 r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/valid_reg/reg_0/regs_4_i_1__0/O
                         net (fo=1, routed)           0.000     1.736    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg_0
    SLICE_X73Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.860     2.015    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg/C
                         clock pessimism             -0.502     1.512    
    SLICE_X73Y83         FDRE (Hold_fdre_C_D)         0.092     1.604    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_4_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/q_reg/C
                            (rising edge-triggered cell FDPE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_31_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.017%)  route 0.092ns (32.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.565     1.474    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/IBUFG_O
    SLICE_X59Y92         FDPE                                         r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.615 f  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/q_reg/Q
                         net (fo=16, routed)          0.092     1.707    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/stateMachine_io_currState[0]
    SLICE_X58Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_2/regs_31_i_3/O
                         net (fo=1, routed)           0.000     1.752    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_31_reg_0
    SLICE_X58Y92         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_31_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.836     1.991    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/IBUFG_O
    SLICE_X58Y92         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_31_reg/C
                         clock pessimism             -0.503     1.487    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.120     1.607    E300ArtyDevKitPlatform/sys/dtm/dtmInfoChain/regs_31_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.591     1.500    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X73Y84         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y84         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[2]/Q
                         net (fo=1, routed)           0.115     1.756    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[2]
    SLICE_X74Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X74Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[2]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X74Y83         FDRE (Hold_fdre_C_D)         0.063     1.601    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.514%)  route 0.132ns (41.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.592     1.501    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X73Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[5]/Q
                         net (fo=3, routed)           0.132     1.774    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[5]
    SLICE_X74Y87         LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_39_i_1/O
                         net (fo=1, routed)           0.000     1.819    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg_0
    SLICE_X74Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.866     2.021    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X74Y87         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg/C
                         clock pessimism             -0.479     1.541    
    SLICE_X74Y87         FDRE (Hold_fdre_C_D)         0.121     1.662    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_39_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.502%)  route 0.128ns (47.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.589     1.498    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y82         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_12_reg/Q
                         net (fo=2, routed)           0.128     1.767    E300ArtyDevKitPlatform/sys/dtm/D[9]
    SLICE_X75Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.070     1.608    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.473    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X69Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y85         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[21]/Q
                         net (fo=4, routed)           0.126     1.740    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/Q[21]
    SLICE_X67Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.835     1.990    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/IBUFG_O
    SLICE_X67Y85         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[21]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X67Y85         FDRE (Hold_fdre_C_D)         0.071     1.581    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/mem_0_data_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.040%)  route 0.130ns (47.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.590     1.499    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X73Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_11_reg/Q
                         net (fo=2, routed)           0.130     1.770    E300ArtyDevKitPlatform/sys/dtm/D[8]
    SLICE_X75Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.863     2.018    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y83         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]/C
                         clock pessimism             -0.479     1.538    
    SLICE_X75Y83         FDRE (Hold_fdre_C_D)         0.070     1.608    E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_resumereq_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.765%)  route 0.131ns (48.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.564     1.473    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X65Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_data_reg[30]/Q
                         net (fo=3, routed)           0.131     1.746    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/Q[11]
    SLICE_X68Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_resumereq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.835     1.990    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/IBUFG_O
    SLICE_X68Y86         FDRE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_resumereq_reg/C
                         clock pessimism             -0.479     1.510    
    SLICE_X68Y86         FDRE (Hold_fdre_C_D)         0.072     1.582    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_resumereq_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/busyReg_reg/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.566     1.475    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X71Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/busyReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  E300ArtyDevKitPlatform/sys/dtm/busyReg_reg/Q
                         net (fo=6, routed)           0.110     1.727    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/busyReg
    SLICE_X70Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_1_i_1/O
                         net (fo=1, routed)           0.000     1.772    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg_1
    SLICE_X70Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.838     1.993    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X70Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg/C
                         clock pessimism             -0.504     1.488    
    SLICE_X70Y88         FDRE (Hold_fdre_C_D)         0.120     1.608    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_1_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_34_reg/D
                            (rising edge-triggered cell FDRE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             JTCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.595     1.504    E300ArtyDevKitPlatform/sys/dtm/IBUFG_O
    SLICE_X75Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  E300ArtyDevKitPlatform/sys/dtm/dmiReqReg_addr_reg[0]/Q
                         net (fo=4, routed)           0.111     1.757    E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/Q[0]
    SLICE_X74Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  E300ArtyDevKitPlatform/sys/dtm/JtagTapController/stateMachine/currStateReg/reg_0/regs_34_i_2/O
                         net (fo=1, routed)           0.000     1.802    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_34_reg_0
    SLICE_X74Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_34_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.868     2.023    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/IBUFG_O
    SLICE_X74Y88         FDRE                                         r  E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_34_reg/C
                         clock pessimism             -0.505     1.517    
    SLICE_X74Y88         FDRE (Hold_fdre_C_D)         0.120     1.637    E300ArtyDevKitPlatform/sys/dtm/dmiAccessChain/regs_34_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         JTCK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jd_2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  IOBUF_6_O_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_ackhavereset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y86    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X69Y88    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/mem_0_hartsel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       58.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.329ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.571%)  route 1.945ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.735 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.735    slow_clock_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029   118.064    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.064    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                116.329    

Slack (MET) :             116.347ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.732ns (27.339%)  route 1.945ns (72.661%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.763    _T_105[7]
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075   118.110    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.110    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                116.347    

Slack (MET) :             116.496ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.704ns (28.336%)  route 1.780ns (71.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.650     1.446    value[7]_i_3_n_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    _T_105[6]
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.184   118.035    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031   118.066    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.066    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                116.496    

Slack (MET) :             116.611ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.752ns (72.525%)  route 0.664ns (27.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 117.719 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y100        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.790 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.664     1.454    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X76Y102        LUT3 (Prop_lut3_I2_O)        0.124     1.578 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.578    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.582   117.719    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.576   118.295    
                         clock uncertainty           -0.184   118.111    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.077   118.188    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.188    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                116.611    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    

Slack (MET) :             116.894ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.361ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.184   118.110    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.681    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.681    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I2_O)        0.046    -0.224 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.131    -0.429    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.225 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.120    -0.440    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.210%)  route 0.150ns (41.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.572    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X74Y101        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.150    -0.258    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X74Y102        LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.865    -0.808    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.252    -0.556    
    SLICE_X74Y102        FDRE (Hold_fdre_C_D)         0.120    -0.436    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.283    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.238 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.238    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.091    -0.466    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.276    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.236    -0.573    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.107    -0.466    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.247ns (71.558%)  route 0.098ns (28.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.425 f  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.327    ip_reset_sys/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.099    -0.228 r  ip_reset_sys/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.228    ip_reset_sys/U0/SEQ/pr_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.092    -0.465    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.092    -0.508    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.246    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.121    -0.452    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107    -0.493    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.269    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X77Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X77Y103        FDRE (Hold_fdre_C_D)         0.092    -0.481    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm_1
Waveform(ns):       { 0.000 59.579 }
Period(ns):         119.158
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         119.158     117.003    BUFGCTRL_X0Y18   ip_mmcm/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         119.158     117.909    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     slow_clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y94     value_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         119.158     118.158    SLICE_X55Y95     value_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       119.158     94.202     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         59.579      58.599     SLICE_X76Y100    ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     slow_clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y95     value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         59.579      59.079     SLICE_X55Y94     value_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       12.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.233ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 1.724ns (9.638%)  route 16.164ns (90.362%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.280 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.293    13.398    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/dcacheArb_io_requestor_0_req_ready
    SLICE_X51Y44         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_4/O
                         net (fo=6, routed)           0.809    14.330    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_67__0
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.152    14.482 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_2/O
                         net (fo=71, routed)          2.486    16.968    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_0
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.519    29.280    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/C
                         clock pessimism              0.487    29.768    
                         clock uncertainty           -0.153    29.615    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.413    29.202    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.202    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 12.233    

Slack (MET) :             12.271ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.440ns  (logic 0.606ns (3.475%)  route 16.834ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.262 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       13.171    16.592    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.501    29.262    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/C
                         clock pessimism              0.480    29.743    
                         clock uncertainty           -0.153    29.590    
    SLICE_X54Y61         FDRE (Setup_fdre_C_R)       -0.726    28.864    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]
  -------------------------------------------------------------------
                         required time                         28.864    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 12.271    

Slack (MET) :             12.280ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.095ns  (logic 1.846ns (10.202%)  route 16.249ns (89.798%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.400    16.215    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.150    16.365 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[25]_i_1/O
                         net (fo=1, routed)           0.810    17.175    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_77
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.307    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 12.280    

Slack (MET) :             12.291ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.084ns  (logic 1.848ns (10.219%)  route 16.236ns (89.781%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.387    16.202    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y54         LUT3 (Prop_lut3_I1_O)        0.152    16.354 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[21]_i_1/O
                         net (fo=1, routed)           0.810    17.164    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_81
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)       -0.307    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 12.291    

Slack (MET) :             12.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.846ns (10.269%)  route 16.130ns (89.731%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 29.357 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.272    16.087    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y50         LUT3 (Prop_lut3_I1_O)        0.150    16.237 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[5]_i_1/O
                         net (fo=1, routed)           0.819    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_97
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.596    29.357    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/C
                         clock pessimism              0.559    29.917    
                         clock uncertainty           -0.153    29.764    
    SLICE_X73Y50         FDRE (Setup_fdre_C_D)       -0.307    29.457    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.457    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.400    

Slack (MET) :             12.401ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.848ns (10.280%)  route 16.128ns (89.720%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.471 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[17]_i_1/O
                         net (fo=1, routed)           0.585    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_85
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.458    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.401    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.959ns  (logic 1.848ns (10.290%)  route 16.111ns (89.710%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.405    16.220    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.152    16.372 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[26]_i_1/O
                         net (fo=1, routed)           0.667    17.039    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_76
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.313    29.450    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         29.450    
                         arrival time                         -17.039    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.848ns (10.305%)  route 16.085ns (89.695%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.399    16.214    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.366 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[14]_i_1/O
                         net (fo=1, routed)           0.647    17.013    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_88
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.458    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.455ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 1.846ns (10.300%)  route 16.076ns (89.700%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.390    16.205    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y56         LUT3 (Prop_lut3_I1_O)        0.150    16.355 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[27]_i_1/O
                         net (fo=1, routed)           0.647    17.002    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_75
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y56         FDRE (Setup_fdre_C_D)       -0.305    29.458    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         29.458    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 12.455    

Slack (MET) :             12.460ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.951ns  (logic 1.850ns (10.306%)  route 16.101ns (89.694%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.154    16.473 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[20]_i_1/O
                         net (fo=1, routed)           0.558    17.031    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_82
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.153    29.763    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.272    29.491    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         29.491    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                 12.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.384    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[3]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.092    -0.505    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X36Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.301    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[23]
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[23]
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.909    -0.764    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092    -0.424    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.383    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[0]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.338 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.252    -0.597    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.091    -0.506    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 data_arrays_0_0_reg_i_46/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.574    -0.590    ip_mmcm_clk_out3
    SLICE_X8Y59          FDRE                                         r  data_arrays_0_0_reg_i_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  data_arrays_0_0_reg_i_46/Q
                         net (fo=1, routed)           0.163    -0.263    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_6
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21/O
                         net (fo=4, routed)           0.360     0.142    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.958    -0.715    E300ArtyDevKitPlatform/sys/tile/dcache/data/clk_out3
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.028    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.900%)  route 0.141ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/Q
                         net (fo=1, routed)           0.141    -0.250    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[30]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[30]
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121    -0.376    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.633    -0.531    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X43Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.294    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][4]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[4]
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.908    -0.765    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092    -0.423    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.342%)  route 0.144ns (43.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.247    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[13]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[13]
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/C
                         clock pessimism              0.272    -0.497    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120    -0.377    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X39Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/Q
                         net (fo=1, routed)           0.147    -0.240    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][18]
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.195 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[18]
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.372    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.678%)  route 0.148ns (44.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.639    -0.525    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/Q
                         net (fo=1, routed)           0.148    -0.236    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[3]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.913    -0.760    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/C
                         clock pessimism              0.272    -0.489    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.368    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/Q
                         net (fo=1, routed)           0.106    -0.258    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/C
                         clock pessimism              0.252    -0.512    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121    -0.391    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mmcm_1
Waveform(ns):       { 0.000 15.391 }
Period(ns):         30.782
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y10     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y9      E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y11     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y12     E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y7      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y6      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y7      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y6      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X1Y8      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         30.782      27.838     RAMB36_X0Y5      E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       30.782      182.578    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.391      14.141     SLICE_X46Y101    E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_1
  To Clock:  clkfbout_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y19   ip_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X1Y2  ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm_1
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack      116.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.322ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.571%)  route 1.945ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.735 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.735    slow_clock_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                116.322    

Slack (MET) :             116.340ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.732ns (27.339%)  route 1.945ns (72.661%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.763    _T_105[7]
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                116.340    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.704ns (28.336%)  route 1.780ns (71.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.650     1.446    value[7]_i_3_n_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    _T_105[6]
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.604ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.752ns (72.525%)  route 0.664ns (27.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 117.719 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y100        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.790 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.664     1.454    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X76Y102        LUT3 (Prop_lut3_I2_O)        0.124     1.578 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.578    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.582   117.719    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.576   118.295    
                         clock uncertainty           -0.191   118.104    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.077   118.181    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.181    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                116.604    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm rise@119.158ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I2_O)        0.046    -0.224 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.191    -0.369    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.131    -0.238    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.225 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.191    -0.369    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.120    -0.249    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.210%)  route 0.150ns (41.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.572    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X74Y101        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.150    -0.258    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X74Y102        LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.865    -0.808    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.191    -0.365    
    SLICE_X74Y102        FDRE (Hold_fdre_C_D)         0.120    -0.245    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.283    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.238 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.238    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.191    -0.366    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.091    -0.275    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.276    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.107    -0.275    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.247ns (71.558%)  route 0.098ns (28.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.425 f  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.327    ip_reset_sys/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.099    -0.228 r  ip_reset_sys/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.228    ip_reset_sys/U0/SEQ/pr_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.191    -0.366    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.092    -0.274    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.092    -0.317    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.246    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.121    -0.261    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.269    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X77Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X77Y103        FDRE (Hold_fdre_C_D)         0.092    -0.290    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 1.724ns (9.638%)  route 16.164ns (90.362%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.280 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.293    13.398    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/dcacheArb_io_requestor_0_req_ready
    SLICE_X51Y44         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_4/O
                         net (fo=6, routed)           0.809    14.330    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_67__0
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.152    14.482 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_2/O
                         net (fo=71, routed)          2.486    16.968    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_0
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.519    29.280    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/C
                         clock pessimism              0.487    29.768    
                         clock uncertainty           -0.155    29.613    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.413    29.200    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.200    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.269ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.440ns  (logic 0.606ns (3.475%)  route 16.834ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.262 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       13.171    16.592    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.501    29.262    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/C
                         clock pessimism              0.480    29.743    
                         clock uncertainty           -0.155    29.588    
    SLICE_X54Y61         FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 12.269    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.095ns  (logic 1.846ns (10.202%)  route 16.249ns (89.798%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.400    16.215    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.150    16.365 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[25]_i_1/O
                         net (fo=1, routed)           0.810    17.175    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_77
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        18.084ns  (logic 1.848ns (10.219%)  route 16.236ns (89.781%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.387    16.202    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y54         LUT3 (Prop_lut3_I1_O)        0.152    16.354 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[21]_i_1/O
                         net (fo=1, routed)           0.810    17.164    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_81
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.846ns (10.269%)  route 16.130ns (89.731%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 29.357 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.272    16.087    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y50         LUT3 (Prop_lut3_I1_O)        0.150    16.237 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[5]_i_1/O
                         net (fo=1, routed)           0.819    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_97
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.596    29.357    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/C
                         clock pessimism              0.559    29.917    
                         clock uncertainty           -0.155    29.762    
    SLICE_X73Y50         FDRE (Setup_fdre_C_D)       -0.307    29.455    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.848ns (10.280%)  route 16.128ns (89.720%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.471 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[17]_i_1/O
                         net (fo=1, routed)           0.585    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_85
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.400    

Slack (MET) :             12.409ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.959ns  (logic 1.848ns (10.290%)  route 16.111ns (89.710%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.405    16.220    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.152    16.372 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[26]_i_1/O
                         net (fo=1, routed)           0.667    17.039    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_76
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.313    29.448    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                         -17.039    
  -------------------------------------------------------------------
                         slack                                 12.409    

Slack (MET) :             12.443ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.848ns (10.305%)  route 16.085ns (89.695%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.399    16.214    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.366 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[14]_i_1/O
                         net (fo=1, routed)           0.647    17.013    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_88
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 12.443    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 1.846ns (10.300%)  route 16.076ns (89.700%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.390    16.205    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y56         LUT3 (Prop_lut3_I1_O)        0.150    16.355 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[27]_i_1/O
                         net (fo=1, routed)           0.647    17.002    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_75
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y56         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.951ns  (logic 1.850ns (10.306%)  route 16.101ns (89.694%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.154    16.473 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[20]_i_1/O
                         net (fo=1, routed)           0.558    17.031    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_82
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.272    29.489    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         29.489    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                 12.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.384    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[3]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.092    -0.350    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X36Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.301    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[23]
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[23]
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.909    -0.764    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.155    -0.360    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092    -0.268    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.383    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[0]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.338 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.091    -0.351    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 data_arrays_0_0_reg_i_46/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.574    -0.590    ip_mmcm_clk_out3
    SLICE_X8Y59          FDRE                                         r  data_arrays_0_0_reg_i_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  data_arrays_0_0_reg_i_46/Q
                         net (fo=1, routed)           0.163    -0.263    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_6
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21/O
                         net (fo=4, routed)           0.360     0.142    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.958    -0.715    E300ArtyDevKitPlatform/sys/tile/dcache/data/clk_out3
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
                         clock uncertainty            0.155    -0.056    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.127    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.900%)  route 0.141ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/Q
                         net (fo=1, routed)           0.141    -0.250    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[30]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[30]
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.155    -0.341    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121    -0.220    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.633    -0.531    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X43Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.294    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][4]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[4]
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.908    -0.765    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.155    -0.359    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092    -0.267    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.342%)  route 0.144ns (43.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.247    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[13]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[13]
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.155    -0.341    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120    -0.221    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X39Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/Q
                         net (fo=1, routed)           0.147    -0.240    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][18]
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.195 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[18]
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.155    -0.336    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.216    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.678%)  route 0.148ns (44.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.639    -0.525    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/Q
                         net (fo=1, routed)           0.148    -0.236    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[3]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.913    -0.760    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.155    -0.333    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.212    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/Q
                         net (fo=1, routed)           0.106    -0.258    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/C
                         clock pessimism              0.252    -0.512    
                         clock uncertainty            0.155    -0.356    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121    -0.235    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack      116.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             116.322ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            slow_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.571%)  route 1.945ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.735 r  slow_clock_i_1/O
                         net (fo=1, routed)           0.000     1.735    slow_clock_i_1_n_0
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  slow_clock_reg/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.029   118.057    slow_clock_reg
  -------------------------------------------------------------------
                         required time                        118.057    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                116.322    

Slack (MET) :             116.340ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.732ns (27.339%)  route 1.945ns (72.661%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.815     1.611    value[7]_i_3_n_0
    SLICE_X55Y95         LUT3 (Prop_lut3_I1_O)        0.152     1.763 r  value[7]_i_2/O
                         net (fo=1, routed)           0.000     1.763    _T_105[7]
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[7]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.075   118.103    value_reg[7]
  -------------------------------------------------------------------
                         required time                        118.103    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                116.340    

Slack (MET) :             116.489ns  (required time - arrival time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.704ns (28.336%)  route 1.780ns (71.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 117.642 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.625    -0.915    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.459 f  value_reg[1]/Q
                         net (fo=6, routed)           1.130     0.672    value_reg[1]
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124     0.796 r  value[7]_i_3/O
                         net (fo=3, routed)           0.650     1.446    value[7]_i_3_n_0
    SLICE_X55Y95         LUT2 (Prop_lut2_I0_O)        0.124     1.570 r  value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.570    _T_105[6]
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.504   117.642    ip_mmcm_clk_out1
    SLICE_X55Y95         FDRE                                         r  value_reg[6]/C
                         clock pessimism              0.576   118.219    
                         clock uncertainty           -0.191   118.028    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031   118.059    value_reg[6]
  -------------------------------------------------------------------
                         required time                        118.059    
                         arrival time                          -1.570    
  -------------------------------------------------------------------
                         slack                                116.489    

Slack (MET) :             116.604ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.752ns (72.525%)  route 0.664ns (27.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 117.719 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y100        SRL16E                                       r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.790 r  ip_reset_sys/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.664     1.454    ip_reset_sys/U0/EXT_LPF/Q
    SLICE_X76Y102        LUT3 (Prop_lut3_I2_O)        0.124     1.578 r  ip_reset_sys/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.578    ip_reset_sys/U0/EXT_LPF/lpf_int0__0
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.582   117.719    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X76Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.576   118.295    
                         clock uncertainty           -0.191   118.104    
    SLICE_X76Y102        FDRE (Setup_fdre_C_D)        0.077   118.181    ip_reset_sys/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                        118.181    
                         arrival time                          -1.578    
  -------------------------------------------------------------------
                         slack                                116.604    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    

Slack (MET) :             116.887ns  (required time - arrival time)
  Source:                 ip_reset_sys/U0/SEQ/seq_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.158ns  (clk_out1_mmcm_1 rise@119.158ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.580ns (35.687%)  route 1.045ns (64.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 117.718 - 119.158 ) 
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.702    -0.838    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X77Y102        FDRE                                         r  ip_reset_sys/U0/SEQ/seq_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.382 f  ip_reset_sys/U0/SEQ/seq_clr_reg/Q
                         net (fo=1, routed)           0.493     0.111    ip_reset_sys/U0/SEQ/SEQ_COUNTER/seq_clr
    SLICE_X77Y102        LUT1 (Prop_lut1_I0_O)        0.124     0.235 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1/O
                         net (fo=6, routed)           0.552     0.787    ip_reset_sys/U0/SEQ/SEQ_COUNTER/clear
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                    119.158   119.158 r  
    E3                                                0.000   119.158 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   119.158    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   120.570 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   121.731    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   114.408 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   116.047    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   116.138 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          1.581   117.718    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.576   118.294    
                         clock uncertainty           -0.191   118.103    
    SLICE_X77Y103        FDRE (Setup_fdre_C_R)       -0.429   117.674    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                        117.674    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                116.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I2_O)        0.046    -0.224 r  ip_reset_sys/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/p_3_out[0]
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.191    -0.369    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.131    -0.238    ip_reset_sys/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.162    -0.270    ip_reset_sys/U0/SEQ/seq_cnt[3]
    SLICE_X76Y103        LUT4 (Prop_lut4_I3_O)        0.045    -0.225 r  ip_reset_sys/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    ip_reset_sys/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.191    -0.369    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.120    -0.249    ip_reset_sys/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.210%)  route 0.150ns (41.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.592    -0.572    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X74Y101        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.150    -0.258    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X74Y102        LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.213    ip_reset_sys/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.865    -0.808    ip_reset_sys/U0/EXT_LPF/slowest_sync_clk
    SLICE_X74Y102        FDRE                                         r  ip_reset_sys/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.191    -0.365    
    SLICE_X74Y102        FDRE (Hold_fdre_C_D)         0.120    -0.245    ip_reset_sys/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.356%)  route 0.126ns (37.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  ip_reset_sys/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.126    -0.283    ip_reset_sys/U0/SEQ/p_0_in
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.238 r  ip_reset_sys/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000    -0.238    ip_reset_sys/U0/SEQ/Core_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.191    -0.366    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.091    -0.275    ip_reset_sys/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDSE (Prop_fdse_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.156    -0.276    ip_reset_sys/U0/SEQ/MB_out
    SLICE_X75Y103        LUT2 (Prop_lut2_I0_O)        0.042    -0.234 r  ip_reset_sys/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ip_reset_sys/U0/SEQ/from_sys_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.107    -0.275    ip_reset_sys/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.247ns (71.558%)  route 0.098ns (28.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.425 f  ip_reset_sys/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.327    ip_reset_sys/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X75Y103        LUT2 (Prop_lut2_I1_O)        0.099    -0.228 r  ip_reset_sys/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.000    -0.228    ip_reset_sys/U0/SEQ/pr_i_1_n_0
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X75Y103        FDSE                                         r  ip_reset_sys/U0/SEQ/pr_reg/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.191    -0.366    
    SLICE_X75Y103        FDSE (Hold_fdse_C_D)         0.092    -0.274    ip_reset_sys/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  value_reg[4]/Q
                         net (fo=3, routed)           0.115    -0.358    value_reg[4]
    SLICE_X55Y94         LUT6 (Prop_lut6_I0_O)        0.098    -0.260 r  value[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    _T_105[5]
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.092    -0.317    value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  ip_reset_sys/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.246    ip_reset_sys/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X76Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  ip_reset_sys/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    ip_reset_sys/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/slowest_sync_clk
    SLICE_X76Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X76Y103        FDRE (Hold_fdre_C_D)         0.121    -0.261    ip_reset_sys/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.564    -0.600    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  value_reg[1]/Q
                         net (fo=6, routed)           0.179    -0.280    value_reg[1]
    SLICE_X55Y94         LUT3 (Prop_lut3_I0_O)        0.042    -0.238 r  value[2]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.238    _T_105[2]
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.834    -0.839    ip_mmcm_clk_out1
    SLICE_X55Y94         FDRE                                         r  value_reg[2]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.191    -0.409    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107    -0.302    value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@59.579ns period=119.158ns})
  Destination:            ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm_1  {rise@0.000ns fall@59.579ns period=119.158ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm_1 rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.375ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.591    -0.573    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.163    -0.269    ip_reset_sys/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X77Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.224 r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.224    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout1_buf/O
                         net (fo=35, routed)          0.864    -0.809    ip_reset_sys/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X77Y103        FDRE                                         r  ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.191    -0.382    
    SLICE_X77Y103        FDRE (Hold_fdre_C_D)         0.092    -0.290    ip_reset_sys/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       12.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.231ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.888ns  (logic 1.724ns (9.638%)  route 16.164ns (90.362%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 29.280 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.293    13.398    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/dcacheArb_io_requestor_0_req_ready
    SLICE_X51Y44         LUT5 (Prop_lut5_I3_O)        0.124    13.522 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_4/O
                         net (fo=6, routed)           0.809    14.330    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_67__0
    SLICE_X51Y41         LUT3 (Prop_lut3_I0_O)        0.152    14.482 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_1_data[31]_i_2/O
                         net (fo=71, routed)          2.486    16.968    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_0
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.519    29.280    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X13Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]/C
                         clock pessimism              0.487    29.768    
                         clock uncertainty           -0.155    29.613    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.413    29.200    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_1_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.200    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 12.231    

Slack (MET) :             12.269ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.440ns  (logic 0.606ns (3.475%)  route 16.834ns (96.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.262 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       13.171    16.592    E300ArtyDevKitPlatform/sys/tile/core/csr/sys_reset
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.501    29.262    E300ArtyDevKitPlatform/sys/tile/core/csr/clk_out3
    SLICE_X54Y61         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]/C
                         clock pessimism              0.480    29.743    
                         clock uncertainty           -0.155    29.588    
    SLICE_X54Y61         FDRE (Setup_fdre_C_R)       -0.726    28.862    E300ArtyDevKitPlatform/sys/tile/core/csr/reg_mtvec_reg[13]
  -------------------------------------------------------------------
                         required time                         28.862    
                         arrival time                         -16.592    
  -------------------------------------------------------------------
                         slack                                 12.269    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.095ns  (logic 1.846ns (10.202%)  route 16.249ns (89.798%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.400    16.215    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.150    16.365 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[25]_i_1/O
                         net (fo=1, routed)           0.810    17.175    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_77
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.175    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        18.084ns  (logic 1.848ns (10.219%)  route 16.236ns (89.781%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.387    16.202    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y54         LUT3 (Prop_lut3_I1_O)        0.152    16.354 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[21]_i_1/O
                         net (fo=1, routed)           0.810    17.164    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_81
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y54         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y54         FDRE (Setup_fdre_C_D)       -0.307    29.454    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         29.454    
                         arrival time                         -17.164    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.846ns (10.269%)  route 16.130ns (89.731%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 29.357 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.272    16.087    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y50         LUT3 (Prop_lut3_I1_O)        0.150    16.237 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[5]_i_1/O
                         net (fo=1, routed)           0.819    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_97
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.596    29.357    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y50         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]/C
                         clock pessimism              0.559    29.917    
                         clock uncertainty           -0.155    29.762    
    SLICE_X73Y50         FDRE (Setup_fdre_C_D)       -0.307    29.455    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         29.455    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.400ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.976ns  (logic 1.848ns (10.280%)  route 16.128ns (89.720%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.471 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[17]_i_1/O
                         net (fo=1, routed)           0.585    17.056    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_85
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.056    
  -------------------------------------------------------------------
                         slack                                 12.400    

Slack (MET) :             12.409ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.959ns  (logic 1.848ns (10.290%)  route 16.111ns (89.710%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.405    16.220    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y55         LUT3 (Prop_lut3_I1_O)        0.152    16.372 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[26]_i_1/O
                         net (fo=1, routed)           0.667    17.039    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_76
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y55         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y55         FDRE (Setup_fdre_C_D)       -0.313    29.448    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         29.448    
                         arrival time                         -17.039    
  -------------------------------------------------------------------
                         slack                                 12.409    

Slack (MET) :             12.443ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.933ns  (logic 1.848ns (10.305%)  route 16.085ns (89.695%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.399    16.214    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y53         LUT3 (Prop_lut3_I1_O)        0.152    16.366 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[14]_i_1/O
                         net (fo=1, routed)           0.647    17.013    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_88
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                 12.443    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.922ns  (logic 1.846ns (10.300%)  route 16.076ns (89.700%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.390    16.205    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X72Y56         LUT3 (Prop_lut3_I1_O)        0.150    16.355 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[27]_i_1/O
                         net (fo=1, routed)           0.647    17.002    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_75
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y56         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y56         FDRE (Setup_fdre_C_D)       -0.305    29.456    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         29.456    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        17.951ns  (logic 1.850ns (10.306%)  route 16.101ns (89.694%))
  Logic Levels:           11  (LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 29.356 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.620    -0.920    E300ArtyDevKitPlatform/sys/tile/frontend/clk_out3
    SLICE_X55Y63         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  E300ArtyDevKitPlatform/sys/tile/frontend/s2_tlb_resp_ae_inst_reg/Q
                         net (fo=14, routed)          2.256     1.793    E300ArtyDevKitPlatform/sys/tile/frontend/icache/s2_tlb_resp_ae_inst
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     1.917 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_321[15]_i_6/O
                         net (fo=7, routed)           1.392     3.309    E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/tlMasterXbar_auto_in_1_a_valid
    SLICE_X12Y65         LUT6 (Prop_lut6_I1_O)        0.124     3.433 f  E300ArtyDevKitPlatform/sys/tile/tlMasterXbar/s2_kill_i_3/O
                         net (fo=3, routed)           0.784     4.217    E300ArtyDevKitPlatform/sys/tile/dcacheArb/tlMasterXbar_auto_in_0_a_ready
    SLICE_X15Y56         LUT6 (Prop_lut6_I3_O)        0.124     4.341 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/s1_req_cmd[4]_i_9/O
                         net (fo=1, routed)           1.503     5.844    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_70
    SLICE_X51Y43         LUT6 (Prop_lut6_I2_O)        0.124     5.968 f  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/s1_req_cmd[4]_i_3/O
                         net (fo=52, routed)          2.525     8.493    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/s1_req_typ_reg[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51/O
                         net (fo=1, routed)           0.655     9.273    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_51_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124     9.397 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/data_arrays_0_0_reg_i_36/O
                         net (fo=17, routed)          0.633    10.030    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_1
    SLICE_X11Y59         LUT6 (Prop_lut6_I3_O)        0.124    10.154 f  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_1/O
                         net (fo=35, routed)          0.826    10.980    E300ArtyDevKitPlatform/sys/tile/dcache/pstore_drain
    SLICE_X12Y62         LUT6 (Prop_lut6_I2_O)        0.124    11.104 r  E300ArtyDevKitPlatform/sys/tile/dcache/_T_69[31]_i_3/O
                         net (fo=12, routed)          2.998    14.102    E300ArtyDevKitPlatform/sys/tile/Accel/dcacheArb_io_requestor_0_req_ready
    SLICE_X65Y47         LUT6 (Prop_lut6_I4_O)        0.124    14.226 r  E300ArtyDevKitPlatform/sys/tile/Accel/state[2]_i_13/O
                         net (fo=6, routed)           0.465    14.691    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/tag_addr_reg[0]
    SLICE_X66Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[31]_i_4/O
                         net (fo=33, routed)          1.504    16.319    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/hash_mode_reg
    SLICE_X75Y53         LUT3 (Prop_lut3_I1_O)        0.154    16.473 r  E300ArtyDevKitPlatform/sys/tile/Accel/ASCON/Ctrl/plain_text_addr[20]_i_1/O
                         net (fo=1, routed)           0.558    17.031    E300ArtyDevKitPlatform/sys/tile/Accel/ASCON_n_82
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.595    29.356    E300ArtyDevKitPlatform/sys/tile/Accel/clk_out3
    SLICE_X73Y53         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]/C
                         clock pessimism              0.559    29.916    
                         clock uncertainty           -0.155    29.761    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)       -0.272    29.489    E300ArtyDevKitPlatform/sys/tile/Accel/plain_text_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         29.489    
                         arrival time                         -17.031    
  -------------------------------------------------------------------
                         slack                                 12.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.384    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[3]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.339 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[3]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.092    -0.350    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X36Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_data_reg[23]/Q
                         net (fo=1, routed)           0.087    -0.301    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data_reg[31]_0[23]
    SLICE_X37Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.256 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_2_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[31]_1[23]
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.909    -0.764    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X37Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]/C
                         clock pessimism              0.249    -0.516    
                         clock uncertainty            0.155    -0.360    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092    -0.268    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.554    -0.610    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X68Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.383    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/ctrl_sck_div[0]
    SLICE_X69Y119        LUT5 (Prop_lut5_I4_O)        0.045    -0.338 r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt[0]_i_1_n_0
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.824    -0.849    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/clk_out3
    SLICE_X69Y119        FDRE                                         r  E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]/C
                         clock pessimism              0.252    -0.597    
                         clock uncertainty            0.155    -0.442    
    SLICE_X69Y119        FDRE (Hold_fdre_C_D)         0.091    -0.351    E300ArtyDevKitPlatform/sys/spi_1_1/mac/phy/tcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 data_arrays_0_0_reg_i_46/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.541%)  route 0.523ns (71.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.574    -0.590    ip_mmcm_clk_out3
    SLICE_X8Y59          FDRE                                         r  data_arrays_0_0_reg_i_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  data_arrays_0_0_reg_i_46/Q
                         net (fo=1, routed)           0.163    -0.263    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_6
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21/O
                         net (fo=4, routed)           0.360     0.142    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg_i_21_n_0
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.958    -0.715    E300ArtyDevKitPlatform/sys/tile/dcache/data/clk_out3
    RAMB36_X0Y9          RAMB36E1                                     r  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg/CLKBWRCLK
                         clock pessimism              0.504    -0.211    
                         clock uncertainty            0.155    -0.056    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.127    E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.900%)  route 0.141ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[30]/Q
                         net (fo=1, routed)           0.141    -0.250    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[30]
    SLICE_X46Y39         LUT6 (Prop_lut6_I2_O)        0.045    -0.205 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[30]
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.155    -0.341    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.121    -0.220    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[30]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.095%)  route 0.095ns (33.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.633    -0.531    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X43Y41         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[4]/Q
                         net (fo=1, routed)           0.095    -0.294    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][4]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045    -0.249 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[4]
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.908    -0.765    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X45Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.155    -0.359    
    SLICE_X45Y40         FDRE (Hold_fdre_C_D)         0.092    -0.267    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.342%)  route 0.144ns (43.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.632    -0.532    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/clk_out3
    SLICE_X45Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/reqs_0_data_reg[13]/Q
                         net (fo=1, routed)           0.144    -0.247    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/reqs_0_data[13]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.202 r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/replayq/nackq/_T_69[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/req_arb_io_out_bits_data[13]
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.905    -0.768    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/clk_out3
    SLICE_X46Y38         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]/C
                         clock pessimism              0.272    -0.497    
                         clock uncertainty            0.155    -0.341    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.120    -0.221    E300ArtyDevKitPlatform/sys/tile/SimpleHellaCacheIF/_T_69_reg[13]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.787%)  route 0.147ns (44.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/dtim_adapter/clk_out3
    SLICE_X39Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  E300ArtyDevKitPlatform/sys/tile/dtim_adapter/acq_data_reg[18]/Q
                         net (fo=1, routed)           0.147    -0.240    E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data_reg[31][18]
    SLICE_X42Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.195 r  E300ArtyDevKitPlatform/sys/tile/dcacheArb/pstore1_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[31]_0[18]
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/dcache/clk_out3
    SLICE_X42Y47         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.155    -0.336    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.120    -0.216    E300ArtyDevKitPlatform/sys/tile/dcache/pstore1_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.678%)  route 0.148ns (44.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.639    -0.525    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X29Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc_reg[3]/Q
                         net (fo=1, routed)           0.148    -0.236    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_4_pc[3]
    SLICE_X30Y48         LUT3 (Prop_lut3_I0_O)        0.045    -0.191 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc[3]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.913    -0.760    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X30Y48         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.155    -0.333    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121    -0.212    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_3_pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             clk_out3_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.313%)  route 0.106ns (33.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.635    -0.529    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y39         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_2_data_reg[6]/Q
                         net (fo=1, routed)           0.106    -0.258    E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.213 r  E300ArtyDevKitPlatform/sys/tile/frontend/icache/_T_82_1_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[31]_1[6]
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.910    -0.763    E300ArtyDevKitPlatform/sys/tile/frontend/fq/clk_out3
    SLICE_X34Y40         FDRE                                         r  E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]/C
                         clock pessimism              0.252    -0.512    
                         clock uncertainty            0.155    -0.356    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.121    -0.235    E300ArtyDevKitPlatform/sys/tile/frontend/fq/_T_82_1_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.022    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  JTCK
  To Clock:  JTCK

Setup :            0  Failing Endpoints,  Worst Slack       96.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.846ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.001ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.580ns (15.742%)  route 3.104ns (84.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 105.005 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          2.029     8.908    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/debug_1_io_dmi_dmiReset
    SLICE_X76Y86         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.592   105.005    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/IBUFG_O
    SLICE_X76Y86         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg/C
                         clock pessimism              0.259   105.264    
                         clock uncertainty           -0.035   105.228    
    SLICE_X76Y86         FDCE (Recov_fdce_C_CLR)     -0.319   104.909    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                        104.909    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                 96.001    

Slack (MET) :             96.240ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.580ns (17.034%)  route 2.825ns (82.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 105.006 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.749     8.629    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X76Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.593   105.006    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X76Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.259   105.265    
                         clock uncertainty           -0.035   105.229    
    SLICE_X76Y87         FDCE (Recov_fdce_C_CLR)     -0.361   104.868    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.868    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 96.240    

Slack (MET) :             96.282ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.580ns (17.034%)  route 2.825ns (82.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 105.006 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.749     8.629    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X76Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.593   105.006    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X76Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism              0.259   105.265    
                         clock uncertainty           -0.035   105.229    
    SLICE_X76Y87         FDCE (Recov_fdce_C_CLR)     -0.319   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.910    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 96.282    

Slack (MET) :             96.282ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.580ns (17.034%)  route 2.825ns (82.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 105.006 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.749     8.629    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X76Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.593   105.006    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X76Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism              0.259   105.265    
                         clock uncertainty           -0.035   105.229    
    SLICE_X76Y87         FDCE (Recov_fdce_C_CLR)     -0.319   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.910    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 96.282    

Slack (MET) :             96.282ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 0.580ns (17.034%)  route 2.825ns (82.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 105.006 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.749     8.629    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X76Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.593   105.006    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/IBUFG_O
    SLICE_X76Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg/C
                         clock pessimism              0.259   105.265    
                         clock uncertainty           -0.035   105.229    
    SLICE_X76Y87         FDCE (Recov_fdce_C_CLR)     -0.319   104.910    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.910    
                         arrival time                          -8.629    
  -------------------------------------------------------------------
                         slack                                 96.282    

Slack (MET) :             96.522ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.580ns (19.377%)  route 2.413ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.338     8.217    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/debug_1_io_dmi_dmiReset
    SLICE_X67Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/IBUFG_O
    SLICE_X67Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.144    
    SLICE_X67Y87         FDCE (Recov_fdce_C_CLR)     -0.405   104.739    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/q_reg
  -------------------------------------------------------------------
                         required time                        104.739    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 96.522    

Slack (MET) :             96.522ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.580ns (19.377%)  route 2.413ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.338     8.217    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/debug_1_io_dmi_dmiReset
    SLICE_X67Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/IBUFG_O
    SLICE_X67Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.144    
    SLICE_X67Y87         FDCE (Recov_fdce_C_CLR)     -0.405   104.739    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/q_reg
  -------------------------------------------------------------------
                         required time                        104.739    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 96.522    

Slack (MET) :             96.522ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.580ns (19.377%)  route 2.413ns (80.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.338     8.217    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/debug_1_io_dmi_dmiReset
    SLICE_X67Y87         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.508   104.921    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/IBUFG_O
    SLICE_X67Y87         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.144    
    SLICE_X67Y87         FDCE (Recov_fdce_C_CLR)     -0.405   104.739    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/q_reg
  -------------------------------------------------------------------
                         required time                        104.739    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                 96.522    

Slack (MET) :             96.813ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.580ns (21.451%)  route 2.124ns (78.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.048     7.928    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/debug_1_io_dmi_dmiReset
    SLICE_X67Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.509   104.922    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/IBUFG_O
    SLICE_X67Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405   104.740    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/q_reg
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                 96.813    

Slack (MET) :             96.813ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (JTCK rise@100.000ns - JTCK rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.580ns (21.451%)  route 2.124ns (78.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           2.025     3.496    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.631     5.224    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.680 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           1.075     6.755    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.879 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          1.048     7.928    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X67Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)     100.000   100.000 r  
    F4                                                0.000   100.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000   100.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.401   101.401 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           1.920   103.321    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.412 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         1.509   104.922    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/IBUFG_O
    SLICE_X67Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.145    
    SLICE_X67Y88         FDCE (Recov_fdce_C_CLR)     -0.405   104.740    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                        104.740    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                 96.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.751%)  route 0.632ns (77.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.190     2.294    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X73Y89         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X73Y89         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X73Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.751%)  route 0.632ns (77.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.190     2.294    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X73Y89         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/IBUFG_O
    SLICE_X73Y89         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X73Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/AsyncQueueSource/ridx_gray/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.751%)  route 0.632ns (77.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.190     2.294    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X73Y89         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/IBUFG_O
    SLICE_X73Y89         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X73Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.751%)  route 0.632ns (77.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.190     2.294    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X73Y89         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/IBUFG_O
    SLICE_X73Y89         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X73Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.751%)  route 0.632ns (77.249%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.190     2.294    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X73Y89         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/IBUFG_O
    SLICE_X73Y89         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X73Y89         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.206     2.310    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X72Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/IBUFG_O
    SLICE_X72Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.206     2.310    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X72Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X72Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.206     2.310    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X72Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/IBUFG_O
    SLICE_X72Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSink/widx_gray/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.206     2.310    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X72Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/IBUFG_O
    SLICE_X72Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ready_reg/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock JTCK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (JTCK rise@0.000ns - JTCK rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.321%)  route 0.647ns (77.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.644     0.884    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.567     1.476    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/IBUFG_O
    SLICE_X69Y90         FDCE                                         r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg/Q
                         net (fo=4, routed)           0.441     2.059    E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_reg_0
    SLICE_X73Y90         LUT1 (Prop_lut1_I0_O)        0.045     2.104 f  E300ArtyDevKitPlatform/sys/dmiResetCatch/AsyncResetSynchronizerShiftReg_w1_d3_i0/sync_0/reg_0/q_i_2__0/O
                         net (fo=34, routed)          0.206     2.310    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/debug_1_io_dmi_dmiReset
    SLICE_X72Y88         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock JTCK rise edge)       0.000     0.000 r  
    F4                                                0.000     0.000 r  jd_2 (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.699     1.126    IOBUF_6_O
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  IOBUF_6_O_BUFG_inst/O
                         net (fo=301, routed)         0.865     2.020    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/IBUFG_O
    SLICE_X72Y88         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X72Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    E300ArtyDevKitPlatform/sys/debug_1/dmOuter/asource/AsyncQueueSource/ridx_gray/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       13.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 0.606ns (3.740%)  route 15.596ns (96.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       11.933    15.354    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X49Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X49Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.979    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             16.200ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 0.606ns (4.444%)  route 13.030ns (95.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 29.269 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.367    12.788    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/sys_reset
    SLICE_X49Y85         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.508    29.269    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/clk_out3
    SLICE_X49Y85         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.480    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 16.200    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 0.606ns (4.766%)  route 12.110ns (95.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.279 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.447    11.868    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X37Y91         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.518    29.279    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X37Y91         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.760    
                         clock uncertainty           -0.155    29.605    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.607    28.998    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.998    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                 17.130    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 0.606ns (4.834%)  route 11.930ns (95.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.265 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.267    11.688    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y106        FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.504    29.265    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y106        FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.753    
                         clock uncertainty           -0.155    29.598    
    SLICE_X31Y106        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 0.606ns (4.870%)  route 11.838ns (95.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.175    11.596    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/sys_reset
    SLICE_X43Y104        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/clk_out3
    SLICE_X43Y104        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y104        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 17.390    

Slack (MET) :             17.538ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 0.606ns (4.928%)  route 11.690ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.027    11.448    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X43Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X43Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                 17.538    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 0.606ns (5.061%)  route 11.367ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        7.704    11.125    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X38Y125        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.485    29.246    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X38Y125        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X38Y125        FDCE (Recov_fdce_C_CLR)     -0.521    29.058    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 17.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.258     1.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.870    -0.803    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X74Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.294    
    SLICE_X74Y94         FDCE (Remov_fdce_C_CLR)     -0.129    -0.423    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.450    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.450    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.245ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.187ns (8.763%)  route 1.947ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.218     1.555    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/sys_reset
    SLICE_X72Y101        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/clk_out3
    SLICE_X72Y101        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X72Y101        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.311ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.187ns (8.499%)  route 2.013ns (91.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.284     1.621    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/sys_reset
    SLICE_X73Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/clk_out3
    SLICE_X73Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X73Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.187ns (8.482%)  route 2.018ns (91.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.289     1.626    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/sys_reset
    SLICE_X72Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/clk_out3
    SLICE_X72Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       13.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 0.606ns (3.740%)  route 15.596ns (96.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       11.933    15.354    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X49Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X49Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.979    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             16.200ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 0.606ns (4.444%)  route 13.030ns (95.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 29.269 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.367    12.788    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/sys_reset
    SLICE_X49Y85         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.508    29.269    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/clk_out3
    SLICE_X49Y85         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.480    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 16.200    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 0.606ns (4.766%)  route 12.110ns (95.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.279 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.447    11.868    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X37Y91         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.518    29.279    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X37Y91         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.760    
                         clock uncertainty           -0.155    29.605    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.607    28.998    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.998    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                 17.130    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 0.606ns (4.834%)  route 11.930ns (95.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.265 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.267    11.688    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y106        FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.504    29.265    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y106        FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.753    
                         clock uncertainty           -0.155    29.598    
    SLICE_X31Y106        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 0.606ns (4.870%)  route 11.838ns (95.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.175    11.596    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/sys_reset
    SLICE_X43Y104        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/clk_out3
    SLICE_X43Y104        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y104        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 17.390    

Slack (MET) :             17.538ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 0.606ns (4.928%)  route 11.690ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.027    11.448    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X43Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X43Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                 17.538    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 0.606ns (5.061%)  route 11.367ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        7.704    11.125    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X38Y125        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.485    29.246    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X38Y125        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X38Y125        FDCE (Recov_fdce_C_CLR)     -0.521    29.058    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 17.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.258     1.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.870    -0.803    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X74Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.155    -0.139    
    SLICE_X74Y94         FDCE (Remov_fdce_C_CLR)     -0.129    -0.268    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.295    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.295    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             2.090ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.187ns (8.763%)  route 1.947ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.218     1.555    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/sys_reset
    SLICE_X72Y101        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/clk_out3
    SLICE_X72Y101        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X72Y101        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.187ns (8.499%)  route 2.013ns (91.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.284     1.621    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/sys_reset
    SLICE_X73Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/clk_out3
    SLICE_X73Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X73Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.187ns (8.482%)  route 2.018ns (91.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.289     1.626    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/sys_reset
    SLICE_X72Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/clk_out3
    SLICE_X72Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       13.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.625ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 0.606ns (3.740%)  route 15.596ns (96.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       11.933    15.354    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X49Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X49Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.741    
                         clock uncertainty           -0.155    29.586    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.979    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.979    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 13.625    

Slack (MET) :             16.200ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 0.606ns (4.444%)  route 13.030ns (95.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 29.269 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.367    12.788    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/sys_reset
    SLICE_X49Y85         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.508    29.269    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/clk_out3
    SLICE_X49Y85         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.480    29.750    
                         clock uncertainty           -0.155    29.595    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 16.200    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             16.411ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.155    29.596    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.989    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         28.989    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.411    

Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 0.606ns (4.766%)  route 12.110ns (95.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.279 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.447    11.868    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X37Y91         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.518    29.279    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X37Y91         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.760    
                         clock uncertainty           -0.155    29.605    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.607    28.998    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.998    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                 17.130    

Slack (MET) :             17.303ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 0.606ns (4.834%)  route 11.930ns (95.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.265 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.267    11.688    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y106        FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.504    29.265    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y106        FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.753    
                         clock uncertainty           -0.155    29.598    
    SLICE_X31Y106        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 17.303    

Slack (MET) :             17.390ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 0.606ns (4.870%)  route 11.838ns (95.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.175    11.596    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/sys_reset
    SLICE_X43Y104        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/clk_out3
    SLICE_X43Y104        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y104        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 17.390    

Slack (MET) :             17.538ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 0.606ns (4.928%)  route 11.690ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.027    11.448    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X43Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X43Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.155    29.593    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.986    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.986    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                 17.538    

Slack (MET) :             17.933ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 0.606ns (5.061%)  route 11.367ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        7.704    11.125    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X38Y125        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.485    29.246    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X38Y125        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.155    29.579    
    SLICE_X38Y125        FDCE (Recov_fdce_C_CLR)     -0.521    29.058    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.058    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 17.933    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.651ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.258     1.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.870    -0.803    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X74Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.294    
                         clock uncertainty            0.155    -0.139    
    SLICE_X74Y94         FDCE (Remov_fdce_C_CLR)     -0.129    -0.268    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
                         clock uncertainty            0.155    -0.142    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.296    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.295    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
                         clock uncertainty            0.155    -0.141    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.295    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             2.090ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.187ns (8.763%)  route 1.947ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.218     1.555    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/sys_reset
    SLICE_X72Y101        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/clk_out3
    SLICE_X72Y101        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X72Y101        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.187ns (8.499%)  route 2.013ns (91.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.284     1.621    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/sys_reset
    SLICE_X73Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/clk_out3
    SLICE_X73Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X73Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.187ns (8.482%)  route 2.018ns (91.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.289     1.626    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/sys_reset
    SLICE_X72Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/clk_out3
    SLICE_X72Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.155    -0.381    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.535    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.160    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mmcm_1
  To Clock:  clk_out3_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack       13.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.806ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 0.606ns (3.740%)  route 15.596ns (96.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)       11.933    15.354    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/sys_reset
    SLICE_X49Y72         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/clk_out3
    SLICE_X49Y72         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.741    
                         clock uncertainty           -0.153    29.588    
    SLICE_X49Y72         FDCE (Recov_fdce_C_CLR)     -0.607    28.981    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.981    
                         arrival time                         -15.354    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             16.202ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 0.606ns (4.444%)  route 13.030ns (95.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 29.269 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.367    12.788    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/sys_reset
    SLICE_X49Y85         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.508    29.269    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/clk_out3
    SLICE_X49Y85         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg/C
                         clock pessimism              0.480    29.750    
                         clock uncertainty           -0.153    29.597    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.607    28.990    E300ArtyDevKitPlatform/sys/intsource/AsyncResetRegVec_w2_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.990    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                 16.202    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.153    29.598    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.413    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.153    29.598    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_1/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.413    

Slack (MET) :             16.413ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        13.426ns  (logic 0.606ns (4.514%)  route 12.820ns (95.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 29.263 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        9.157    12.578    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/sys_reset
    SLICE_X41Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.502    29.263    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/clk_out3
    SLICE_X41Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg/C
                         clock pessimism              0.488    29.751    
                         clock uncertainty           -0.153    29.598    
    SLICE_X41Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.991    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_3/q_reg
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -12.578    
  -------------------------------------------------------------------
                         slack                                 16.413    

Slack (MET) :             17.132ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.716ns  (logic 0.606ns (4.766%)  route 12.110ns (95.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 29.279 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.447    11.868    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X37Y91         FDCE                                         f  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.518    29.279    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X37Y91         FDCE                                         r  E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.480    29.760    
                         clock uncertainty           -0.153    29.607    
    SLICE_X37Y91         FDCE (Recov_fdce_C_CLR)     -0.607    29.000    E300ArtyDevKitPlatform/sys/intsource_1/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.000    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                 17.132    

Slack (MET) :             17.305ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.536ns  (logic 0.606ns (4.834%)  route 11.930ns (95.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 29.265 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.267    11.688    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X31Y106        FDCE                                         f  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.504    29.265    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X31Y106        FDCE                                         r  E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.753    
                         clock uncertainty           -0.153    29.600    
    SLICE_X31Y106        FDCE (Recov_fdce_C_CLR)     -0.607    28.993    E300ArtyDevKitPlatform/sys/qspi_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.993    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 17.305    

Slack (MET) :             17.392ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.444ns  (logic 0.606ns (4.870%)  route 11.838ns (95.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.175    11.596    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/sys_reset
    SLICE_X43Y104        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/clk_out3
    SLICE_X43Y104        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.153    29.595    
    SLICE_X43Y104        FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/pwm_1_1/intsource/AsyncResetRegVec_w4_i0/reg_2/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -11.596    
  -------------------------------------------------------------------
                         slack                                 17.392    

Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        12.296ns  (logic 0.606ns (4.928%)  route 11.690ns (95.072%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 29.260 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        8.027    11.448    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/sys_reset
    SLICE_X43Y103        FDCE                                         f  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.499    29.260    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/clk_out3
    SLICE_X43Y103        FDCE                                         r  E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.748    
                         clock uncertainty           -0.153    29.595    
    SLICE_X43Y103        FDCE (Recov_fdce_C_CLR)     -0.607    28.988    E300ArtyDevKitPlatform/sys/pwm_0_1/intsource/AsyncResetRegVec_w4_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         28.988    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.934ns  (required time - arrival time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
                            (recovery check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.782ns  (clk_out3_mmcm_1 rise@30.782ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.973ns  (logic 0.606ns (5.061%)  route 11.367ns (94.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 29.246 - 30.782 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.692    -0.848    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.456    -0.392 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         3.663     3.271    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.150     3.421 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        7.704    11.125    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/sys_reset
    SLICE_X38Y125        FDCE                                         f  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                     30.782    30.782 r  
    E3                                                0.000    30.782 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.782    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    32.193 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.355    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    26.031 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    27.670    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    27.761 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       1.485    29.246    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/clk_out3
    SLICE_X38Y125        FDCE                                         r  E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg/C
                         clock pessimism              0.488    29.734    
                         clock uncertainty           -0.153    29.581    
    SLICE_X38Y125        FDCE (Recov_fdce_C_CLR)     -0.521    29.060    E300ArtyDevKitPlatform/sys/i2c_0_1/intsource/AsyncResetRegVec_w1_i0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                         29.060    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 17.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.187ns (9.531%)  route 1.775ns (90.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.258     1.383    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X74Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.870    -0.803    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/clk_out3
    SLICE_X74Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.294    
    SLICE_X74Y94         FDCE (Remov_fdce_C_CLR)     -0.129    -0.423    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync_1/sink_extend/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_0/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.187ns (9.558%)  route 1.770ns (90.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.517     1.079    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y90         LUT2 (Prop_lut2_I0_O)        0.046     1.125 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_i_1__91/O
                         net (fo=10, routed)          0.253     1.377    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/AsyncValidSync_reset
    SLICE_X73Y94         FDCE                                         f  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.867    -0.806    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/clk_out3
    SLICE_X73Y94         FDCE                                         r  E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg/C
                         clock pessimism              0.509    -0.297    
    SLICE_X73Y94         FDCE (Remov_fdce_C_CLR)     -0.154    -0.451    E300ArtyDevKitPlatform/sys/debug_1/dmInner/dmiXing/AsyncQueueSource/AsyncValidSync/source_valid/sync_3/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.450    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_1/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.080ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.187ns (8.467%)  route 2.022ns (91.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.293     1.629    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/sys_reset
    SLICE_X72Y98         FDCE                                         f  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.868    -0.805    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/clk_out3
    SLICE_X72Y98         FDCE                                         r  E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg/C
                         clock pessimism              0.509    -0.296    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.154    -0.450    E300ArtyDevKitPlatform/sys/sbus/control_bus/coupler_to_slave_named_aon/asource/AsyncQueueSink/AsyncValidSync_2/sink_valid/sync_2/reg_0/q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.245ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.187ns (8.763%)  route 1.947ns (91.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.218     1.555    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/sys_reset
    SLICE_X72Y101        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/clk_out3
    SLICE_X72Y101        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X72Y101        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/oeReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  2.245    

Slack (MET) :             2.311ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.187ns (8.499%)  route 2.013ns (91.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.284     1.621    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/sys_reset
    SLICE_X73Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/clk_out3
    SLICE_X73Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X73Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_14/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.316ns  (arrival time - required time)
  Source:                 E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Destination:            E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
                            (removal check against rising-edge clock clk_out3_mmcm_1  {rise@0.000ns fall@15.391ns period=30.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mmcm_1 rise@0.000ns - clk_out3_mmcm_1 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.187ns (8.482%)  route 2.018ns (91.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.585    -0.579    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/clk_out3
    SLICE_X75Y117        FDCE                                         r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep/Q
                         net (fo=115, routed)         1.729     1.291    E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/q_reg_rep_0
    SLICE_X73Y100        LUT1 (Prop_lut1_I0_O)        0.046     1.337 f  E300ArtyDevKitPlatform/ResetCatchAndSync_d20/AsyncResetSynchronizerShiftReg_w1_d20_i0/sync_0/reg_0/extra_0_i_1/O
                         net (fo=4013, routed)        0.289     1.626    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/sys_reset
    SLICE_X72Y102        FDCE                                         f  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mmcm_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ip_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ip_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ip_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  ip_mmcm/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    ip_mmcm/inst/clk_out3_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ip_mmcm/inst/clkout3_buf/O
                         net (fo=12854, routed)       0.862    -0.811    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/clk_out3
    SLICE_X72Y102        FDCE                                         r  E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg/C
                         clock pessimism              0.275    -0.536    
    SLICE_X72Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.690    E300ArtyDevKitPlatform/sys/gpio_0_1/iofEnReg/reg_6/q_reg
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  2.316    





