// Seed: 3987922978
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  reg id_3;
  assign id_1 = 1;
  always @(posedge id_3)
    if (1 && id_3) id_3 = 1;
    else id_2 <= id_3;
endmodule
