<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2//EN">
<HTML>
<HEAD>
  <TITLE>Covered - Reading Assertion Coverage</TITLE>
  <META name="GENERATOR" content="ManStyle">
  <meta name="author" content="Trevor Williams">
  <LINK rel=stylesheet type="text/css" href="styles.css">
</HEAD>
<BODY text="#000000"
      link="#12568c" vlink="#023a64" alink="#000000" 
      bgcolor="#ffffff" background="img/tile.jpeg">

<TABLE width=615 border=0 cellpadding=0 cellspacing=0>
  <TR>
    <TD width=30>
      <IMG src="img/space.gif" width=30 height=1 border=0>
    </TD>
    <TD width=105>
      <IMG src="img/space.gif" width=105 height=1 border=0>
    </TD>
    <TD width=20>
      <IMG src="img/space.gif" width=20 height=1 border=0>
    </TD>
    <TD width=650>
      <IMG src="img/space.gif" width=650 height=1 border=0><BR>
      <P class="pageNumber">&nbsp;22&nbsp;</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top></TD>
    <TD></TD>
    <TD align=center>
      <TABLE width=650 border=0 cellpadding=0 cellspacing=0>
        <TR>
          <TD width=650 align=center valign=top class="navigator">
            <P class="navigator"><IMG src="img/000000.gif" height=2 width=650><BR>
            <IMG src="img/toolbar_left.png" border=0><A href="001.html" alt="Contents"><IMG src="img/toolbar_cont.png" border=0></A><A href="index.html" alt="First Page"><IMG src="img/toolbar_first.png" border=0></A><A href="021.html" alt="Previous Page"><IMG src="img/toolbar_prev.png" border=0></A><A href="index.html" alt="Home"><IMG src="img/toolbar_home.png" border=0></A><A href="023.html" alt="Next Page"><IMG src="img/toolbar_next.png" border=0></A><A href="027.html" alt="Last Page"><IMG src="img/toolbar_last.png" border=0></A><IMG src="img/toolbar_right.png" border=0>
            <BR><IMG src="img/000000.gif" height=2 width=650></P>
          </TD>
        </TR>
        <TR>
          <TD align=center valign=top>
            <P class="pageHeader">User Manual - <B>&laquo;Covered&raquo;</B><BR><IMG src="img/000000.gif" height=1 width=650></P>
          </TD>
        </TR>
        <TR>
          <TD align=center valign=top>
            &nbsp;
          </TD>
        </TR>
      </TABLE>
    </TD>
  </TR>


  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="header2">12.3&nbsp; <A name="12_3"></A>Reading Memory Coverage</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="header3">12.3.1 <A name="12_3_1"></A>Summary Information Description - Module-based</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      For module-based reports, the summary table for memory metrics includes 
      information for the name of each module, instantiating one or more memories,
      that was analyzed and the name of the file in which the module is described in. 
      Lines <a href="test/example.rptM.html#93">93 through 111</a> of the module-based 
      report show what this information looks like in the report. We have three modules 
      that were scored within our DUT: main, fsma and fsmb. The table shows that all 
      three modules were described in the file "example.v".</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="header3">12.3.2 <A name="12_3_2"></A>Summary Information Description - Instance-based</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      For instance-based reports, the summary table for memory metrics includes 
      information for the Verilog hierarchy pertaining to each instance on the 
      left-hand-side of each row. Lines <a href="test/example.rptI.html#93">93 through 
      111</a> of the instance-based report show what this information looks like in the 
      report. In our DUT example, there are three instances within the design
      with the Verilog hierarchies of "main", "main.fsm1" and "main.fsm2".</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="header3">12.3.3 <A name="12_3_3"></A>Summary Information Description - Both</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      On the right-hand side of each row in the table are the hit, miss and total numbers 
      for the various memory coverage metrics, followed by a calculated percent of each
      memory coverage metric that was hit (calculated by taking the number hit during simulation 
      divided by the total number that Covered could have simulated). The hit 
      value indicates how many were executed during the simulation; the miss value 
      indicates the number not executed during simulation; and the total 
      value indicates the total number within the specified module/instance that Covered can
      simulate.  All four metrics (AME toggle 0->1, AME toggle 1->0, AME write and AME read)
      are listed in the summary section.</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      If the percentage value in the far left of the summary table is 100%, this 
      indicates that all coverage points that Covered was capable of simulating 
      (for the module/instance of this row) were executed. If the value of the percentage 
      is less than 100%, this indicates that some number of coverage points
      were not executed and full coverage was not achieved for that module/instance.
      Note that for a module/instance which does not contain any coverage points
      in which Covered was able to simulate, the values of hit, miss, and total will be 0 
      while the hit percentage value will indicate 100%.</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="header3">12.3.4 <A name="12_3_4"></A>Verbose Information Description - Both</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      When a module/instance is found to be not fully covered (i.e., the number of each hit 
      coverage points is not equal to the associated number of attainable coverage points), the
      missed coverage points for each AME in the memory are output to the report as follows:</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
        <PRE>
      &lt;AME&gt;  Written: &lt;0 or 1&gt;  0->1: &lt;hexidecimal_value&gt;
      .....  Read:    &lt;0 or 1&gt;  1->0: &lt;hexidecimal_value&gt; ...
        </PRE></P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      The answers to each of the questions listed above are specified with a 0 (meaning that
      the answer is "NO") or a 1 (meaning that the answer is "YES").  Note that in the toggle
      coverage information, like toggle coverage verbose information, the individual bits are
      grouped together and displayed in hexidecimal form to conserve space and make the task
      of figuring out exactly which bit positions did not toggle easier.  See lines
      <A href="test/example.rptM.html#117">117 through 151</A> for an example of this output.</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD valign=top>
      <P class="margin"></P>
    </TD>
    <TD></TD>
    <TD valign=top>
      <P class="pg">
      If the -c option is used, Covered outputs the names of the memories that were fully
      covered during simulation only.</P>
    </TD>
  </TR>

  <TR>
    <TD></TD>
    <TD></TD>
    <TD></TD>
    <TD valign=top>
       <P class="navigatorSmall"><IMG src="img/12568c.gif" height=1 width=650><BR>
       [&nbsp;
       <A href="001.html">Contents</A>&nbsp;&nbsp;|&nbsp;
       <A href="index.html">First Page</A>&nbsp;&nbsp;|&nbsp;
       <A href="021.html">Previous Page</A>&nbsp;&nbsp;|&nbsp;
       <A href="index.html">Home</A>&nbsp;
       &nbsp;|&nbsp;<A href="023.html">Next Page</A>&nbsp;&nbsp;|&nbsp;
       <A href="027.html">Last Page</A>&nbsp;
       ]<BR>
       [&nbsp;<A href="001.html">1</A>&nbsp;|
        &nbsp;<A href="002.html">2</A>&nbsp;|
        &nbsp;<A href="003.html">3</A>&nbsp;|
        &nbsp;<A href="004.html">4</A>&nbsp;|
        &nbsp;<A href="005.html">5</A>&nbsp;|
        &nbsp;<A href="006.html">6</A>&nbsp;|
        &nbsp;<A href="007.html">7</A>&nbsp;|
        &nbsp;<A href="008.html">8</A>&nbsp;|
        &nbsp;<A href="009.html">9</A>&nbsp;|
        &nbsp;<A href="010.html">10</A>&nbsp;|
        &nbsp;<A href="011.html">11</A>&nbsp;|
        &nbsp;<A href="012.html">12</A>&nbsp;|
        &nbsp;<A href="013.html">13</A>&nbsp;|
        &nbsp;<A href="014.html">14</A>&nbsp;|
        &nbsp;<A href="015.html">15</A>&nbsp;|
        &nbsp;<A href="016.html">16</A>&nbsp;|
        &nbsp;<A href="017.html">17</A>&nbsp;|
        &nbsp;<A href="018.html">18</A>&nbsp;|
        &nbsp;<A href="019.html">19</A>&nbsp;|
        &nbsp;<A href="020.html">20</A>&nbsp;|
        &nbsp;<A href="021.html">21</A>&nbsp;|
        &nbsp;<A href="022.html">22</A>&nbsp;|
        &nbsp;<A href="023.html">23</A>&nbsp;|
        &nbsp;<A href="024.html">24</A>&nbsp;|
        &nbsp;<A href="025.html">25</A>&nbsp;|
        &nbsp;<A href="026.html">26</A>&nbsp;|
        &nbsp;<A href="027.html">27</A>&nbsp;]
       <BR>
       <B>License: GPL</B><BR>
       This Manual was created with <A HREF="http://manstyle.sourceforge.net">ManStyle</A>.
       </P>
    </TD>
  </TR>

</TABLE>

<P>
  <BR><BR>
</P>

</BODY>
</HTML>
