// Seed: 3415630671
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8
);
  assign id_10 = 1'b0;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  tri id_4;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  tri0 id_5;
  id_6(
      .id_0(id_5),
      .id_1(1'd0),
      .id_2(1),
      .id_3(id_1 - id_5(id_1, 1, id_0, 1'b0 - 1, id_0, id_0)),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_2),
      .id_8(!id_4),
      .id_9(1)
  );
  supply1 id_7 = id_5;
endmodule
