module gray_counter(
    input clk,
    input reset,
    output reg [3:0] gray
);
    reg [3:0] binary;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            binary <= 0;
            gray <= 0;
        end else begin
            binary <= binary + 1;
            gray <= binary ^ (binary >> 1);
        end
    end

endmodule
