bb0
  0: StorageLive(_3)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:13-170:20)
  1: StorageLive(_4)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:23-170:49)
  2: StorageLive(_5)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:41-170:48)
  3: _5 = _2
    SourceInfo(regex-automata/src/dfa/accel.rs:170:41-170:48)
  Terminator {
      source_info: SourceInfo(regex-automata/src/dfa/accel.rs:170:23-170:49)
      kind: _4 = <u32 as core::convert::TryFrom<usize>>::try_from(move _5) -> [return: bb1, unwind: bb4]
  }
  preds []
  succs [bb1, bb4]

bb1
  0: StorageDead(_5)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:48-170:49)
  Terminator {
      source_info: SourceInfo(regex-automata/src/dfa/accel.rs:170:23-170:58)
      kind: _3 = core::result::Result::<u32, core::num::TryFromIntError>::unwrap(move _4) -> [return: bb2, unwind: bb4]
  }
  preds [bb0]
  succs [bb2, bb4]

bb2
  0: StorageDead(_4)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:57-170:58)
  1: FakeRead(ForLet(None), _3)
    SourceInfo(regex-automata/src/dfa/accel.rs:170:13-170:20)
  2: StorageLive(_6)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:26-171:33)
  3: _6 = _3
    SourceInfo(regex-automata/src/dfa/accel.rs:171:26-171:33)
  4: StorageLive(_7)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:20-171:23)
  5: StorageLive(_8)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:9-171:20)
  6: _8 = &mut ((*_1).0: std::vec::Vec<u32>)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:9-171:20)
  Terminator {
      source_info: SourceInfo(regex-automata/src/dfa/accel.rs:171:20-171:23)
      kind: _7 = <std::vec::Vec<u32> as core::ops::IndexMut<usize>>::index_mut(move _8, const 0_usize) -> [return: bb3, unwind: bb4]
  }
  preds [bb1]
  succs [bb3, bb4]

bb3
  0: StorageDead(_8)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:22-171:23)
  1: (*_7) = move _6
    SourceInfo(regex-automata/src/dfa/accel.rs:171:9-171:33)
  2: StorageDead(_6)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:32-171:33)
  3: StorageDead(_7)
    SourceInfo(regex-automata/src/dfa/accel.rs:171:33-171:34)
  4: _0 = const ()
    SourceInfo(regex-automata/src/dfa/accel.rs:165:43-172:6)
  5: StorageDead(_3)
    SourceInfo(regex-automata/src/dfa/accel.rs:172:5-172:6)
  Terminator {
      source_info: SourceInfo(regex-automata/src/dfa/accel.rs:172:6-172:6)
      kind: return
  }
  preds [bb2]
  succs []

bb4
  Terminator {
      source_info: SourceInfo(regex-automata/src/dfa/accel.rs:165:5-172:6)
      kind: resume
  }
  preds [bb0, bb1, bb2]
  succs []

