module test (
q,
d,
ck,
st,
);
wire  _LOGIC0;
wire  _LOGIC1;
input  ck;
input  d;
output  q;
input  st;
pullup (_LOGIC1);
pulldown (_LOGIC0);
ivl_dffnes dff0 (q, d, ck, _LOGIC1, st)); // line no 5
endmodule
module ivl_dffnes (out, in, clock, enable, set);
  output out;
  reg out;
  input in, clock, enable, set;
  always @ (negedge clock or posedge set)
    if (set)
      out <= 1;
    else if (enable)
      out <= in;
endmodule
