D:/VerilogCode/edge_test/sim/tb/tb_edge_test.v {1 {vlog -work work -vopt -stats=none D:/VerilogCode/edge_test/sim/tb/tb_edge_test.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module tb_edge_test

Top level modules:
	tb_edge_test

} {} {}} D:/VerilogCode/edge_test/rtl/edge_test.v {1 {vlog -work work -vopt -stats=none D:/VerilogCode/edge_test/rtl/edge_test.v
Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
-- Compiling module edge_test

Top level modules:
	edge_test

} {} {}}
