// Seed: 3998436540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = 1;
  wire id_13;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
    , id_12,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10
);
  module_0(
      id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12, id_12
  );
  wire id_13;
  assign id_7 = 1;
  assign id_5 = id_8;
  assign id_5 = id_8;
endmodule
