<profile>

<section name = "Vitis HLS Report for 'FC_CIF_0_2_Pipeline_L2_L3'" level="0">
<item name = "Date">Mon Oct 28 10:35:07 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FC_CIF_0_2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.780 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L2_L3">?, ?, 9, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 8, -, -, -</column>
<column name="Expression">-, -, 0, 642, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 0, 368, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 1082, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 7, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_16s_32_1_1_U83">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U84">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U85">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U86">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U87">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U88">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U89">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_32_1_1_U90">mul_16s_16s_32_1_1, 0, 1, 0, 6, 0</column>
<column name="mux_4_2_16_1_1_U67">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U68">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U69">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U70">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U71">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U72">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U73">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U74">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U75">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U76">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U77">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U78">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U79">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U80">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U81">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_16_1_1_U82">mux_4_2_16_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_32s_32_4_1_U91">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U92">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U93">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U94">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U95">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U96">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U97">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_32s_32_4_1_U98">mac_muladd_16s_16s_32s_32_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln156_1_fu_505_p2">+, 0, 0, 41, 34, 1</column>
<column name="add_ln156_fu_517_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln160_fu_571_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln163_12_fu_1253_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln163_13_fu_1270_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln163_14_fu_1285_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln163_15_fu_561_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln163_2_fu_1257_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln163_5_fu_1249_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln163_6_fu_1261_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln163_9_fu_1266_p2">+, 0, 0, 32, 32, 32</column>
<column name="sum_1_fu_1289_p2">+, 0, 0, 32, 32, 32</column>
<column name="sub_ln166_1_fu_1337_p2">-, 0, 0, 25, 1, 18</column>
<column name="sub_ln166_fu_1318_p2">-, 0, 0, 39, 1, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln156_fu_500_p2">icmp, 0, 0, 41, 34, 34</column>
<column name="icmp_ln160_1_fu_577_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="icmp_ln160_fu_523_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="icmp_ln168_fu_583_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="or_ln168_1_fu_588_p2">or, 0, 0, 2, 1, 1</column>
<column name="output_data_fu_1346_p3">select, 0, 0, 18, 1, 18</column>
<column name="select_ln156_1_fu_1278_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln156_2_fu_537_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln156_fu_529_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="valOut_last_fu_593_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ib_fu_236">9, 2, 32, 64</column>
<column name="ic_fu_232">9, 2, 3, 6</column>
<column name="indvar_flatten6_fu_240">9, 2, 34, 68</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="sum_fu_228">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_1656">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_52_reg_1676">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_load_reg_1716">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1616">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_load_reg_1636">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_load_reg_1736">16, 0, 16, 0</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_load_reg_1696">16, 0, 16, 0</column>
<column name="add_ln163_12_reg_1816">32, 0, 32, 0</column>
<column name="add_ln163_13_reg_1826">32, 0, 32, 0</column>
<column name="add_ln163_15_reg_1485">6, 0, 6, 0</column>
<column name="add_ln163_5_reg_1811">32, 0, 32, 0</column>
<column name="add_ln163_6_reg_1821">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ib_fu_236">32, 0, 32, 0</column>
<column name="ic_fu_232">3, 0, 3, 0</column>
<column name="icmp_ln160_1_reg_1510">1, 0, 1, 0</column>
<column name="icmp_ln160_reg_1480">1, 0, 1, 0</column>
<column name="indvar_flatten6_fu_240">34, 0, 34, 0</column>
<column name="mul_ln163_15_reg_1806">32, 0, 32, 0</column>
<column name="mul_ln163_1_reg_1771">32, 0, 32, 0</column>
<column name="mul_ln163_2_reg_1776">32, 0, 32, 0</column>
<column name="mul_ln163_3_reg_1791">32, 0, 32, 0</column>
<column name="mul_ln163_6_reg_1796">32, 0, 32, 0</column>
<column name="mul_ln163_7_reg_1781">32, 0, 32, 0</column>
<column name="mul_ln163_8_reg_1786">32, 0, 32, 0</column>
<column name="mul_ln163_9_reg_1801">32, 0, 32, 0</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1756">16, 0, 16, 0</column>
<column name="sum_1_reg_1831">32, 0, 32, 0</column>
<column name="sum_fu_228">32, 0, 32, 0</column>
<column name="tmp_11_reg_1751">16, 0, 16, 0</column>
<column name="tmp_13_reg_1651">16, 0, 16, 0</column>
<column name="tmp_15_reg_1671">16, 0, 16, 0</column>
<column name="tmp_19_reg_1841">17, 0, 17, 0</column>
<column name="tmp_2_reg_1691">16, 0, 16, 0</column>
<column name="tmp_4_reg_1711">16, 0, 16, 0</column>
<column name="tmp_6_reg_1611">16, 0, 16, 0</column>
<column name="tmp_8_reg_1631">16, 0, 16, 0</column>
<column name="tmp_reg_1836">1, 0, 1, 0</column>
<column name="tmp_s_reg_1731">16, 0, 16, 0</column>
<column name="trunc_ln163_1_reg_1490">2, 0, 2, 0</column>
<column name="valOut_last_reg_1514">1, 0, 1, 0</column>
<column name="zext_ln163_1_reg_1519">6, 0, 64, 58</column>
<column name="icmp_ln160_1_reg_1510">64, 32, 1, 0</column>
<column name="icmp_ln160_reg_1480">64, 32, 1, 0</column>
<column name="trunc_ln163_1_reg_1490">64, 32, 2, 0</column>
<column name="valOut_last_reg_1514">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC_CIF_0_2_Pipeline_L2_L3, return value</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream, pointer</column>
<column name="bound4">in, 34, ap_none, bound4, scalar</column>
<column name="sub151">in, 32, ap_none, sub151, scalar</column>
<column name="or_ln168">in, 1, ap_none, or_ln168, scalar</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3">in, 16, ap_none, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, pointer</column>
<column name="FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A">in, 16, ap_none, FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2, pointer</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3">in, 16, ap_none, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3, pointer</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0">out, 6, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0">out, 1, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0">in, 16, ap_memory, FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0">out, 6, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0">out, 1, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
<column name="p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0">in, 16, ap_memory, p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, array</column>
</table>
</item>
</section>
</profile>
