
---------- Begin Simulation Statistics ----------
sim_seconds                                  4.862062                       # Number of seconds simulated
sim_ticks                                4862062050000                       # Number of ticks simulated
final_tick                               4862062050000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1506629                       # Simulator instruction rate (inst/s)
host_op_rate                                  1506629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            77539877821                       # Simulator tick rate (ticks/s)
host_mem_usage                                 453104                       # Number of bytes of host memory used
host_seconds                                    62.70                       # Real time elapsed on the host
sim_insts                                    94471680                       # Number of instructions simulated
sim_ops                                      94471680                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst       101148096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       188112960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          289265088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst    101148096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     101148096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     32508608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide      2832384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35340992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst          1580439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2939265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4519767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        507947                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        44256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             552203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           20803539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38689955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59494323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      20803539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20803539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6686177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         582548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7268725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6686177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          20803539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38689955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         583377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             66763048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4519767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     552203                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4519767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   552203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              286697792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2567296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34987712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               289265088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35340992                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  40114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5493                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           36                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            392567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            269693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            264369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            220637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            159621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            253231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            220735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            223784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            321127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            332459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           298449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           377282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           327096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           355852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           270042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           192709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             62357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             27121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            62627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27539                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        18                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  4862061960000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4519767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               552203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4479591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1521857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.376874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.800958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.932440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       661080     43.44%     43.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       423133     27.80%     71.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       202273     13.29%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75197      4.94%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47956      3.15%     92.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        27794      1.83%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10051      0.66%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6231      0.41%     95.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68142      4.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1521857                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     152.569974                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6024.056788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        29360    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.619359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.265376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.733536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         28396     96.71%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            95      0.32%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27           111      0.38%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           196      0.67%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           133      0.45%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            63      0.21%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            50      0.17%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            59      0.20%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            35      0.12%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            21      0.07%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            31      0.11%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            25      0.09%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            29      0.10%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            19      0.06%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             9      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            12      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            18      0.06%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             9      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            12      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             7      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99            18      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29361                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  42345392500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126338886250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                22398265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9452.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28202.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        58.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  3151303                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  353175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.60                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     958614.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   2552639522750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    162354920000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    2147067353500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              4744194840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              6761044080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2588598375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              3689061750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            15636168600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            19305109200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            1634366160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            1908139680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        317566223520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        317566223520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1087002150120                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1211691710385                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        1963726411500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        1854349604250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3392898113115                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3415270892865                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.831139                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.432640                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq             4194338                       # Transaction distribution
system.membus.trans_dist::ReadResp            4194338                       # Transaction distribution
system.membus.trans_dist::WriteReq              12472                       # Transaction distribution
system.membus.trans_dist::WriteResp             12472                       # Transaction distribution
system.membus.trans_dist::Writeback            507947                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        44256                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        44256                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               36                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              36                       # Transaction distribution
system.membus.trans_dist::ReadExReq            332912                       # Transaction distribution
system.membus.trans_dist::ReadExResp           332912                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        88785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3160943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3160943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        39486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6386549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6426035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9675763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2836416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    101148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    101148096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        63711                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    220621568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    220685279                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               324669791                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              212                       # Total snoops (count)
system.membus.snoop_fanout::samples           5072236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                 5072236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total             5072236                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32215000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9489866250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46168984                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        14780295750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy        27408010214                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.iocache.tags.replacements                44450                       # number of replacements
system.iocache.tags.tagsinuse                1.485439                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44450                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         4410668758000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     1.485439                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.092840                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.092840                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               400202                       # Number of tag accesses
system.iocache.tags.data_accesses              400202                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        44256                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        44256                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide            1                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total            1                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          210                       # number of demand (read+write) misses
system.iocache.demand_misses::total               210                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          210                       # number of overall misses
system.iocache.overall_misses::total              210                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     33918354                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     33918354                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     33918354                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     33918354                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     33918354                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     33918354                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        44257                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        44257                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          210                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             210                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          210                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            210                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide     0.000023                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total     0.000023                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 161515.971429                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 161515.971429                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 161515.971429                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 161515.971429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 161515.971429                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 161515.971429                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           444                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   45                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.866667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      44256                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        44256                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          210                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          210                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          210                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          210                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22996854                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22996854                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2733784483                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2733784483                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     22996854                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     22996854                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     22996854                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     22996854                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide     0.999977                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total     0.999977                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 109508.828571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 109508.828571                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61772.064421                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61772.064421                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 109508.828571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 109508.828571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 109508.828571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 109508.828571                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2824192                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        365                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     16798237                       # DTB read hits
system.cpu.dtb.read_misses                      12496                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   847809                       # DTB read accesses
system.cpu.dtb.write_hits                     8723187                       # DTB write hits
system.cpu.dtb.write_misses                      1323                       # DTB write misses
system.cpu.dtb.write_acv                          176                       # DTB write access violations
system.cpu.dtb.write_accesses                  339737                       # DTB write accesses
system.cpu.dtb.data_hits                     25521424                       # DTB hits
system.cpu.dtb.data_misses                      13819                       # DTB misses
system.cpu.dtb.data_acv                           274                       # DTB access violations
system.cpu.dtb.data_accesses                  1187546                       # DTB accesses
system.cpu.itb.fetch_hits                     6296031                       # ITB hits
system.cpu.itb.fetch_misses                      6205                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 6302236                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        486206205                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    94471680                       # Number of instructions committed
system.cpu.committedOps                      94471680                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              91364823                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 391353                       # Number of float alu accesses
system.cpu.num_func_calls                     2982442                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     11747856                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     91364823                       # number of integer instructions
system.cpu.num_fp_insts                        391353                       # number of float instructions
system.cpu.num_int_register_reads           125530154                       # number of times the integer registers were read
system.cpu.num_int_register_writes           69676260                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               176611                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              179509                       # number of times the floating registers were written
system.cpu.num_mem_refs                      25582251                       # number of memory refs
system.cpu.num_load_insts                    16839529                       # Number of load instructions
system.cpu.num_store_insts                    8742722                       # Number of store instructions
system.cpu.num_idle_cycles               209214410.599957                       # Number of idle cycles
system.cpu.num_busy_cycles               276991794.400043                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.569700                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.430300                       # Percentage of idle cycles
system.cpu.Branches                          15421369                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1611963      1.71%      1.71% # Class of executed instruction
system.cpu.op_class::IntAlu                  65272571     69.08%     70.79% # Class of executed instruction
system.cpu.op_class::IntMult                   171120      0.18%     70.97% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     70.97% # Class of executed instruction
system.cpu.op_class::FloatAdd                   84915      0.09%     71.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4189      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.06% # Class of executed instruction
system.cpu.op_class::MemRead                 17259489     18.27%     89.33% # Class of executed instruction
system.cpu.op_class::MemWrite                 8821720      9.34%     98.67% # Class of executed instruction
system.cpu.op_class::IprAccess                1259806      1.33%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   94485773                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7053                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     280707                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    90708     37.00%     37.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     120      0.05%     37.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    4624      1.89%     38.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  149673     61.06%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               245125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     89171     48.70%     48.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      120      0.07%     48.77% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     4624      2.53%     51.30% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    89171     48.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                183086                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             3878060910000     79.76%     79.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               620370000      0.01%     79.77% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22             16155370000      0.33%     80.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            967211300000     19.89%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         4862047950000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.983056                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.595772                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.746909                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          8      2.17%      2.17% # number of syscalls executed
system.cpu.kern.syscall::3                         33      8.94%     11.11% # number of syscalls executed
system.cpu.kern.syscall::4                          7      1.90%     13.01% # number of syscalls executed
system.cpu.kern.syscall::6                         45     12.20%     25.20% # number of syscalls executed
system.cpu.kern.syscall::12                         1      0.27%     25.47% # number of syscalls executed
system.cpu.kern.syscall::15                         1      0.27%     25.75% # number of syscalls executed
system.cpu.kern.syscall::17                        18      4.88%     30.62% # number of syscalls executed
system.cpu.kern.syscall::19                        11      2.98%     33.60% # number of syscalls executed
system.cpu.kern.syscall::20                         6      1.63%     35.23% # number of syscalls executed
system.cpu.kern.syscall::23                         4      1.08%     36.31% # number of syscalls executed
system.cpu.kern.syscall::24                         8      2.17%     38.48% # number of syscalls executed
system.cpu.kern.syscall::33                        12      3.25%     41.73% # number of syscalls executed
system.cpu.kern.syscall::41                         2      0.54%     42.28% # number of syscalls executed
system.cpu.kern.syscall::45                        62     16.80%     59.08% # number of syscalls executed
system.cpu.kern.syscall::47                         8      2.17%     61.25% # number of syscalls executed
system.cpu.kern.syscall::48                        10      2.71%     63.96% # number of syscalls executed
system.cpu.kern.syscall::54                        12      3.25%     67.21% # number of syscalls executed
system.cpu.kern.syscall::58                         2      0.54%     67.75% # number of syscalls executed
system.cpu.kern.syscall::59                         7      1.90%     69.65% # number of syscalls executed
system.cpu.kern.syscall::71                        63     17.07%     86.72% # number of syscalls executed
system.cpu.kern.syscall::73                         5      1.36%     88.08% # number of syscalls executed
system.cpu.kern.syscall::74                        18      4.88%     92.95% # number of syscalls executed
system.cpu.kern.syscall::87                         2      0.54%     93.50% # number of syscalls executed
system.cpu.kern.syscall::90                         3      0.81%     94.31% # number of syscalls executed
system.cpu.kern.syscall::92                         9      2.44%     96.75% # number of syscalls executed
system.cpu.kern.syscall::97                         2      0.54%     97.29% # number of syscalls executed
system.cpu.kern.syscall::98                         2      0.54%     97.83% # number of syscalls executed
system.cpu.kern.syscall::132                        4      1.08%     98.92% # number of syscalls executed
system.cpu.kern.syscall::144                        2      0.54%     99.46% # number of syscalls executed
system.cpu.kern.syscall::147                        2      0.54%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    369                       # number of syscalls executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4470      1.75%      1.75% # number of callpals executed
system.cpu.kern.callpal::tbi                       66      0.03%      1.78% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      1.78% # number of callpals executed
system.cpu.kern.callpal::swpipl                232140     90.80%     92.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    9911      3.88%     96.45% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.46% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.46% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.46% # number of callpals executed
system.cpu.kern.callpal::rti                     8240      3.22%     99.69% # number of callpals executed
system.cpu.kern.callpal::callsys                  564      0.22%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                      239      0.09%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 255662                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              8930                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2077                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2286                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2128                      
system.cpu.kern.mode_good::user                  2077                      
system.cpu.kern.mode_good::idle                    51                      
system.cpu.kern.mode_switch_good::kernel     0.238298                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.022310                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.320169                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       2038490610000     41.93%     41.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          97522510000      2.01%     43.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2726034790000     56.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4471                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 7481                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7481                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56727                       # Transaction distribution
system.iobus.trans_dist::WriteResp              56728                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq            1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        20504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5904                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        39486                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        88932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  128418                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        39592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          268                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        10252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3746                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        63711                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2837648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2901359                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              9777000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               221000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                19000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               17000                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              223000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15167000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1887000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4469000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy              176000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy               75000                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer28.occupancy              118000                       # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           398838321                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer30.occupancy               30000                       # Layer occupancy (ticks)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            27014000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45131016                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements           1579775                       # number of replacements
system.cpu.icache.tags.tagsinuse           500.868457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            92765522                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1579775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.720718                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      465121442500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   500.868457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.978259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         190552052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        190552052                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     92905270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92905270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      92905270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92905270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     92905270                       # number of overall hits
system.cpu.icache.overall_hits::total        92905270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1580504                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1580504                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1580504                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1580504                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1580504                       # number of overall misses
system.cpu.icache.overall_misses::total       1580504                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 149705517750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 149705517750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 149705517750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 149705517750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 149705517750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 149705517750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     94485774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94485774                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     94485774                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94485774                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     94485774                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94485774                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.016727                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016727                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.016727                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016727                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.016727                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016727                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94720.113173                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94720.113173                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94720.113173                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94720.113173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94720.113173                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94720.113173                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1580504                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1580504                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1580504                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1580504                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1580504                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1580504                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 109351157250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 109351157250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 109351157250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 109351157250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 109351157250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 109351157250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016727                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.016727                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016727                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.016727                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016727                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69187.523252                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69187.523252                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69187.523252                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69187.523252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69187.523252                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69187.523252                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           2938116                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.817346                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22567920                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2938116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.681085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1107238750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.817346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999822                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          862                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54019607                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54019607                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     13973182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13973182                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8126573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8126573                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       240129                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       240129                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       260986                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       260986                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22099755                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22099755                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22099755                       # number of overall hits
system.cpu.dcache.overall_hits::total        22099755                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2584348                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2584348                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       332948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       332948                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        22005                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        22005                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2917296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2917296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2917296                       # number of overall misses
system.cpu.dcache.overall_misses::total       2917296                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 238117536250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 238117536250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30415823964                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30415823964                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   2168277000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2168277000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 268533360214                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 268533360214                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 268533360214                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 268533360214                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16557530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16557530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8459521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8459521                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       262134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       262134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       260986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       260986                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25017051                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25017051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25017051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25017051                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.156083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.156083                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.039358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039358                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.083946                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083946                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.116612                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.116612                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.116612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.116612                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 92138.340599                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92138.340599                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91353.076048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91353.076048                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 98535.650988                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 98535.650988                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 92048.719161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92048.719161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 92048.719161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92048.719161                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       507947                       # number of writebacks
system.cpu.dcache.writebacks::total            507947                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2584348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2584348                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       332948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       332948                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        22005                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        22005                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917296                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 173728850750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 173728850750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  22087360036                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22087360036                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1564407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1564407000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 195816210786                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 195816210786                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 195816210786                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 195816210786                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1480430000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1480430000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data   2631580000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total   2631580000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   4112010000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   4112010000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.156083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.156083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.039358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083946                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083946                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.116612                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.116612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.116612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.116612                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67223.474064                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67223.474064                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 66338.767723                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66338.767723                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 71093.251534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71093.251534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67122.503437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67122.503437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67122.503437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67122.503437                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.438293                       # Number of seconds simulated
sim_ticks                                438292900000                       # Number of ticks simulated
final_tick                               5300354950000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               11690633                       # Simulator instruction rate (inst/s)
host_op_rate                                 11690616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            46433941786                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455152                       # Number of bytes of host memory used
host_seconds                                     9.44                       # Real time elapsed on the host
sim_insts                                   110348319                       # Number of instructions simulated
sim_ops                                     110348319                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4403392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        12892608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17296000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4403392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4403392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7422272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       847872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8270144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            68803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           201447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              270250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        115973                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        13248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             129221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           10046688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29415507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39462195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      10046688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10046688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16934502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        1934487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18868989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16934502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          10046688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29415507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        1934487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58331184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      270250                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     129221                       # Number of write requests accepted
system.mem_ctrls.readBursts                    270250                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   129221                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16505856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  790144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8073920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17296000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8270144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12346                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3077                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8308                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  438292900000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                270250                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               129221                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  257904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       161943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    151.771722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.746527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.873900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        90621     55.96%     55.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46896     28.96%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12285      7.59%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3561      2.20%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2452      1.51%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1083      0.67%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          716      0.44%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          567      0.35%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3762      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       161943                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.672114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.144160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6506     97.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          122      1.83%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           25      0.37%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           11      0.16%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.913793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.462137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.495225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           426      6.39%      6.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5950     89.21%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            18      0.27%     95.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            19      0.28%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.24%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      0.24%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            10      0.15%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            54      0.81%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            19      0.28%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            23      0.34%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            11      0.16%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             8      0.12%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             8      0.12%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.06%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.01%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             6      0.09%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            11      0.16%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.04%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.04%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             4      0.06%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.03%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             4      0.06%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             3      0.04%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             7      0.10%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             5      0.07%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.01%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             5      0.07%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             2      0.03%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.01%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.01%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.04%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.04%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.01%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             4      0.06%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             3      0.04%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             3      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             8      0.12%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6670                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3570819250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8406519250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1289520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13845.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32595.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        37.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   130718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1097183.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   165099196500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     14635400000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    258553416000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5362119000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7367401440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2925759375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4019911500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16645098600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20307775800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2065947120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2293926480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        346193065920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        346193065920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1223919856260                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1338806280645                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2106595968000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2005818402750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3703707814275                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3724806764535                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.766677                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.747348                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              183374                       # Transaction distribution
system.membus.trans_dist::ReadResp             183374                       # Transaction distribution
system.membus.trans_dist::WriteReq               2168                       # Transaction distribution
system.membus.trans_dist::WriteResp              2168                       # Transaction distribution
system.membus.trans_dist::Writeback            115973                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        13248                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        13248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90623                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        26530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       137607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       137607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       518869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       530629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 694766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       847872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4403392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4403392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        10325                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     20314880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     20325205                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25576469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               35                       # Total snoops (count)
system.membus.snoop_fanout::samples            399511                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  399511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              399511                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8048000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1433280750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13559746                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          645020000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1895221749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.4                       # Layer utilization (%)
system.iocache.tags.replacements                13282                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13282                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               119538                       # Number of tag accesses
system.iocache.tags.data_accesses              119538                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        13248                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        13248                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           34                       # number of demand (read+write) misses
system.iocache.demand_misses::total                34                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           34                       # number of overall misses
system.iocache.overall_misses::total               34                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      4409979                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4409979                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      4409979                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      4409979                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      4409979                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      4409979                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        13248                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           34                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              34                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           34                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             34                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129705.264706                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129705.264706                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129705.264706                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129705.264706                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129705.264706                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129705.264706                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      13248                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        13248                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           34                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           34                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2641979                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2641979                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    816503598                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    816503598                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2641979                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2641979                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2641979                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2641979                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77705.264706                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77705.264706                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 61632.216033                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 61632.216033                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77705.264706                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77705.264706                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77705.264706                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77705.264706                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 101                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   847872                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        106                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      3375115                       # DTB read hits
system.cpu.dtb.read_misses                       4368                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                  2570829                       # DTB read accesses
system.cpu.dtb.write_hits                     1443513                       # DTB write hits
system.cpu.dtb.write_misses                      2565                       # DTB write misses
system.cpu.dtb.write_acv                           35                       # DTB write access violations
system.cpu.dtb.write_accesses                  608111                       # DTB write accesses
system.cpu.dtb.data_hits                      4818628                       # DTB hits
system.cpu.dtb.data_misses                       6933                       # DTB misses
system.cpu.dtb.data_acv                            59                       # DTB access violations
system.cpu.dtb.data_accesses                  3178940                       # DTB accesses
system.cpu.itb.fetch_hits                    11665688                       # ITB hits
system.cpu.itb.fetch_misses                       891                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                11666579                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         43829290                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    15876639                       # Number of instructions committed
system.cpu.committedOps                      15876639                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              12377056                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                5679845                       # Number of float alu accesses
system.cpu.num_func_calls                      220539                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       913434                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     12377056                       # number of integer instructions
system.cpu.num_fp_insts                       5679845                       # number of float instructions
system.cpu.num_int_register_reads            23920289                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7972450                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              7029324                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5194456                       # number of times the floating registers were written
system.cpu.num_mem_refs                       4830083                       # number of memory refs
system.cpu.num_load_insts                     3382809                       # Number of load instructions
system.cpu.num_store_insts                    1447274                       # Number of store instructions
system.cpu.num_idle_cycles                5040.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               43824250.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999885                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000115                       # Percentage of idle cycles
system.cpu.Branches                           1196189                       # Number of branches fetched
system.cpu.op_class::No_OpClass                150702      0.95%      0.95% # Class of executed instruction
system.cpu.op_class::IntAlu                   7422571     46.73%     47.68% # Class of executed instruction
system.cpu.op_class::IntMult                     8844      0.06%     47.74% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     47.74% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2276825     14.33%     62.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                  143132      0.90%     62.97% # Class of executed instruction
system.cpu.op_class::FloatCvt                   26814      0.17%     63.14% # Class of executed instruction
system.cpu.op_class::FloatMult                 660189      4.16%     67.30% # Class of executed instruction
system.cpu.op_class::FloatDiv                  140287      0.88%     68.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      1      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.18% # Class of executed instruction
system.cpu.op_class::MemRead                  3424387     21.56%     89.74% # Class of executed instruction
system.cpu.op_class::MemWrite                 1449426      9.13%     98.86% # Class of executed instruction
system.cpu.op_class::IprAccess                 180453      1.14%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   15883631                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       63                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      30675                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     7272     36.53%     36.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      68      0.34%     36.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     449      2.26%     39.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12118     60.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19907                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7269     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       68      0.45%     48.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      449      2.98%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7269     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 15055                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             383156720000     87.42%     87.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               345920000      0.08%     87.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1546300000      0.35%     87.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             53243820000     12.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         438292760000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999587                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.599851                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.756267                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      2.82%      2.82% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.23%      7.04% # number of syscalls executed
system.cpu.kern.syscall::4                         26     36.62%     43.66% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.23%     47.89% # number of syscalls executed
system.cpu.kern.syscall::17                         5      7.04%     54.93% # number of syscalls executed
system.cpu.kern.syscall::19                         2      2.82%     57.75% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.41%     59.15% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.23%     63.38% # number of syscalls executed
system.cpu.kern.syscall::48                         2      2.82%     66.20% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.41%     67.61% # number of syscalls executed
system.cpu.kern.syscall::59                         2      2.82%     70.42% # number of syscalls executed
system.cpu.kern.syscall::71                        17     23.94%     94.37% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.41%     95.77% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.41%     97.18% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.41%     98.59% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.41%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     71                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   237      1.06%      1.06% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.06%      1.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17134     76.92%     78.04% # number of callpals executed
system.cpu.kern.callpal::rdps                    1034      4.64%     82.68% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     82.69% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     82.70% # number of callpals executed
system.cpu.kern.callpal::rti                     2256     10.13%     92.83% # number of callpals executed
system.cpu.kern.callpal::callsys                 1187      5.33%     98.16% # number of callpals executed
system.cpu.kern.callpal::imb                        7      0.03%     98.19% # number of callpals executed
system.cpu.kern.callpal::rdunique                 402      1.80%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  22275                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2493                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2069                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2069                      
system.cpu.kern.mode_good::user                  2069                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.829924                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.907058                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       135442630000     30.90%     30.90% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         302850130000     69.10%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      237                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3746                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3746                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15416                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15416                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1008                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11760                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   38324                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          517                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4609                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          567                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10325                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       848144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   858469                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1050000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                30000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              329000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5820000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              819000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           119319323                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             9592000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            13318254                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             68800                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15806691                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             68800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            229.748416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.997216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31836066                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31836066                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     15814827                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15814827                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15814827                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15814827                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15814827                       # number of overall hits
system.cpu.icache.overall_hits::total        15814827                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        68804                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68804                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        68804                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68804                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        68804                       # number of overall misses
system.cpu.icache.overall_misses::total         68804                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6659462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6659462000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6659462000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6659462000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6659462000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6659462000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15883631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15883631                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15883631                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15883631                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15883631                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15883631                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004332                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004332                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004332                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004332                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004332                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004332                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96788.878554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96788.878554                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96788.878554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96788.878554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96788.878554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96788.878554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        68804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68804                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        68804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        68804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68804                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4867852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4867852000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4867852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4867852000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4867852000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4867852000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004332                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004332                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004332                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004332                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004332                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70749.549445                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70749.549445                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70749.549445                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70749.549445                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70749.549445                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70749.549445                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            201440                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.982215                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4620985                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            201440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.939759                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.982215                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          716                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9831353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9831353                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      3242482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3242482                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1327756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1327756                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        21399                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        21399                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        21868                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        21868                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4570238                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4570238                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4570238                       # number of overall hits
system.cpu.dcache.overall_hits::total         4570238                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       109271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        109271                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        90624                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90624                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1553                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1553                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       199895                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         199895                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       199895                       # number of overall misses
system.cpu.dcache.overall_misses::total        199895                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10619894000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10619894000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8747632999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8747632999                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    150524750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    150524750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19367526999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19367526999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19367526999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19367526999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3351753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3351753                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1418380                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1418380                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        22952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        22952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        21868                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        21868                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      4770133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4770133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      4770133                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4770133                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032601                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.063893                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063893                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.067663                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067663                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.041906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041906                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.041906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041906                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 97188.586176                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97188.586176                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 96526.670628                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96526.670628                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 96925.144881                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 96925.144881                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96888.501458                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96888.501458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96888.501458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96888.501458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       115973                       # number of writebacks
system.cpu.dcache.writebacks::total            115973                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       109271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       109271                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        90624                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        90624                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1553                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1553                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       199895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       199895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       199895                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       199895                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   7662428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7662428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6455982001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6455982001                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    108564250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    108564250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  14118410001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14118410001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  14118410001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14118410001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    803410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    803410000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    454910000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    454910000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1258320000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1258320000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.063893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.063893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.067663                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067663                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.041906                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041906                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.041906                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041906                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70123.161681                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70123.161681                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71239.208168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71239.208168                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 69906.149388                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69906.149388                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70629.130298                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70629.130298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70629.130298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70629.130298                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109094                       # Number of seconds simulated
sim_ticks                                109093540000                       # Number of ticks simulated
final_tick                               5409448490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               48624515                       # Simulator instruction rate (inst/s)
host_op_rate                                 48624256                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            46458426793                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455152                       # Number of bytes of host memory used
host_seconds                                     2.35                       # Real time elapsed on the host
sim_insts                                   114178760                       # Number of instructions simulated
sim_ops                                     114178760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2813376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2191488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5004864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2813376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2813376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1316416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       737280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2053696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            43959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            34242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         20569                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32089                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           25788658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           20088156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45876814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      25788658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25788658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12066856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        6758237                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18825093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12066856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          25788658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          20088156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        6758237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             64701906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       78201                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32089                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78201                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32089                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4956032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   48832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2041536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5004864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2053696                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    763                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   186                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2434                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  109093540000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78201                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32089                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   77438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.381649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.172949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.544598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        18899     50.06%     50.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10760     28.50%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3423      9.07%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1277      3.38%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1163      3.08%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          410      1.09%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          267      0.71%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          211      0.56%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1342      3.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.533195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.165020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1328     91.84%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           88      6.09%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           15      1.04%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            6      0.41%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            4      0.28%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1446                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.060166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.278616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     13.431507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1203     83.20%     83.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            23      1.59%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            23      1.59%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            59      4.08%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            39      2.70%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            12      0.83%     93.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.62%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            14      0.97%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.48%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.21%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.28%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.28%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            12      0.83%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             6      0.41%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.07%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.35%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             4      0.28%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             3      0.21%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.07%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             4      0.28%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             6      0.41%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.07%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1446                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    945419750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2397382250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  387190000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12208.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30958.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    46160                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   25429                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     989151.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE    56966308750                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      3642860000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     48484382500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5496051960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7518881160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              2998837875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4102564125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            16936420800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20620470000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2180221920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2386473840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        353318500080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        353318500080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1250613826650                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1366693589070                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2148636093750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2046811740750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          3780179953035                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          3801452219025                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.811318                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           702.743750                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               65048                       # Transaction distribution
system.membus.trans_dist::ReadResp              65048                       # Transaction distribution
system.membus.trans_dist::WriteReq               1630                       # Transaction distribution
system.membus.trans_dist::WriteResp              1630                       # Transaction distribution
system.membus.trans_dist::Writeback             20569                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11520                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16424                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16424                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        23068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        87919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        87919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        89055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        98799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2813376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2813376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6883                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3507904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3514787                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7065443                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples            110322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  110322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              110322                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6502000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           367035250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11775248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          411557750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          328653999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                11548                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11548                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               103932                       # Number of tag accesses
system.iocache.tags.data_accesses              103932                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11520                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11520                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3635983                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3635983                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3635983                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3635983                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3635983                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3635983                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11520                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129856.535714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129856.535714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129856.535714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129856.535714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129856.535714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129856.535714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11520                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11520                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2179983                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2179983                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    717260312                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    717260312                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2179983                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2179983                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2179983                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2179983                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77856.535714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77856.535714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62262.179861                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62262.179861                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77856.535714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77856.535714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77856.535714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77856.535714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  89                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   737280                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         91                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       730950                       # DTB read hits
system.cpu.dtb.read_misses                       1437                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                   311542                       # DTB read accesses
system.cpu.dtb.write_hits                      504003                       # DTB write hits
system.cpu.dtb.write_misses                       308                       # DTB write misses
system.cpu.dtb.write_acv                           39                       # DTB write access violations
system.cpu.dtb.write_accesses                  183995                       # DTB write accesses
system.cpu.dtb.data_hits                      1234953                       # DTB hits
system.cpu.dtb.data_misses                       1745                       # DTB misses
system.cpu.dtb.data_acv                            63                       # DTB access violations
system.cpu.dtb.data_accesses                   495537                       # DTB accesses
system.cpu.itb.fetch_hits                     1725187                       # ITB hits
system.cpu.itb.fetch_misses                       851                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 1726038                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         10909354                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     3830441                       # Number of instructions committed
system.cpu.committedOps                       3830441                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               3514251                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 313866                       # Number of float alu accesses
system.cpu.num_func_calls                      153131                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       343807                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      3514251                       # number of integer instructions
system.cpu.num_fp_insts                        313866                       # number of float instructions
system.cpu.num_int_register_reads             5152406                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2520076                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               378300                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              253736                       # number of times the floating registers were written
system.cpu.num_mem_refs                       1239949                       # number of memory refs
system.cpu.num_load_insts                      734799                       # Number of load instructions
system.cpu.num_store_insts                     505150                       # Number of store instructions
system.cpu.num_idle_cycles                4080.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               10905274.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999626                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000374                       # Percentage of idle cycles
system.cpu.Branches                            532015                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 77789      2.03%      2.03% # Class of executed instruction
system.cpu.op_class::IntAlu                   2239383     58.44%     60.47% # Class of executed instruction
system.cpu.op_class::IntMult                     5731      0.15%     60.61% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.61% # Class of executed instruction
system.cpu.op_class::FloatAdd                  100580      2.62%     63.24% # Class of executed instruction
system.cpu.op_class::FloatCmp                    5948      0.16%     63.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                    9702      0.25%     63.65% # Class of executed instruction
system.cpu.op_class::FloatMult                  60175      1.57%     65.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                    2688      0.07%     65.29% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.29% # Class of executed instruction
system.cpu.op_class::MemRead                   757401     19.76%     85.05% # Class of executed instruction
system.cpu.op_class::MemWrite                  506325     13.21%     98.26% # Class of executed instruction
system.cpu.op_class::IprAccess                  66527      1.74%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3832249                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      12611                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3555     39.08%     39.08% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      72      0.79%     39.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     112      1.23%     41.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5358     58.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 9097                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3552     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       72      0.99%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      112      1.54%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3555     48.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  7291                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              81631480000     74.83%     74.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               348220000      0.32%     75.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               395440000      0.36%     75.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             26718540000     24.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         109093680000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999156                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.663494                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.801473                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.33%      3.33% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.00%      8.33% # number of syscalls executed
system.cpu.kern.syscall::4                         27     45.00%     53.33% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.00%     58.33% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.33%     66.67% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.33%     70.00% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.67%     71.67% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.00%     76.67% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.33%     80.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.67%     81.67% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.33%     85.00% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.33%     93.33% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.67%     95.00% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.67%     96.67% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.67%     98.33% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.67%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     60                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   229      2.34%      2.34% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.13%      2.48% # number of callpals executed
system.cpu.kern.callpal::swpipl                  8329     85.24%     87.72% # number of callpals executed
system.cpu.kern.callpal::rdps                     342      3.50%     91.22% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.02%     91.24% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.02%     91.26% # number of callpals executed
system.cpu.kern.callpal::rti                      587      6.01%     97.27% # number of callpals executed
system.cpu.kern.callpal::callsys                  125      1.28%     98.55% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.06%     98.61% # number of callpals executed
system.cpu.kern.callpal::rdunique                 135      1.38%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   9771                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               816                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 454                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 454                      
system.cpu.kern.mode_good::user                   454                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.556373                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.714961                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        66148310000     60.63%     60.63% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          42945370000     39.37%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      229                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13150                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13150                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8058                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        23096                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32840                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          561                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4029                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          461                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6883                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       737504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   744387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               365000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              357000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5097000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              665000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           103751543                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8114000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11576752                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             43958                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999694                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3795636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             43958                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.346877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999694                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7708458                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7708458                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      3788289                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3788289                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3788289                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3788289                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3788289                       # number of overall hits
system.cpu.icache.overall_hits::total         3788289                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        43960                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         43960                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        43960                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          43960                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        43960                       # number of overall misses
system.cpu.icache.overall_misses::total         43960                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4220587750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4220587750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4220587750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4220587750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4220587750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4220587750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3832249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3832249                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3832249                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3832249                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3832249                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3832249                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.011471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011471                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.011471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.011471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011471                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96009.730437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96009.730437                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96009.730437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96009.730437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96009.730437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96009.730437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        43960                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        43960                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        43960                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        43960                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        43960                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        43960                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3085809250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3085809250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3085809250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3085809250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3085809250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3085809250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011471                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011471                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011471                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011471                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011471                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70195.842812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70195.842812                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70195.842812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70195.842812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70195.842812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70195.842812                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             34232                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.940442                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1191993                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34232                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.821015                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.940442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          866                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2499606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2499606                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       702901                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          702901                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       477144                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         477144                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         9377                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9377                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         9017                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9017                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       1180045                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1180045                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1180045                       # number of overall hits
system.cpu.dcache.overall_hits::total         1180045                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        17244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17244                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        16425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16425                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          574                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          574                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        33669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          33669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        33669                       # number of overall misses
system.cpu.dcache.overall_misses::total         33669                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1698787500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1698787500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1555673499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1555673499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     56486000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56486000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3254460999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3254460999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3254460999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3254460999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       720145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       720145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       493569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       493569                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         9017                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9017                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1213714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1213714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1213714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1213714                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.023945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023945                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.033278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033278                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.057683                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057683                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.027740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027740                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.027740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027740                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 98514.700765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98514.700765                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94713.759452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94713.759452                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 98407.665505                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 98407.665505                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 96660.459146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 96660.459146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 96660.459146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 96660.459146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        20569                       # number of writebacks
system.cpu.dcache.writebacks::total             20569                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        17244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17244                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        16425                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16425                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          574                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        33669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33669                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        33669                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33669                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1236163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1236163500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1156443501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1156443501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     40986000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     40986000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2392607001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2392607001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2392607001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2392607001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    702390000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    702390000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    340750000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    340750000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1043140000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1043140000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023945                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033278                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057683                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057683                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027740                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027740                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 71686.586639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71686.586639                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70407.519087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70407.519087                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 71404.181185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71404.181185                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71062.609552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71062.609552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71062.609552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71062.609552                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.340907                       # Number of seconds simulated
sim_ticks                                340907230000                       # Number of ticks simulated
final_tick                               5750355720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18846653                       # Simulator instruction rate (inst/s)
host_op_rate                                 18846615                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            50641155701                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455152                       # Number of bytes of host memory used
host_seconds                                     6.73                       # Real time elapsed on the host
sim_insts                                   126871822                       # Number of instructions simulated
sim_ops                                     126871822                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         2887360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         3106432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5993792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2887360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2887360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1777792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       704512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2482304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            45115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            48538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27778                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        11008                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              38786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8469636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            9112250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17581886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8469636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8469636                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5214885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide        2066580                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7281465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5214885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8469636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           9112250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide        2066580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             24863351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       93653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      38786                       # Number of write requests accepted
system.mem_ctrls.readBursts                     93653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    38786                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                5892608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2454400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5993792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2482304                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1581                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   425                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2548                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  340907230000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 93653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                38786                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.361757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.556937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.957849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22971     50.19%     50.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13001     28.40%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4337      9.48%     88.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1576      3.44%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1374      3.00%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          493      1.08%     95.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      0.66%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      0.56%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1461      3.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45771                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.414020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    103.649877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1689     92.50%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          102      5.59%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           20      1.10%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            7      0.38%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.11%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.002191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.706911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.857533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           138      7.56%      7.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1445     79.13%     86.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            21      1.15%     87.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            12      0.66%     88.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.38%     88.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            10      0.55%     89.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.44%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            45      2.46%     92.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            24      1.31%     93.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            15      0.82%     94.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             6      0.33%     94.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             8      0.44%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             2      0.11%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.22%     95.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.22%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47            12      0.66%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.38%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.16%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.11%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             2      0.11%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.05%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.16%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.11%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             8      0.44%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.05%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             5      0.27%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             4      0.22%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.11%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             3      0.16%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             3      0.16%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.11%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.16%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.11%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.11%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.05%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             1      0.05%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             2      0.11%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             5      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1826                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1109470500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2835820500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  460360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12050.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30800.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        17.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     17.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.17                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    54178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2574069.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    64.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   250175196250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     11383580000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     79346473750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              5656482720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1              7704479160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              3086374500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              4203832875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            17284558200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            20990478600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            2313282240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            2501921520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        375584782560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        375584782560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1293244130925                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1412374390560                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2315784320250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2211284092500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          4012953931395                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          4034643977775                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           697.862756                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.634709                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               79455                       # Transaction distribution
system.membus.trans_dist::ReadResp              79455                       # Transaction distribution
system.membus.trans_dist::WriteReq               1814                       # Transaction distribution
system.membus.trans_dist::WriteResp              1814                       # Transaction distribution
system.membus.trans_dist::Writeback             27778                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        11008                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        11008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17459                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17459                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22044                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        90231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        90231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        10092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       124856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       134948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 247223                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       704512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2887360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2887360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      4884224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      4892776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8484648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               29                       # Total snoops (count)
system.membus.snoop_fanout::samples            132473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  132473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              132473                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6860000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           442761750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11261749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          422602500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          461907999                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.iocache.tags.replacements                11036                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11036                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                99324                       # Number of tag accesses
system.iocache.tags.data_accesses               99324                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        11008                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        11008                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           28                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               28                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           28                       # number of demand (read+write) misses
system.iocache.demand_misses::total                28                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           28                       # number of overall misses
system.iocache.overall_misses::total               28                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3622984                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3622984                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3622984                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3622984                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3622984                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3622984                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           28                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             28                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        11008                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           28                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              28                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           28                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             28                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129392.285714                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129392.285714                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129392.285714                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129392.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129392.285714                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129392.285714                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      11008                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           28                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        11008                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           28                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           28                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2166984                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2166984                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    683792875                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    683792875                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2166984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2166984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2166984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2166984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77392.285714                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77392.285714                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62117.812046                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62117.812046                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77392.285714                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77392.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77392.285714                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77392.285714                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  85                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   704512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2541175                       # DTB read hits
system.cpu.dtb.read_misses                       1403                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                  2017348                       # DTB read accesses
system.cpu.dtb.write_hits                     1356804                       # DTB write hits
system.cpu.dtb.write_misses                       317                       # DTB write misses
system.cpu.dtb.write_acv                           39                       # DTB write access violations
system.cpu.dtb.write_accesses                  969113                       # DTB write accesses
system.cpu.dtb.data_hits                      3897979                       # DTB hits
system.cpu.dtb.data_misses                       1720                       # DTB misses
system.cpu.dtb.data_acv                            63                       # DTB access violations
system.cpu.dtb.data_accesses                  2986461                       # DTB accesses
system.cpu.itb.fetch_hits                    10188823                       # ITB hits
system.cpu.itb.fetch_misses                       818                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                10189641                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                         34090723                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12693062                       # Number of instructions committed
system.cpu.committedOps                      12693062                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              10896095                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                3714788                       # Number of float alu accesses
system.cpu.num_func_calls                      252757                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1226434                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     10896095                       # number of integer instructions
system.cpu.num_fp_insts                       3714788                       # number of float instructions
system.cpu.num_int_register_reads            18756035                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6718427                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              3694998                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2978864                       # number of times the floating registers were written
system.cpu.num_mem_refs                       3903174                       # number of memory refs
system.cpu.num_load_insts                     2544974                       # Number of load instructions
system.cpu.num_store_insts                    1358200                       # Number of store instructions
system.cpu.num_idle_cycles                3840.000000                       # Number of idle cycles
system.cpu.num_busy_cycles               34086883.000000                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999887                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000113                       # Percentage of idle cycles
system.cpu.Branches                           1519115                       # Number of branches fetched
system.cpu.op_class::No_OpClass                224917      1.77%      1.77% # Class of executed instruction
system.cpu.op_class::IntAlu                   6889476     54.27%     56.04% # Class of executed instruction
system.cpu.op_class::IntMult                    55527      0.44%     56.48% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                  774007      6.10%     62.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                      21      0.00%     62.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                   17282      0.14%     62.71% # Class of executed instruction
system.cpu.op_class::FloatMult                 691008      5.44%     68.16% # Class of executed instruction
system.cpu.op_class::FloatDiv                   25023      0.20%     68.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      1      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.35% # Class of executed instruction
system.cpu.op_class::MemRead                  2570322     20.25%     88.60% # Class of executed instruction
system.cpu.op_class::MemWrite                 1359840     10.71%     99.31% # Class of executed instruction
system.cpu.op_class::IprAccess                  87421      0.69%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   12694845                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       48                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      17507                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     4538     33.55%     33.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      59      0.44%     33.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     349      2.58%     36.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8579     63.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                13525                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4535     47.84%     47.84% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       59      0.62%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      349      3.68%     52.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4536     47.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9479                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             302258480000     88.66%     88.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               296060000      0.09%     88.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1148970000      0.34%     89.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             37203980000     10.91%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         340907490000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999339                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.528733                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.700850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.51%      3.51% # number of syscalls executed
system.cpu.kern.syscall::3                          3      5.26%      8.77% # number of syscalls executed
system.cpu.kern.syscall::4                         23     40.35%     49.12% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.26%     54.39% # number of syscalls executed
system.cpu.kern.syscall::17                         6     10.53%     64.91% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.51%     68.42% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.75%     70.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3      5.26%     75.44% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.51%     78.95% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.75%     80.70% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.51%     84.21% # number of syscalls executed
system.cpu.kern.syscall::71                         5      8.77%     92.98% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.75%     94.74% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.75%     96.49% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.75%     98.25% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.75%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     57                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   230      1.59%      1.59% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.08%      1.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12248     84.47%     86.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     801      5.52%     91.67% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.01%     91.68% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.01%     91.70% # number of callpals executed
system.cpu.kern.callpal::rti                      870      6.00%     97.70% # number of callpals executed
system.cpu.kern.callpal::callsys                  177      1.22%     98.92% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.03%     98.95% # number of callpals executed
system.cpu.kern.callpal::rdunique                 151      1.04%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  14499                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1100                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 742                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 742                      
system.cpu.kern.mode_good::user                   742                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.674545                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.805646                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        79020440000     23.18%     23.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         261887050000     76.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      230                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 3260                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3260                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12822                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12822                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8086                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        10092                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22072                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   32164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3528                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          451                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4043                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          434                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       704736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   713288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               824000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                18000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              287000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             5105000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              626000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            99142608                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8278000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11066251                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             45114                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999902                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12644726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             45114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            280.283859                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.999902                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25434806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25434806                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     12649729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12649729                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12649729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12649729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12649729                       # number of overall hits
system.cpu.icache.overall_hits::total        12649729                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        45116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         45116                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        45116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          45116                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        45116                       # number of overall misses
system.cpu.icache.overall_misses::total         45116                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4344350500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4344350500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4344350500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4344350500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4344350500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4344350500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     12694845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12694845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     12694845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12694845                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     12694845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12694845                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003554                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003554                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96292.900523                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96292.900523                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96292.900523                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96292.900523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96292.900523                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96292.900523                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        45116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        45116                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        45116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        45116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        45116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        45116                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3171675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3171675500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3171675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3171675500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3171675500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3171675500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003554                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003554                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003554                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003554                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003554                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70300.458817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70300.458817                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70300.458817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70300.458817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70300.458817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70300.458817                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             48526                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.903291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3843349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             48526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.201851                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.903291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          859                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7839488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7839488                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      2498519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2498519                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1327341                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1327341                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        10717                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10717                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        10359                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        10359                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3825860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3825860                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3825860                       # number of overall hits
system.cpu.dcache.overall_hits::total         3825860                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        30486                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30486                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17460                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          593                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          593                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        47946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        47946                       # number of overall misses
system.cpu.dcache.overall_misses::total         47946                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2933626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2933626000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1647744499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1647744499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     59434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     59434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4581370499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4581370499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4581370499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4581370499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2529005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2529005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1344801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1344801                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        11310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        10359                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        10359                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3873806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3873806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3873806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3873806                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012055                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012055                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012983                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012983                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052431                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012377                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012377                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 96228.629535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96228.629535                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94372.537171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94372.537171                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 100226.812816                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 100226.812816                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95552.715534                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95552.715534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95552.715534                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95552.715534                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        27778                       # number of writebacks
system.cpu.dcache.writebacks::total             27778                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        30486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30486                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17460                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          593                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          593                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        47946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        47946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        47946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        47946                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2128162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2128162000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1224516501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1224516501                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     43370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   3352678501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3352678501                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   3352678501                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3352678501                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    700820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    700820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    382280000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    382280000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1083100000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1083100000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.012983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052431                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012377                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69807.846224                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69807.846224                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70132.674742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70132.674742                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 73137.436762                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73137.436762                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69926.135673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69926.135673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69926.135673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69926.135673                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.498074                       # Number of seconds simulated
sim_ticks                                1498073510000                       # Number of ticks simulated
final_tick                               7248429230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6146497                       # Simulator instruction rate (inst/s)
host_op_rate                                  6146494                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            49550055794                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455152                       # Number of bytes of host memory used
host_seconds                                    30.23                       # Real time elapsed on the host
sim_insts                                   185830204                       # Number of instructions simulated
sim_ops                                     185830204                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         4364224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        32897664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37261888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      4364224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4364224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     21639296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::tsunami.ide       700416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22339712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            68191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           514026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              582217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        338114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::tsunami.ide        10944                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             349058                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2913224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           21959980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24873204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2913224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2913224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14444749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::tsunami.ide         467544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14912294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14444749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2913224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          21959980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         467544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39785498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      582217                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     349058                       # Number of write requests accepted
system.mem_ctrls.readBursts                    582217                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   349058                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               36015040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1246848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22144192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37261888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22339712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  19482                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             35661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             49249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            36301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18013                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1498073510000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                582217                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               349058                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  562735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  19175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  19120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  19091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       620491                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     93.731809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.533757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   118.459707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       514957     82.99%     82.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82619     13.32%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7897      1.27%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3079      0.50%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2484      0.40%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1352      0.22%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1017      0.16%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          968      0.16%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6118      0.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       620491                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.709677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.275817                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         18866     99.60%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           33      0.17%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            9      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.267409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.132354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.601629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           366      1.93%      1.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         18337     96.81%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            11      0.06%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             9      0.05%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            12      0.06%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            14      0.07%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            13      0.07%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            61      0.32%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            14      0.07%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            16      0.08%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.02%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             5      0.03%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.02%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.02%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             5      0.03%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.04%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             5      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             1      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             4      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             4      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             5      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             5      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             4      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-93             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            3      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18941                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9481615250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20032896500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2813675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16849.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35599.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        24.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   166372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  121876                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1608626.36                       # Average gap between requests
system.mem_ctrls.pageHitRate                    31.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   717361148500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     50024000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    730689311500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7938438480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10113420240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4331489250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5518235250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19405464000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23258913600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3409905600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3647397600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        473431726560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        473431726560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1668615914655                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1802297561220                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2885355525750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2768090923500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          5062488464295                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          5086358177970                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.426207                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.719298                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              279970                       # Transaction distribution
system.membus.trans_dist::ReadResp             279970                       # Transaction distribution
system.membus.trans_dist::WriteReq               2906                       # Transaction distribution
system.membus.trans_dist::WriteResp              2906                       # Transaction distribution
system.membus.trans_dist::Writeback            338114                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        10944                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        10944                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            305105                       # Transaction distribution
system.membus.trans_dist::ReadExResp           305105                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       136383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       136383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave        11468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1366168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1377636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1535936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       700416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4364224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      4364224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        17646                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     54536960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     54554606                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                59619246                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples            931309                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                  931309    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total              931309                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8640000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3723774250                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11209247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          640233250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         4858871249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.iocache.tags.replacements                10973                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                10973                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                98757                       # Number of tag accesses
system.iocache.tags.data_accesses               98757                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::tsunami.ide        10944                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total        10944                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::tsunami.ide           29                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               29                       # number of ReadReq misses
system.iocache.demand_misses::tsunami.ide           29                       # number of demand (read+write) misses
system.iocache.demand_misses::total                29                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           29                       # number of overall misses
system.iocache.overall_misses::total               29                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3748982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3748982                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      3748982                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      3748982                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      3748982                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      3748982                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           29                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             29                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        10944                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           29                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              29                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           29                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             29                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 129275.241379                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 129275.241379                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 129275.241379                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 129275.241379                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 129275.241379                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 129275.241379                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                      10944                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::tsunami.ide           29                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        10944                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           29                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           29                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2240982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2240982                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    680229385                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    680229385                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2240982                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2240982                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2240982                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2240982                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 77275.241379                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 77275.241379                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 62155.462811                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 62155.462811                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 77275.241379                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 77275.241379                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 77275.241379                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 77275.241379                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  84                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   700416                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         87                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      9497921                       # DTB read hits
system.cpu.dtb.read_misses                      42069                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                  8266644                       # DTB read accesses
system.cpu.dtb.write_hits                     3305381                       # DTB write hits
system.cpu.dtb.write_misses                    398094                       # DTB write misses
system.cpu.dtb.write_acv                           39                       # DTB write access violations
system.cpu.dtb.write_accesses                 2353677                       # DTB write accesses
system.cpu.dtb.data_hits                     12803302                       # DTB hits
system.cpu.dtb.data_misses                     440163                       # DTB misses
system.cpu.dtb.data_acv                            63                       # DTB access violations
system.cpu.dtb.data_accesses                 10620321                       # DTB accesses
system.cpu.itb.fetch_hits                    53086381                       # ITB hits
system.cpu.itb.fetch_misses                       816                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                53087197                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                        149807351                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    58958382                       # Number of instructions committed
system.cpu.committedOps                      58958382                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              32751135                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               25434136                       # Number of float alu accesses
system.cpu.num_func_calls                      289837                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2412897                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     32751135                       # number of integer instructions
system.cpu.num_fp_insts                      25434136                       # number of float instructions
system.cpu.num_int_register_reads            68401304                       # number of times the integer registers were read
system.cpu.num_int_register_writes           26250403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             43257862                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            25168973                       # number of times the floating registers were written
system.cpu.num_mem_refs                      13287939                       # number of memory refs
system.cpu.num_load_insts                     9582200                       # Number of load instructions
system.cpu.num_store_insts                    3705739                       # Number of store instructions
system.cpu.num_idle_cycles                4320.000000                       # Number of idle cycles
system.cpu.num_busy_cycles                  149803031                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.999971                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000029                       # Percentage of idle cycles
system.cpu.Branches                           2802032                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1104244      1.86%      1.86% # Class of executed instruction
system.cpu.op_class::IntAlu                  15424775     25.97%     27.83% # Class of executed instruction
system.cpu.op_class::IntMult                    20081      0.03%     27.86% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     27.86% # Class of executed instruction
system.cpu.op_class::FloatAdd                12846734     21.63%     49.49% # Class of executed instruction
system.cpu.op_class::FloatCmp                      12      0.00%     49.49% # Class of executed instruction
system.cpu.op_class::FloatCvt                      74      0.00%     49.49% # Class of executed instruction
system.cpu.op_class::FloatMult               12058637     20.30%     69.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                     250      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.79% # Class of executed instruction
system.cpu.op_class::MemRead                  9630280     16.21%     86.00% # Class of executed instruction
system.cpu.op_class::MemWrite                 3710265      6.25%     92.25% # Class of executed instruction
system.cpu.op_class::IprAccess                4603256      7.75%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   59398608                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       54                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     486323                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    11197     26.93%     26.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      64      0.15%     27.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1534      3.69%     30.78% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   28777     69.22%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                41572                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     11194     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       64      0.27%     46.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1534      6.40%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    11195     46.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 23987                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1387764760000     92.64%     92.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               317000000      0.02%     92.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              5244010000      0.35%     93.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            104747590000      6.99%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1498073360000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999732                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.389026                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.576999                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          2      3.28%      3.28% # number of syscalls executed
system.cpu.kern.syscall::3                          3      4.92%      8.20% # number of syscalls executed
system.cpu.kern.syscall::4                         25     40.98%     49.18% # number of syscalls executed
system.cpu.kern.syscall::6                          3      4.92%     54.10% # number of syscalls executed
system.cpu.kern.syscall::17                         5      8.20%     62.30% # number of syscalls executed
system.cpu.kern.syscall::19                         2      3.28%     65.57% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.64%     67.21% # number of syscalls executed
system.cpu.kern.syscall::45                         3      4.92%     72.13% # number of syscalls executed
system.cpu.kern.syscall::48                         2      3.28%     75.41% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.64%     77.05% # number of syscalls executed
system.cpu.kern.syscall::59                         2      3.28%     80.33% # number of syscalls executed
system.cpu.kern.syscall::71                         8     13.11%     93.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.64%     95.08% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.64%     96.72% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.64%     98.36% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.64%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     61                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   230      0.53%      0.53% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.03%      0.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                 37451     85.73%     86.29% # number of callpals executed
system.cpu.kern.callpal::rdps                    3188      7.30%     93.59% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.00%     93.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.00%     93.59% # number of callpals executed
system.cpu.kern.callpal::rti                     2524      5.78%     99.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  131      0.30%     99.67% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.01%     99.69% # number of callpals executed
system.cpu.kern.callpal::rdunique                 136      0.31%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  43684                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2754                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2317                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2317                      
system.cpu.kern.mode_good::user                  2317                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.841322                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.913824                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       207194000000     13.83%     13.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1290879360000     86.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      230                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::ReadReq                 2857                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2857                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13850                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13850                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         6946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        11468                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        21946                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   33414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13064                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          495                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         3473                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        17646                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       700648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   718294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             4396000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            98570614                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8562000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11003753                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             68191                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.997611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59331385                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             68191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            870.076476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.997611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          292                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118865408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118865408                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     59330416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59330416                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59330416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59330416                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59330416                       # number of overall hits
system.cpu.icache.overall_hits::total        59330416                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        68192                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         68192                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        68192                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          68192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        68192                       # number of overall misses
system.cpu.icache.overall_misses::total         68192                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6690969250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6690969250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6690969250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6690969250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6690969250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6690969250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59398608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59398608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59398608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59398608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59398608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59398608                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001148                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001148                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001148                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001148                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001148                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001148                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 98119.563145                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98119.563145                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 98119.563145                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98119.563145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 98119.563145                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98119.563145                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        68192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        68192                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        68192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        68192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        68192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        68192                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4882720750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4882720750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4882720750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4882720750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4882720750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4882720750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001148                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001148                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001148                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001148                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001148                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 71602.545020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71602.545020                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 71602.545020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71602.545020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 71602.545020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71602.545020                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            514015                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.986931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12325814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            514015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.979483                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.986931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          26192932                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         26192932                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      9304923                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9304923                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      2972779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2972779                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        23435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        23435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        24289                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        24289                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12277702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12277702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12277702                       # number of overall hits
system.cpu.dcache.overall_hits::total        12277702                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       207263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        207263                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       305106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305106                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         1658                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1658                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data       512369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         512369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       512369                       # number of overall misses
system.cpu.dcache.overall_misses::total        512369                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  20800614500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20800614500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31442635249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31442635249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    168818500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    168818500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  52243249749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52243249749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  52243249749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52243249749                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9512186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9512186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3277885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3277885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        25093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        25093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        24289                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        24289                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     12790071                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12790071                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     12790071                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12790071                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021789                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.093080                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093080                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.066074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066074                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.040060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.040060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040060                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 100358.551695                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100358.551695                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103054.791610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103054.791610                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 101820.566948                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 101820.566948                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101964.111312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101964.111312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101964.111312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101964.111312                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       338114                       # number of writebacks
system.cpu.dcache.writebacks::total            338114                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       207263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       207263                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       305106                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305106                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         1658                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1658                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       512369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       512369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       512369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       512369                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  15074166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15074166500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23048114751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23048114751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    123189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    123189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  38122281251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38122281251                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  38122281251                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38122281251                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    610820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    610820000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data    620420000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    620420000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1231240000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1231240000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.093080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.093080                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.066074                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066074                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.040060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.040060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.040060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 72729.655076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72729.655076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75541.335637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75541.335637                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 74300.060314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74300.060314                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74403.957404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74403.957404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74403.957404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74403.957404                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.024683                       # Number of seconds simulated
sim_ticks                                 24682940000                       # Number of ticks simulated
final_tick                               7273112170000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              344342134                       # Simulator instruction rate (inst/s)
host_op_rate                                344334224                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                            45534185150                       # Simulator tick rate (ticks/s)
host_mem_usage                                 455152                       # Number of bytes of host memory used
host_seconds                                     0.54                       # Real time elapsed on the host
sim_insts                                   186650893                       # Number of instructions simulated
sim_ops                                     186650893                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          675584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1802432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       675584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        675584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       681216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          681216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            10556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               28163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10644                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27370483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45652908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73023392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27370483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27370483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27598657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27598657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27598657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27370483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45652908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100622049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       28163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10644                       # Number of write requests accepted
system.mem_ctrls.readBursts                     28163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10644                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1790720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  680896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1802432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               681216                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    183                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              754                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   24682940000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 28163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10644                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.548820                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.452748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.962652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6681     51.53%     51.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3283     25.32%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1134      8.75%     85.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          459      3.54%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          633      4.88%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          190      1.47%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          100      0.77%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           99      0.76%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          387      2.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12966                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.042017                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.098616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.075612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           315     52.94%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            99     16.64%     69.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            52      8.74%     78.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            39      6.55%     84.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      4.20%     89.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      3.36%     92.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           15      2.52%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      1.18%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.50%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.84%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            4      0.67%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.50%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.67%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.34%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.880672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.874014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.472346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34      5.71%      5.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.67%      6.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              556     93.45%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           595                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    337136500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               861761500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  139900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12049.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30799.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        72.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17596                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8054                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     636043.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     6263786250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF       824200000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     17594273750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0              7984683000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1             10165213800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0              4356721875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1              5546495625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0            19512347400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1            23370211800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0            3444955920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1            3681288000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0        475043861760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1        475043861760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0        1677760744140                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1        1811669689890                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        2892143193000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        2774679205500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          5080246507095                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          5104155966375                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           698.497593                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           701.784973                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq               19133                       # Transaction distribution
system.membus.trans_dist::ReadResp              19133                       # Transaction distribution
system.membus.trans_dist::WriteReq                 25                       # Transaction distribution
system.membus.trans_dist::WriteResp                25                       # Transaction distribution
system.membus.trans_dist::Writeback             10644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9031                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9031                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        21113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        21113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        45860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  67023                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       675584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       675584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1808064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1808264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2483848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoop_fanout::samples             38809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    2                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                   38809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               2                       # Request fanout histogram
system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
system.membus.snoop_fanout::total               38809                       # Request fanout histogram
system.membus.reqLayer0.occupancy               50000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           123961000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy           98905250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy          164457249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                     10000                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       154169                       # DTB read hits
system.cpu.dtb.read_misses                        817                       # DTB read misses
system.cpu.dtb.read_acv                            12                       # DTB read access violations
system.cpu.dtb.read_accesses                    47451                       # DTB read accesses
system.cpu.dtb.write_hits                      138689                       # DTB write hits
system.cpu.dtb.write_misses                       166                       # DTB write misses
system.cpu.dtb.write_acv                           28                       # DTB write access violations
system.cpu.dtb.write_accesses                   23401                       # DTB write accesses
system.cpu.dtb.data_hits                       292858                       # DTB hits
system.cpu.dtb.data_misses                        983                       # DTB misses
system.cpu.dtb.data_acv                            40                       # DTB access violations
system.cpu.dtb.data_accesses                    70852                       # DTB accesses
system.cpu.itb.fetch_hits                      251566                       # ITB hits
system.cpu.itb.fetch_misses                       395                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  251961                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                          2468294                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      820689                       # Number of instructions committed
system.cpu.committedOps                        820689                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                789478                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4040                       # Number of float alu accesses
system.cpu.num_func_calls                       18777                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        83557                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       789478                       # number of integer instructions
system.cpu.num_fp_insts                          4040                       # number of float instructions
system.cpu.num_int_register_reads             1107847                       # number of times the integer registers were read
system.cpu.num_int_register_writes             559683                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 2589                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2541                       # number of times the floating registers were written
system.cpu.num_mem_refs                        295447                       # number of memory refs
system.cpu.num_load_insts                      156161                       # Number of load instructions
system.cpu.num_store_insts                     139286                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    2468294                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            108955                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 16037      1.95%      1.95% # Class of executed instruction
system.cpu.op_class::IntAlu                    480864     58.52%     60.47% # Class of executed instruction
system.cpu.op_class::IntMult                     1006      0.12%     60.59% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     60.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1221      0.15%     60.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                     230      0.03%     60.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::MemRead                   160798     19.57%     80.34% # Class of executed instruction
system.cpu.op_class::MemWrite                  139683     17.00%     97.34% # Class of executed instruction
system.cpu.op_class::IprAccess                  21873      2.66%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     821712                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       3287                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      663     40.35%     40.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      25      1.52%     41.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     955     58.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1643                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       661     49.07%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       25      1.86%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      661     49.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1347                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              21684140000     87.84%     87.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                96000000      0.39%     88.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2906540000     11.77%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          24686680000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996983                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.692147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.819842                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.88%      5.88% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.76%     17.65% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.76%     29.41% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.88%     35.29% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.88%     41.18% # number of syscalls executed
system.cpu.kern.syscall::45                         3     17.65%     58.82% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.88%     64.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.88%     70.59% # number of syscalls executed
system.cpu.kern.syscall::71                         4     23.53%     94.12% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.88%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     17                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   126      6.83%      6.83% # number of callpals executed
system.cpu.kern.callpal::tbi                        7      0.38%      7.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1400     75.92%     83.13% # number of callpals executed
system.cpu.kern.callpal::rdps                      51      2.77%     85.90% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.05%     85.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.05%     86.01% # number of callpals executed
system.cpu.kern.callpal::rti                      218     11.82%     97.83% # number of callpals executed
system.cpu.kern.callpal::callsys                   36      1.95%     99.78% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1844                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               344                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 199                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 199                      
system.cpu.kern.mode_good::user                   199                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.578488                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732965                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        18416570000     74.60%     74.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6270110000     25.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      126                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.iobus.trans_dist::WriteReq                  25                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 25                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               25000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu.icache.tags.replacements             10554                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.951737                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              955726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11066                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.365986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.951737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1653981                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1653981                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       811155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          811155                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        811155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           811155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       811155                       # number of overall hits
system.cpu.icache.overall_hits::total          811155                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10557                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10557                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10557                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10557                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10557                       # number of overall misses
system.cpu.icache.overall_misses::total         10557                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1020436250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1020436250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1020436250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1020436250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1020436250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1020436250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       821712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       821712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       821712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       821712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       821712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       821712                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.012848                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012848                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.012848                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012848                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.012848                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012848                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 96659.680781                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96659.680781                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 96659.680781                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96659.680781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 96659.680781                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96659.680781                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10557                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10557                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10557                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10557                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10557                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10557                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    746509750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    746509750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    746509750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    746509750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    746509750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    746509750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.012848                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012848                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.012848                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012848                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.012848                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012848                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 70712.299896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70712.299896                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 70712.299896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70712.299896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 70712.299896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70712.299896                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements             17607                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              311729                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18631                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.731737                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            605969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           605969                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       144361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          144361                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       127195                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         127195                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2395                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2395                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2622                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2622                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        271556                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           271556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       271556                       # number of overall hits
system.cpu.dcache.overall_hits::total          271556                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         8342                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8342                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9032                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9032                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          234                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        17374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17374                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        17374                       # number of overall misses
system.cpu.dcache.overall_misses::total         17374                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    810519750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    810519750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    852200249                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    852200249                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     23514250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23514250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1662719999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1662719999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1662719999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1662719999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       152703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       152703                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       136227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2622                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2622                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       288930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       288930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       288930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       288930                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.054629                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054629                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.066301                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066301                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.089007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.089007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.060132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.060132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060132                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 97161.322225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 97161.322225                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 94353.437666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94353.437666                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 100488.247863                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 100488.247863                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 95701.623057                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95701.623057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 95701.623057                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95701.623057                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10644                       # number of writebacks
system.cpu.dcache.writebacks::total             10644                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9032                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          234                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        17374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        17374                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        17374                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17374                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    588723250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    588723250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    634114751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    634114751                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     17163750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17163750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1222838001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1222838001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1222838001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1222838001                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total      5500000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data      5500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5500000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.054629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054629                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.066301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.089007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.089007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060132                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70573.393671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70573.393671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70207.567648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70207.567648                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 73349.358974                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73349.358974                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70383.216358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70383.216358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70383.216358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70383.216358                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
