// Seed: 201622767
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout reg id_1;
  reg  id_3;
  wire id_4;
  initial begin : LABEL_0
    id_3 <= id_3;
    id_1 = id_1;
    if (-1) if (1) $clog2(7);
    ;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input logic [7:0] id_2;
  inout wire id_1;
  logic id_10 = 1;
  wire  _id_11;
  parameter id_12 = -1;
  logic id_13;
  ;
  always  @  (  -1  ,  id_2  [  -1  :  -1  |  id_11  ]  or  id_10  or  id_4  ,  posedge  (  -1  +  id_1  )  or  posedge  1  )  begin :LABEL_0
    $clog2(61);
    ;
  end
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ;
  logic id_31;
  ;
  always disable id_32;
  module_0 modCall_1 (
      id_32,
      id_10
  );
  assign modCall_1.id_3 = 0;
endmodule
