{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:40:13 2025 " "Info: Processing started: Fri Jun 27 16:40:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg0.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg0 " "Info: Found design unit 1: spect_pkg0" {  } { { "src/spect_pkg0.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg0-body " "Info: Found design unit 2: spect_pkg0-body" {  } { { "src/spect_pkg0.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg0.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mag_sqr_fft.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_sqr_fft-rtl " "Info: Found design unit 1: mag_sqr_fft-rtl" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mag_sqr_fft " "Info: Found entity 1: mag_sqr_fft" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Info: Found design unit 1: spect_pkg" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Info: Found design unit 2: spect_pkg-body" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SpectAnalyzer_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpectAnalyzer_top-rtl " "Info: Found design unit 1: SpectAnalyzer_top-rtl" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SpectAnalyzer_top " "Info: Found entity 1: SpectAnalyzer_top" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/input_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_buffer-rtl " "Info: Found design unit 1: input_buffer-rtl" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Info: Found entity 1: input_buffer" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-rtl " "Info: Found design unit 1: output_buffer-rtl" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Info: Found entity 1: output_buffer" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_sp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/ram_sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sp-rtl " "Info: Found design unit 1: ram_sp-rtl" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_sp " "Info: Found entity 1: ram_sp" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpectAnalyzer_top " "Info: Elaborating entity \"SpectAnalyzer_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp ram_sp:ram_inst " "Info: Elaborating entity \"ram_sp\" for hierarchy \"ram_sp:ram_inst\"" {  } { { "src/SpectAnalyzer_top.vhd" "ram_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer input_buffer:u_in " "Info: Elaborating entity \"input_buffer\" for hierarchy \"input_buffer:u_in\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_in" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_sqr_fft mag_sqr_fft:u_fft " "Info: Elaborating entity \"mag_sqr_fft\" for hierarchy \"mag_sqr_fft:u_fft\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_fft" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mag_sqr_fft.vhd(217) " "Warning (10027): Verilog HDL or VHDL warning at the mag_sqr_fft.vhd(217): index expression is not wide enough to address all of the elements in the array" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 217 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "mag_sqr_fft.vhd(218) " "Warning (10027): Verilog HDL or VHDL warning at the mag_sqr_fft.vhd(218): index expression is not wide enough to address all of the elements in the array" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 218 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "p mag_sqr_fft.vhd(70) " "Warning (10542): VHDL Variable Declaration warning at mag_sqr_fft.vhd(70): used initial value expression for variable \"p\" because variable was never assigned a value" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 70 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "32 68 mag_sqr_fft.vhd(356) " "Error (10344): VHDL expression error at mag_sqr_fft.vhd(356): expression has 32 elements, but must have 68 elements" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 356 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mag_sqr_fft:u_fft " "Error: Can't elaborate user hierarchy \"mag_sqr_fft:u_fft\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_fft" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 137 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 27 16:40:13 2025 " "Error: Processing ended: Fri Jun 27 16:40:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
