
Magang_Stechoq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08010000  08010000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d58  08010190  08010190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08013ee8  08013ee8  00004ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fbc  08013fbc  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013fbc  08013fbc  00004fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fc4  08013fc4  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013fc4  08013fc4  00004fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013fc8  08013fc8  00004fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08013fcc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          0000023c  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002a4  200002a4  00005068  2**0
                  ALLOC
 12 .noinit       00000004  200008a8  200008a8  00005068  2**2
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 14 .debug_info   00008d81  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000018ea  00000000  00000000  0000de19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000007b8  00000000  00000000  0000f708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000005dc  00000000  00000000  0000fec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00020f3c  00000000  00000000  0001049c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000095c2  00000000  00000000  000313d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c49da  00000000  00000000  0003a99a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000ff374  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002668  00000000  00000000  000ff3b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006c  00000000  00000000  00101a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010190 <__do_global_dtors_aux>:
 8010190:	b510      	push	{r4, lr}
 8010192:	4c05      	ldr	r4, [pc, #20]	@ (80101a8 <__do_global_dtors_aux+0x18>)
 8010194:	7823      	ldrb	r3, [r4, #0]
 8010196:	b933      	cbnz	r3, 80101a6 <__do_global_dtors_aux+0x16>
 8010198:	4b04      	ldr	r3, [pc, #16]	@ (80101ac <__do_global_dtors_aux+0x1c>)
 801019a:	b113      	cbz	r3, 80101a2 <__do_global_dtors_aux+0x12>
 801019c:	4804      	ldr	r0, [pc, #16]	@ (80101b0 <__do_global_dtors_aux+0x20>)
 801019e:	f3af 8000 	nop.w
 80101a2:	2301      	movs	r3, #1
 80101a4:	7023      	strb	r3, [r4, #0]
 80101a6:	bd10      	pop	{r4, pc}
 80101a8:	20000068 	.word	0x20000068
 80101ac:	00000000 	.word	0x00000000
 80101b0:	08013ed0 	.word	0x08013ed0

080101b4 <frame_dummy>:
 80101b4:	b508      	push	{r3, lr}
 80101b6:	4b03      	ldr	r3, [pc, #12]	@ (80101c4 <frame_dummy+0x10>)
 80101b8:	b11b      	cbz	r3, 80101c2 <frame_dummy+0xe>
 80101ba:	4903      	ldr	r1, [pc, #12]	@ (80101c8 <frame_dummy+0x14>)
 80101bc:	4803      	ldr	r0, [pc, #12]	@ (80101cc <frame_dummy+0x18>)
 80101be:	f3af 8000 	nop.w
 80101c2:	bd08      	pop	{r3, pc}
 80101c4:	00000000 	.word	0x00000000
 80101c8:	2000006c 	.word	0x2000006c
 80101cc:	08013ed0 	.word	0x08013ed0

080101d0 <strcmp>:
 80101d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101d8:	2a01      	cmp	r2, #1
 80101da:	bf28      	it	cs
 80101dc:	429a      	cmpcs	r2, r3
 80101de:	d0f7      	beq.n	80101d0 <strcmp>
 80101e0:	1ad0      	subs	r0, r2, r3
 80101e2:	4770      	bx	lr
	...

080101f0 <memchr>:
 80101f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80101f4:	2a10      	cmp	r2, #16
 80101f6:	db2b      	blt.n	8010250 <memchr+0x60>
 80101f8:	f010 0f07 	tst.w	r0, #7
 80101fc:	d008      	beq.n	8010210 <memchr+0x20>
 80101fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010202:	3a01      	subs	r2, #1
 8010204:	428b      	cmp	r3, r1
 8010206:	d02d      	beq.n	8010264 <memchr+0x74>
 8010208:	f010 0f07 	tst.w	r0, #7
 801020c:	b342      	cbz	r2, 8010260 <memchr+0x70>
 801020e:	d1f6      	bne.n	80101fe <memchr+0xe>
 8010210:	b4f0      	push	{r4, r5, r6, r7}
 8010212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801021a:	f022 0407 	bic.w	r4, r2, #7
 801021e:	f07f 0700 	mvns.w	r7, #0
 8010222:	2300      	movs	r3, #0
 8010224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010228:	3c08      	subs	r4, #8
 801022a:	ea85 0501 	eor.w	r5, r5, r1
 801022e:	ea86 0601 	eor.w	r6, r6, r1
 8010232:	fa85 f547 	uadd8	r5, r5, r7
 8010236:	faa3 f587 	sel	r5, r3, r7
 801023a:	fa86 f647 	uadd8	r6, r6, r7
 801023e:	faa5 f687 	sel	r6, r5, r7
 8010242:	b98e      	cbnz	r6, 8010268 <memchr+0x78>
 8010244:	d1ee      	bne.n	8010224 <memchr+0x34>
 8010246:	bcf0      	pop	{r4, r5, r6, r7}
 8010248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 801024c:	f002 0207 	and.w	r2, r2, #7
 8010250:	b132      	cbz	r2, 8010260 <memchr+0x70>
 8010252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010256:	3a01      	subs	r2, #1
 8010258:	ea83 0301 	eor.w	r3, r3, r1
 801025c:	b113      	cbz	r3, 8010264 <memchr+0x74>
 801025e:	d1f8      	bne.n	8010252 <memchr+0x62>
 8010260:	2000      	movs	r0, #0
 8010262:	4770      	bx	lr
 8010264:	3801      	subs	r0, #1
 8010266:	4770      	bx	lr
 8010268:	2d00      	cmp	r5, #0
 801026a:	bf06      	itte	eq
 801026c:	4635      	moveq	r5, r6
 801026e:	3803      	subeq	r0, #3
 8010270:	3807      	subne	r0, #7
 8010272:	f015 0f01 	tst.w	r5, #1
 8010276:	d107      	bne.n	8010288 <memchr+0x98>
 8010278:	3001      	adds	r0, #1
 801027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 801027e:	bf02      	ittt	eq
 8010280:	3001      	addeq	r0, #1
 8010282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8010286:	3001      	addeq	r0, #1
 8010288:	bcf0      	pop	{r4, r5, r6, r7}
 801028a:	3801      	subs	r0, #1
 801028c:	4770      	bx	lr
 801028e:	bf00      	nop

08010290 <__aeabi_uldivmod>:
 8010290:	b953      	cbnz	r3, 80102a8 <__aeabi_uldivmod+0x18>
 8010292:	b94a      	cbnz	r2, 80102a8 <__aeabi_uldivmod+0x18>
 8010294:	2900      	cmp	r1, #0
 8010296:	bf08      	it	eq
 8010298:	2800      	cmpeq	r0, #0
 801029a:	bf1c      	itt	ne
 801029c:	f04f 31ff 	movne.w	r1, #4294967295
 80102a0:	f04f 30ff 	movne.w	r0, #4294967295
 80102a4:	f000 b988 	b.w	80105b8 <__aeabi_idiv0>
 80102a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80102ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80102b0:	f000 f806 	bl	80102c0 <__udivmoddi4>
 80102b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80102b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80102bc:	b004      	add	sp, #16
 80102be:	4770      	bx	lr

080102c0 <__udivmoddi4>:
 80102c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102c4:	9d08      	ldr	r5, [sp, #32]
 80102c6:	468e      	mov	lr, r1
 80102c8:	4604      	mov	r4, r0
 80102ca:	4688      	mov	r8, r1
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d14a      	bne.n	8010366 <__udivmoddi4+0xa6>
 80102d0:	428a      	cmp	r2, r1
 80102d2:	4617      	mov	r7, r2
 80102d4:	d962      	bls.n	801039c <__udivmoddi4+0xdc>
 80102d6:	fab2 f682 	clz	r6, r2
 80102da:	b14e      	cbz	r6, 80102f0 <__udivmoddi4+0x30>
 80102dc:	f1c6 0320 	rsb	r3, r6, #32
 80102e0:	fa01 f806 	lsl.w	r8, r1, r6
 80102e4:	fa20 f303 	lsr.w	r3, r0, r3
 80102e8:	40b7      	lsls	r7, r6
 80102ea:	ea43 0808 	orr.w	r8, r3, r8
 80102ee:	40b4      	lsls	r4, r6
 80102f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80102f4:	fa1f fc87 	uxth.w	ip, r7
 80102f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80102fc:	0c23      	lsrs	r3, r4, #16
 80102fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8010302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8010306:	fb01 f20c 	mul.w	r2, r1, ip
 801030a:	429a      	cmp	r2, r3
 801030c:	d909      	bls.n	8010322 <__udivmoddi4+0x62>
 801030e:	18fb      	adds	r3, r7, r3
 8010310:	f101 30ff 	add.w	r0, r1, #4294967295
 8010314:	f080 80ea 	bcs.w	80104ec <__udivmoddi4+0x22c>
 8010318:	429a      	cmp	r2, r3
 801031a:	f240 80e7 	bls.w	80104ec <__udivmoddi4+0x22c>
 801031e:	3902      	subs	r1, #2
 8010320:	443b      	add	r3, r7
 8010322:	1a9a      	subs	r2, r3, r2
 8010324:	b2a3      	uxth	r3, r4
 8010326:	fbb2 f0fe 	udiv	r0, r2, lr
 801032a:	fb0e 2210 	mls	r2, lr, r0, r2
 801032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010332:	fb00 fc0c 	mul.w	ip, r0, ip
 8010336:	459c      	cmp	ip, r3
 8010338:	d909      	bls.n	801034e <__udivmoddi4+0x8e>
 801033a:	18fb      	adds	r3, r7, r3
 801033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8010340:	f080 80d6 	bcs.w	80104f0 <__udivmoddi4+0x230>
 8010344:	459c      	cmp	ip, r3
 8010346:	f240 80d3 	bls.w	80104f0 <__udivmoddi4+0x230>
 801034a:	443b      	add	r3, r7
 801034c:	3802      	subs	r0, #2
 801034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8010352:	eba3 030c 	sub.w	r3, r3, ip
 8010356:	2100      	movs	r1, #0
 8010358:	b11d      	cbz	r5, 8010362 <__udivmoddi4+0xa2>
 801035a:	40f3      	lsrs	r3, r6
 801035c:	2200      	movs	r2, #0
 801035e:	e9c5 3200 	strd	r3, r2, [r5]
 8010362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010366:	428b      	cmp	r3, r1
 8010368:	d905      	bls.n	8010376 <__udivmoddi4+0xb6>
 801036a:	b10d      	cbz	r5, 8010370 <__udivmoddi4+0xb0>
 801036c:	e9c5 0100 	strd	r0, r1, [r5]
 8010370:	2100      	movs	r1, #0
 8010372:	4608      	mov	r0, r1
 8010374:	e7f5      	b.n	8010362 <__udivmoddi4+0xa2>
 8010376:	fab3 f183 	clz	r1, r3
 801037a:	2900      	cmp	r1, #0
 801037c:	d146      	bne.n	801040c <__udivmoddi4+0x14c>
 801037e:	4573      	cmp	r3, lr
 8010380:	d302      	bcc.n	8010388 <__udivmoddi4+0xc8>
 8010382:	4282      	cmp	r2, r0
 8010384:	f200 8105 	bhi.w	8010592 <__udivmoddi4+0x2d2>
 8010388:	1a84      	subs	r4, r0, r2
 801038a:	eb6e 0203 	sbc.w	r2, lr, r3
 801038e:	2001      	movs	r0, #1
 8010390:	4690      	mov	r8, r2
 8010392:	2d00      	cmp	r5, #0
 8010394:	d0e5      	beq.n	8010362 <__udivmoddi4+0xa2>
 8010396:	e9c5 4800 	strd	r4, r8, [r5]
 801039a:	e7e2      	b.n	8010362 <__udivmoddi4+0xa2>
 801039c:	2a00      	cmp	r2, #0
 801039e:	f000 8090 	beq.w	80104c2 <__udivmoddi4+0x202>
 80103a2:	fab2 f682 	clz	r6, r2
 80103a6:	2e00      	cmp	r6, #0
 80103a8:	f040 80a4 	bne.w	80104f4 <__udivmoddi4+0x234>
 80103ac:	1a8a      	subs	r2, r1, r2
 80103ae:	0c03      	lsrs	r3, r0, #16
 80103b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80103b4:	b280      	uxth	r0, r0
 80103b6:	b2bc      	uxth	r4, r7
 80103b8:	2101      	movs	r1, #1
 80103ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80103be:	fb0e 221c 	mls	r2, lr, ip, r2
 80103c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103c6:	fb04 f20c 	mul.w	r2, r4, ip
 80103ca:	429a      	cmp	r2, r3
 80103cc:	d907      	bls.n	80103de <__udivmoddi4+0x11e>
 80103ce:	18fb      	adds	r3, r7, r3
 80103d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80103d4:	d202      	bcs.n	80103dc <__udivmoddi4+0x11c>
 80103d6:	429a      	cmp	r2, r3
 80103d8:	f200 80e0 	bhi.w	801059c <__udivmoddi4+0x2dc>
 80103dc:	46c4      	mov	ip, r8
 80103de:	1a9b      	subs	r3, r3, r2
 80103e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80103e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80103e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80103ec:	fb02 f404 	mul.w	r4, r2, r4
 80103f0:	429c      	cmp	r4, r3
 80103f2:	d907      	bls.n	8010404 <__udivmoddi4+0x144>
 80103f4:	18fb      	adds	r3, r7, r3
 80103f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80103fa:	d202      	bcs.n	8010402 <__udivmoddi4+0x142>
 80103fc:	429c      	cmp	r4, r3
 80103fe:	f200 80ca 	bhi.w	8010596 <__udivmoddi4+0x2d6>
 8010402:	4602      	mov	r2, r0
 8010404:	1b1b      	subs	r3, r3, r4
 8010406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 801040a:	e7a5      	b.n	8010358 <__udivmoddi4+0x98>
 801040c:	f1c1 0620 	rsb	r6, r1, #32
 8010410:	408b      	lsls	r3, r1
 8010412:	fa22 f706 	lsr.w	r7, r2, r6
 8010416:	431f      	orrs	r7, r3
 8010418:	fa0e f401 	lsl.w	r4, lr, r1
 801041c:	fa20 f306 	lsr.w	r3, r0, r6
 8010420:	fa2e fe06 	lsr.w	lr, lr, r6
 8010424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8010428:	4323      	orrs	r3, r4
 801042a:	fa00 f801 	lsl.w	r8, r0, r1
 801042e:	fa1f fc87 	uxth.w	ip, r7
 8010432:	fbbe f0f9 	udiv	r0, lr, r9
 8010436:	0c1c      	lsrs	r4, r3, #16
 8010438:	fb09 ee10 	mls	lr, r9, r0, lr
 801043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8010440:	fb00 fe0c 	mul.w	lr, r0, ip
 8010444:	45a6      	cmp	lr, r4
 8010446:	fa02 f201 	lsl.w	r2, r2, r1
 801044a:	d909      	bls.n	8010460 <__udivmoddi4+0x1a0>
 801044c:	193c      	adds	r4, r7, r4
 801044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8010452:	f080 809c 	bcs.w	801058e <__udivmoddi4+0x2ce>
 8010456:	45a6      	cmp	lr, r4
 8010458:	f240 8099 	bls.w	801058e <__udivmoddi4+0x2ce>
 801045c:	3802      	subs	r0, #2
 801045e:	443c      	add	r4, r7
 8010460:	eba4 040e 	sub.w	r4, r4, lr
 8010464:	fa1f fe83 	uxth.w	lr, r3
 8010468:	fbb4 f3f9 	udiv	r3, r4, r9
 801046c:	fb09 4413 	mls	r4, r9, r3, r4
 8010470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8010474:	fb03 fc0c 	mul.w	ip, r3, ip
 8010478:	45a4      	cmp	ip, r4
 801047a:	d908      	bls.n	801048e <__udivmoddi4+0x1ce>
 801047c:	193c      	adds	r4, r7, r4
 801047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8010482:	f080 8082 	bcs.w	801058a <__udivmoddi4+0x2ca>
 8010486:	45a4      	cmp	ip, r4
 8010488:	d97f      	bls.n	801058a <__udivmoddi4+0x2ca>
 801048a:	3b02      	subs	r3, #2
 801048c:	443c      	add	r4, r7
 801048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8010492:	eba4 040c 	sub.w	r4, r4, ip
 8010496:	fba0 ec02 	umull	lr, ip, r0, r2
 801049a:	4564      	cmp	r4, ip
 801049c:	4673      	mov	r3, lr
 801049e:	46e1      	mov	r9, ip
 80104a0:	d362      	bcc.n	8010568 <__udivmoddi4+0x2a8>
 80104a2:	d05f      	beq.n	8010564 <__udivmoddi4+0x2a4>
 80104a4:	b15d      	cbz	r5, 80104be <__udivmoddi4+0x1fe>
 80104a6:	ebb8 0203 	subs.w	r2, r8, r3
 80104aa:	eb64 0409 	sbc.w	r4, r4, r9
 80104ae:	fa04 f606 	lsl.w	r6, r4, r6
 80104b2:	fa22 f301 	lsr.w	r3, r2, r1
 80104b6:	431e      	orrs	r6, r3
 80104b8:	40cc      	lsrs	r4, r1
 80104ba:	e9c5 6400 	strd	r6, r4, [r5]
 80104be:	2100      	movs	r1, #0
 80104c0:	e74f      	b.n	8010362 <__udivmoddi4+0xa2>
 80104c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80104c6:	0c01      	lsrs	r1, r0, #16
 80104c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80104cc:	b280      	uxth	r0, r0
 80104ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80104d2:	463b      	mov	r3, r7
 80104d4:	4638      	mov	r0, r7
 80104d6:	463c      	mov	r4, r7
 80104d8:	46b8      	mov	r8, r7
 80104da:	46be      	mov	lr, r7
 80104dc:	2620      	movs	r6, #32
 80104de:	fbb1 f1f7 	udiv	r1, r1, r7
 80104e2:	eba2 0208 	sub.w	r2, r2, r8
 80104e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80104ea:	e766      	b.n	80103ba <__udivmoddi4+0xfa>
 80104ec:	4601      	mov	r1, r0
 80104ee:	e718      	b.n	8010322 <__udivmoddi4+0x62>
 80104f0:	4610      	mov	r0, r2
 80104f2:	e72c      	b.n	801034e <__udivmoddi4+0x8e>
 80104f4:	f1c6 0220 	rsb	r2, r6, #32
 80104f8:	fa2e f302 	lsr.w	r3, lr, r2
 80104fc:	40b7      	lsls	r7, r6
 80104fe:	40b1      	lsls	r1, r6
 8010500:	fa20 f202 	lsr.w	r2, r0, r2
 8010504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010508:	430a      	orrs	r2, r1
 801050a:	fbb3 f8fe 	udiv	r8, r3, lr
 801050e:	b2bc      	uxth	r4, r7
 8010510:	fb0e 3318 	mls	r3, lr, r8, r3
 8010514:	0c11      	lsrs	r1, r2, #16
 8010516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 801051a:	fb08 f904 	mul.w	r9, r8, r4
 801051e:	40b0      	lsls	r0, r6
 8010520:	4589      	cmp	r9, r1
 8010522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8010526:	b280      	uxth	r0, r0
 8010528:	d93e      	bls.n	80105a8 <__udivmoddi4+0x2e8>
 801052a:	1879      	adds	r1, r7, r1
 801052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8010530:	d201      	bcs.n	8010536 <__udivmoddi4+0x276>
 8010532:	4589      	cmp	r9, r1
 8010534:	d81f      	bhi.n	8010576 <__udivmoddi4+0x2b6>
 8010536:	eba1 0109 	sub.w	r1, r1, r9
 801053a:	fbb1 f9fe 	udiv	r9, r1, lr
 801053e:	fb09 f804 	mul.w	r8, r9, r4
 8010542:	fb0e 1119 	mls	r1, lr, r9, r1
 8010546:	b292      	uxth	r2, r2
 8010548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801054c:	4542      	cmp	r2, r8
 801054e:	d229      	bcs.n	80105a4 <__udivmoddi4+0x2e4>
 8010550:	18ba      	adds	r2, r7, r2
 8010552:	f109 31ff 	add.w	r1, r9, #4294967295
 8010556:	d2c4      	bcs.n	80104e2 <__udivmoddi4+0x222>
 8010558:	4542      	cmp	r2, r8
 801055a:	d2c2      	bcs.n	80104e2 <__udivmoddi4+0x222>
 801055c:	f1a9 0102 	sub.w	r1, r9, #2
 8010560:	443a      	add	r2, r7
 8010562:	e7be      	b.n	80104e2 <__udivmoddi4+0x222>
 8010564:	45f0      	cmp	r8, lr
 8010566:	d29d      	bcs.n	80104a4 <__udivmoddi4+0x1e4>
 8010568:	ebbe 0302 	subs.w	r3, lr, r2
 801056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8010570:	3801      	subs	r0, #1
 8010572:	46e1      	mov	r9, ip
 8010574:	e796      	b.n	80104a4 <__udivmoddi4+0x1e4>
 8010576:	eba7 0909 	sub.w	r9, r7, r9
 801057a:	4449      	add	r1, r9
 801057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8010580:	fbb1 f9fe 	udiv	r9, r1, lr
 8010584:	fb09 f804 	mul.w	r8, r9, r4
 8010588:	e7db      	b.n	8010542 <__udivmoddi4+0x282>
 801058a:	4673      	mov	r3, lr
 801058c:	e77f      	b.n	801048e <__udivmoddi4+0x1ce>
 801058e:	4650      	mov	r0, sl
 8010590:	e766      	b.n	8010460 <__udivmoddi4+0x1a0>
 8010592:	4608      	mov	r0, r1
 8010594:	e6fd      	b.n	8010392 <__udivmoddi4+0xd2>
 8010596:	443b      	add	r3, r7
 8010598:	3a02      	subs	r2, #2
 801059a:	e733      	b.n	8010404 <__udivmoddi4+0x144>
 801059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80105a0:	443b      	add	r3, r7
 80105a2:	e71c      	b.n	80103de <__udivmoddi4+0x11e>
 80105a4:	4649      	mov	r1, r9
 80105a6:	e79c      	b.n	80104e2 <__udivmoddi4+0x222>
 80105a8:	eba1 0109 	sub.w	r1, r1, r9
 80105ac:	46c4      	mov	ip, r8
 80105ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80105b2:	fb09 f804 	mul.w	r8, r9, r4
 80105b6:	e7c4      	b.n	8010542 <__udivmoddi4+0x282>

080105b8 <__aeabi_idiv0>:
 80105b8:	4770      	bx	lr
 80105ba:	bf00      	nop

080105bc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80105bc:	b480      	push	{r7}
 80105be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80105c0:	f3bf 8f4f 	dsb	sy
}
 80105c4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80105c6:	4b06      	ldr	r3, [pc, #24]	@ (80105e0 <__NVIC_SystemReset+0x24>)
 80105c8:	68db      	ldr	r3, [r3, #12]
 80105ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80105ce:	4904      	ldr	r1, [pc, #16]	@ (80105e0 <__NVIC_SystemReset+0x24>)
 80105d0:	4b04      	ldr	r3, [pc, #16]	@ (80105e4 <__NVIC_SystemReset+0x28>)
 80105d2:	4313      	orrs	r3, r2
 80105d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80105d6:	f3bf 8f4f 	dsb	sy
}
 80105da:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80105dc:	bf00      	nop
 80105de:	e7fd      	b.n	80105dc <__NVIC_SystemReset+0x20>
 80105e0:	e000ed00 	.word	0xe000ed00
 80105e4:	05fa0004 	.word	0x05fa0004

080105e8 <__io_putchar>:
static volatile uint16_t rxIdx = 0;
static char rxLine[128];

/* ===== Redirect printf -> USART2 ===== */
int __io_putchar(int ch)
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b082      	sub	sp, #8
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 100);
 80105f0:	1d39      	adds	r1, r7, #4
 80105f2:	2364      	movs	r3, #100	@ 0x64
 80105f4:	2201      	movs	r2, #1
 80105f6:	4804      	ldr	r0, [pc, #16]	@ (8010608 <__io_putchar+0x20>)
 80105f8:	f001 fcb8 	bl	8011f6c <HAL_UART_Transmit>
  return ch;
 80105fc:	687b      	ldr	r3, [r7, #4]
}
 80105fe:	4618      	mov	r0, r3
 8010600:	3708      	adds	r7, #8
 8010602:	46bd      	mov	sp, r7
 8010604:	bd80      	pop	{r7, pc}
 8010606:	bf00      	nop
 8010608:	20000084 	.word	0x20000084

0801060c <leds_all_off>:
static void MX_USART2_UART_Init(void);
void Error_Handler(void);

/* ===== LED helpers (PD12..PD15) ===== */
static void leds_all_off(void)
{
 801060c:	b580      	push	{r7, lr}
 801060e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8010610:	2200      	movs	r2, #0
 8010612:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8010616:	4802      	ldr	r0, [pc, #8]	@ (8010620 <leds_all_off+0x14>)
 8010618:	f000 ffe6 	bl	80115e8 <HAL_GPIO_WritePin>
}
 801061c:	bf00      	nop
 801061e:	bd80      	pop	{r7, pc}
 8010620:	40020c00 	.word	0x40020c00

08010624 <set_single_led>:

static void set_single_led(uint8_t idx)
{
 8010624:	b580      	push	{r7, lr}
 8010626:	b082      	sub	sp, #8
 8010628:	af00      	add	r7, sp, #0
 801062a:	4603      	mov	r3, r0
 801062c:	71fb      	strb	r3, [r7, #7]
  leds_all_off();
 801062e:	f7ff ffed 	bl	801060c <leds_all_off>
  switch (idx & 3)
 8010632:	79fb      	ldrb	r3, [r7, #7]
 8010634:	f003 0303 	and.w	r3, r3, #3
 8010638:	2b03      	cmp	r3, #3
 801063a:	d827      	bhi.n	801068c <set_single_led+0x68>
 801063c:	a201      	add	r2, pc, #4	@ (adr r2, 8010644 <set_single_led+0x20>)
 801063e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010642:	bf00      	nop
 8010644:	08010655 	.word	0x08010655
 8010648:	08010663 	.word	0x08010663
 801064c:	08010671 	.word	0x08010671
 8010650:	0801067f 	.word	0x0801067f
  {
    case 0: HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET); break; // Green
 8010654:	2201      	movs	r2, #1
 8010656:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801065a:	480e      	ldr	r0, [pc, #56]	@ (8010694 <set_single_led+0x70>)
 801065c:	f000 ffc4 	bl	80115e8 <HAL_GPIO_WritePin>
 8010660:	e014      	b.n	801068c <set_single_led+0x68>
    case 1: HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET); break; // Orange
 8010662:	2201      	movs	r2, #1
 8010664:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8010668:	480a      	ldr	r0, [pc, #40]	@ (8010694 <set_single_led+0x70>)
 801066a:	f000 ffbd 	bl	80115e8 <HAL_GPIO_WritePin>
 801066e:	e00d      	b.n	801068c <set_single_led+0x68>
    case 2: HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET); break; // Red
 8010670:	2201      	movs	r2, #1
 8010672:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8010676:	4807      	ldr	r0, [pc, #28]	@ (8010694 <set_single_led+0x70>)
 8010678:	f000 ffb6 	bl	80115e8 <HAL_GPIO_WritePin>
 801067c:	e006      	b.n	801068c <set_single_led+0x68>
    case 3: HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET); break; // Blue
 801067e:	2201      	movs	r2, #1
 8010680:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8010684:	4803      	ldr	r0, [pc, #12]	@ (8010694 <set_single_led+0x70>)
 8010686:	f000 ffaf 	bl	80115e8 <HAL_GPIO_WritePin>
 801068a:	bf00      	nop
  }
}
 801068c:	bf00      	nop
 801068e:	3708      	adds	r7, #8
 8010690:	46bd      	mov	sp, r7
 8010692:	bd80      	pop	{r7, pc}
 8010694:	40020c00 	.word	0x40020c00

08010698 <HAL_UART_RxCpltCallback>:

/* ===== UART RX callbacks (INTERRUPT) ===== */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8010698:	b580      	push	{r7, lr}
 801069a:	b084      	sub	sp, #16
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART2) return;
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	4a1e      	ldr	r2, [pc, #120]	@ (8010720 <HAL_UART_RxCpltCallback+0x88>)
 80106a6:	4293      	cmp	r3, r2
 80106a8:	d135      	bne.n	8010716 <HAL_UART_RxCpltCallback+0x7e>

  char c = (char)rxByte;
 80106aa:	4b1e      	ldr	r3, [pc, #120]	@ (8010724 <HAL_UART_RxCpltCallback+0x8c>)
 80106ac:	781b      	ldrb	r3, [r3, #0]
 80106ae:	73fb      	strb	r3, [r7, #15]

  if (c == '\r') {
 80106b0:	7bfb      	ldrb	r3, [r7, #15]
 80106b2:	2b0d      	cmp	r3, #13
 80106b4:	d029      	beq.n	801070a <HAL_UART_RxCpltCallback+0x72>
    // ignore
  } else if (c == '\n') {
 80106b6:	7bfb      	ldrb	r3, [r7, #15]
 80106b8:	2b0a      	cmp	r3, #10
 80106ba:	d112      	bne.n	80106e2 <HAL_UART_RxCpltCallback+0x4a>
    if (rxIdx > 0) {
 80106bc:	4b1a      	ldr	r3, [pc, #104]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106be:	881b      	ldrh	r3, [r3, #0]
 80106c0:	b29b      	uxth	r3, r3
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d021      	beq.n	801070a <HAL_UART_RxCpltCallback+0x72>
      rxLine[rxIdx] = 0;
 80106c6:	4b18      	ldr	r3, [pc, #96]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106c8:	881b      	ldrh	r3, [r3, #0]
 80106ca:	b29b      	uxth	r3, r3
 80106cc:	461a      	mov	r2, r3
 80106ce:	4b17      	ldr	r3, [pc, #92]	@ (801072c <HAL_UART_RxCpltCallback+0x94>)
 80106d0:	2100      	movs	r1, #0
 80106d2:	5499      	strb	r1, [r3, r2]
      lineReady = 1;
 80106d4:	4b16      	ldr	r3, [pc, #88]	@ (8010730 <HAL_UART_RxCpltCallback+0x98>)
 80106d6:	2201      	movs	r2, #1
 80106d8:	701a      	strb	r2, [r3, #0]
      rxIdx = 0;
 80106da:	4b13      	ldr	r3, [pc, #76]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106dc:	2200      	movs	r2, #0
 80106de:	801a      	strh	r2, [r3, #0]
 80106e0:	e013      	b.n	801070a <HAL_UART_RxCpltCallback+0x72>
    }
  } else {
    if (rxIdx < sizeof(rxLine) - 1) rxLine[rxIdx++] = c;
 80106e2:	4b11      	ldr	r3, [pc, #68]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106e4:	881b      	ldrh	r3, [r3, #0]
 80106e6:	b29b      	uxth	r3, r3
 80106e8:	2b7e      	cmp	r3, #126	@ 0x7e
 80106ea:	d80b      	bhi.n	8010704 <HAL_UART_RxCpltCallback+0x6c>
 80106ec:	4b0e      	ldr	r3, [pc, #56]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106ee:	881b      	ldrh	r3, [r3, #0]
 80106f0:	b29b      	uxth	r3, r3
 80106f2:	1c5a      	adds	r2, r3, #1
 80106f4:	b291      	uxth	r1, r2
 80106f6:	4a0c      	ldr	r2, [pc, #48]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 80106f8:	8011      	strh	r1, [r2, #0]
 80106fa:	4619      	mov	r1, r3
 80106fc:	4a0b      	ldr	r2, [pc, #44]	@ (801072c <HAL_UART_RxCpltCallback+0x94>)
 80106fe:	7bfb      	ldrb	r3, [r7, #15]
 8010700:	5453      	strb	r3, [r2, r1]
 8010702:	e002      	b.n	801070a <HAL_UART_RxCpltCallback+0x72>
    else rxIdx = 0;
 8010704:	4b08      	ldr	r3, [pc, #32]	@ (8010728 <HAL_UART_RxCpltCallback+0x90>)
 8010706:	2200      	movs	r2, #0
 8010708:	801a      	strh	r2, [r3, #0]
  }

  /* re-arm receive 1 byte */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 801070a:	2201      	movs	r2, #1
 801070c:	4905      	ldr	r1, [pc, #20]	@ (8010724 <HAL_UART_RxCpltCallback+0x8c>)
 801070e:	4809      	ldr	r0, [pc, #36]	@ (8010734 <HAL_UART_RxCpltCallback+0x9c>)
 8010710:	f001 fcb7 	bl	8012082 <HAL_UART_Receive_IT>
 8010714:	e000      	b.n	8010718 <HAL_UART_RxCpltCallback+0x80>
  if (huart->Instance != USART2) return;
 8010716:	bf00      	nop
}
 8010718:	3710      	adds	r7, #16
 801071a:	46bd      	mov	sp, r7
 801071c:	bd80      	pop	{r7, pc}
 801071e:	bf00      	nop
 8010720:	40004400 	.word	0x40004400
 8010724:	200000cc 	.word	0x200000cc
 8010728:	200000ce 	.word	0x200000ce
 801072c:	200000d0 	.word	0x200000d0
 8010730:	200000cd 	.word	0x200000cd
 8010734:	20000084 	.word	0x20000084

08010738 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8010738:	b580      	push	{r7, lr}
 801073a:	b084      	sub	sp, #16
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
  if (huart->Instance != USART2) return;
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	4a0b      	ldr	r2, [pc, #44]	@ (8010774 <HAL_UART_ErrorCallback+0x3c>)
 8010746:	4293      	cmp	r3, r2
 8010748:	d110      	bne.n	801076c <HAL_UART_ErrorCallback+0x34>

  /* Clear overrun & re-arm */
  __HAL_UART_CLEAR_OREFLAG(huart);
 801074a:	2300      	movs	r3, #0
 801074c:	60fb      	str	r3, [r7, #12]
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	681b      	ldr	r3, [r3, #0]
 8010754:	60fb      	str	r3, [r7, #12]
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	685b      	ldr	r3, [r3, #4]
 801075c:	60fb      	str	r3, [r7, #12]
 801075e:	68fb      	ldr	r3, [r7, #12]
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 8010760:	2201      	movs	r2, #1
 8010762:	4905      	ldr	r1, [pc, #20]	@ (8010778 <HAL_UART_ErrorCallback+0x40>)
 8010764:	4805      	ldr	r0, [pc, #20]	@ (801077c <HAL_UART_ErrorCallback+0x44>)
 8010766:	f001 fc8c 	bl	8012082 <HAL_UART_Receive_IT>
 801076a:	e000      	b.n	801076e <HAL_UART_ErrorCallback+0x36>
  if (huart->Instance != USART2) return;
 801076c:	bf00      	nop
}
 801076e:	3710      	adds	r7, #16
 8010770:	46bd      	mov	sp, r7
 8010772:	bd80      	pop	{r7, pc}
 8010774:	40004400 	.word	0x40004400
 8010778:	200000cc 	.word	0x200000cc
 801077c:	20000084 	.word	0x20000084

08010780 <main>:

/* ===== MAIN ===== */
int main(void)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b0a2      	sub	sp, #136	@ 0x88
 8010784:	af00      	add	r7, sp, #0
  HAL_Init();
 8010786:	f000 fb41 	bl	8010e0c <HAL_Init>
  SystemClock_Config();
 801078a:	f000 f8ab 	bl	80108e4 <SystemClock_Config>
  MX_GPIO_Init();
 801078e:	f000 f94b 	bl	8010a28 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8010792:	f000 f905 	bl	80109a0 <MX_USART2_UART_Init>

  /* start RX interrupt */
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 8010796:	2201      	movs	r2, #1
 8010798:	4940      	ldr	r1, [pc, #256]	@ (801089c <main+0x11c>)
 801079a:	4841      	ldr	r0, [pc, #260]	@ (80108a0 <main+0x120>)
 801079c:	f001 fc71 	bl	8012082 <HAL_UART_Receive_IT>

  printf("APP_VER: 1\r\n");
 80107a0:	4840      	ldr	r0, [pc, #256]	@ (80108a4 <main+0x124>)
 80107a2:	f002 fd1f 	bl	80131e4 <puts>
  printf("APP_READY\r\n");
 80107a6:	4840      	ldr	r0, [pc, #256]	@ (80108a8 <main+0x128>)
 80107a8:	f002 fd1c 	bl	80131e4 <puts>

  uint8_t led_idx = 0;
 80107ac:	2300      	movs	r3, #0
 80107ae:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  set_single_led(led_idx);
 80107b2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80107b6:	4618      	mov	r0, r3
 80107b8:	f7ff ff34 	bl	8010624 <set_single_led>

  while (1)
  {
    /* ===== Button USER PA0: cycle 1 LED ===== */
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 80107bc:	2101      	movs	r1, #1
 80107be:	483b      	ldr	r0, [pc, #236]	@ (80108ac <main+0x12c>)
 80107c0:	f000 fefa 	bl	80115b8 <HAL_GPIO_ReadPin>
 80107c4:	4603      	mov	r3, r0
 80107c6:	2b01      	cmp	r3, #1
 80107c8:	d120      	bne.n	801080c <main+0x8c>
    {
      led_idx = (led_idx + 1) & 3;
 80107ca:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80107ce:	3301      	adds	r3, #1
 80107d0:	b2db      	uxtb	r3, r3
 80107d2:	f003 0303 	and.w	r3, r3, #3
 80107d6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      set_single_led(led_idx);
 80107da:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80107de:	4618      	mov	r0, r3
 80107e0:	f7ff ff20 	bl	8010624 <set_single_led>
      printf("BTN: LED_IDX=%u\r\n", led_idx);
 80107e4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80107e8:	4619      	mov	r1, r3
 80107ea:	4831      	ldr	r0, [pc, #196]	@ (80108b0 <main+0x130>)
 80107ec:	f002 fc92 	bl	8013114 <iprintf>

      HAL_Delay(200);
 80107f0:	20c8      	movs	r0, #200	@ 0xc8
 80107f2:	f000 fb7d 	bl	8010ef0 <HAL_Delay>
      while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {}
 80107f6:	bf00      	nop
 80107f8:	2101      	movs	r1, #1
 80107fa:	482c      	ldr	r0, [pc, #176]	@ (80108ac <main+0x12c>)
 80107fc:	f000 fedc 	bl	80115b8 <HAL_GPIO_ReadPin>
 8010800:	4603      	mov	r3, r0
 8010802:	2b01      	cmp	r3, #1
 8010804:	d0f8      	beq.n	80107f8 <main+0x78>
      HAL_Delay(50);
 8010806:	2032      	movs	r0, #50	@ 0x32
 8010808:	f000 fb72 	bl	8010ef0 <HAL_Delay>
    }

    /* ===== process UART line ===== */
    if (lineReady)
 801080c:	4b29      	ldr	r3, [pc, #164]	@ (80108b4 <main+0x134>)
 801080e:	781b      	ldrb	r3, [r3, #0]
 8010810:	b2db      	uxtb	r3, r3
 8010812:	2b00      	cmp	r3, #0
 8010814:	d03e      	beq.n	8010894 <main+0x114>
    {
      lineReady = 0;
 8010816:	4b27      	ldr	r3, [pc, #156]	@ (80108b4 <main+0x134>)
 8010818:	2200      	movs	r2, #0
 801081a:	701a      	strb	r2, [r3, #0]

      char line[128];
      strncpy(line, rxLine, sizeof(line));
 801081c:	1d3b      	adds	r3, r7, #4
 801081e:	2280      	movs	r2, #128	@ 0x80
 8010820:	4925      	ldr	r1, [pc, #148]	@ (80108b8 <main+0x138>)
 8010822:	4618      	mov	r0, r3
 8010824:	f002 fdc6 	bl	80133b4 <strncpy>
      line[sizeof(line) - 1] = 0;
 8010828:	2300      	movs	r3, #0
 801082a:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83

      printf("RX: %s\r\n", line);
 801082e:	1d3b      	adds	r3, r7, #4
 8010830:	4619      	mov	r1, r3
 8010832:	4822      	ldr	r0, [pc, #136]	@ (80108bc <main+0x13c>)
 8010834:	f002 fc6e 	bl	8013114 <iprintf>

      if (strcmp(line, "PING") == 0) {
 8010838:	1d3b      	adds	r3, r7, #4
 801083a:	4921      	ldr	r1, [pc, #132]	@ (80108c0 <main+0x140>)
 801083c:	4618      	mov	r0, r3
 801083e:	f7ff fcc7 	bl	80101d0 <strcmp>
 8010842:	4603      	mov	r3, r0
 8010844:	2b00      	cmp	r3, #0
 8010846:	d103      	bne.n	8010850 <main+0xd0>
        printf("PONG\r\n");
 8010848:	481e      	ldr	r0, [pc, #120]	@ (80108c4 <main+0x144>)
 801084a:	f002 fccb 	bl	80131e4 <puts>
 801084e:	e021      	b.n	8010894 <main+0x114>
      } else if (strcmp(line, "HELLO") == 0) {
 8010850:	1d3b      	adds	r3, r7, #4
 8010852:	491d      	ldr	r1, [pc, #116]	@ (80108c8 <main+0x148>)
 8010854:	4618      	mov	r0, r3
 8010856:	f7ff fcbb 	bl	80101d0 <strcmp>
 801085a:	4603      	mov	r3, r0
 801085c:	2b00      	cmp	r3, #0
 801085e:	d103      	bne.n	8010868 <main+0xe8>
        printf("HI FROM STM32\r\n");
 8010860:	481a      	ldr	r0, [pc, #104]	@ (80108cc <main+0x14c>)
 8010862:	f002 fcbf 	bl	80131e4 <puts>
 8010866:	e015      	b.n	8010894 <main+0x114>
      } else if (strcmp(line, "ENTER_BL") == 0) {
 8010868:	1d3b      	adds	r3, r7, #4
 801086a:	4919      	ldr	r1, [pc, #100]	@ (80108d0 <main+0x150>)
 801086c:	4618      	mov	r0, r3
 801086e:	f7ff fcaf 	bl	80101d0 <strcmp>
 8010872:	4603      	mov	r3, r0
 8010874:	2b00      	cmp	r3, #0
 8010876:	d10a      	bne.n	801088e <main+0x10e>
        printf("OK: ENTER_BL\r\n");
 8010878:	4816      	ldr	r0, [pc, #88]	@ (80108d4 <main+0x154>)
 801087a:	f002 fcb3 	bl	80131e4 <puts>
        boot_magic = BOOT_MAGIC;
 801087e:	4b16      	ldr	r3, [pc, #88]	@ (80108d8 <main+0x158>)
 8010880:	4a16      	ldr	r2, [pc, #88]	@ (80108dc <main+0x15c>)
 8010882:	601a      	str	r2, [r3, #0]
        HAL_Delay(10);
 8010884:	200a      	movs	r0, #10
 8010886:	f000 fb33 	bl	8010ef0 <HAL_Delay>
        NVIC_SystemReset();
 801088a:	f7ff fe97 	bl	80105bc <__NVIC_SystemReset>
      } else {
        printf("UNKNOWN\r\n");
 801088e:	4814      	ldr	r0, [pc, #80]	@ (80108e0 <main+0x160>)
 8010890:	f002 fca8 	bl	80131e4 <puts>
      }
    }

    HAL_Delay(1);
 8010894:	2001      	movs	r0, #1
 8010896:	f000 fb2b 	bl	8010ef0 <HAL_Delay>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 801089a:	e78f      	b.n	80107bc <main+0x3c>
 801089c:	200000cc 	.word	0x200000cc
 80108a0:	20000084 	.word	0x20000084
 80108a4:	08013ee8 	.word	0x08013ee8
 80108a8:	08013ef4 	.word	0x08013ef4
 80108ac:	40020000 	.word	0x40020000
 80108b0:	08013f00 	.word	0x08013f00
 80108b4:	200000cd 	.word	0x200000cd
 80108b8:	200000d0 	.word	0x200000d0
 80108bc:	08013f14 	.word	0x08013f14
 80108c0:	08013f20 	.word	0x08013f20
 80108c4:	08013f28 	.word	0x08013f28
 80108c8:	08013f30 	.word	0x08013f30
 80108cc:	08013f38 	.word	0x08013f38
 80108d0:	08013f48 	.word	0x08013f48
 80108d4:	08013f54 	.word	0x08013f54
 80108d8:	200008a8 	.word	0x200008a8
 80108dc:	b00710ad 	.word	0xb00710ad
 80108e0:	08013f64 	.word	0x08013f64

080108e4 <SystemClock_Config>:
  }
}

/* ===== Clock: HSI 16MHz (simple) ===== */
void SystemClock_Config(void)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	b094      	sub	sp, #80	@ 0x50
 80108e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80108ea:	f107 0320 	add.w	r3, r7, #32
 80108ee:	2230      	movs	r2, #48	@ 0x30
 80108f0:	2100      	movs	r1, #0
 80108f2:	4618      	mov	r0, r3
 80108f4:	f002 fd56 	bl	80133a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80108f8:	f107 030c 	add.w	r3, r7, #12
 80108fc:	2200      	movs	r2, #0
 80108fe:	601a      	str	r2, [r3, #0]
 8010900:	605a      	str	r2, [r3, #4]
 8010902:	609a      	str	r2, [r3, #8]
 8010904:	60da      	str	r2, [r3, #12]
 8010906:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8010908:	2300      	movs	r3, #0
 801090a:	60bb      	str	r3, [r7, #8]
 801090c:	4b22      	ldr	r3, [pc, #136]	@ (8010998 <SystemClock_Config+0xb4>)
 801090e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010910:	4a21      	ldr	r2, [pc, #132]	@ (8010998 <SystemClock_Config+0xb4>)
 8010912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010916:	6413      	str	r3, [r2, #64]	@ 0x40
 8010918:	4b1f      	ldr	r3, [pc, #124]	@ (8010998 <SystemClock_Config+0xb4>)
 801091a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801091c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010920:	60bb      	str	r3, [r7, #8]
 8010922:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010924:	2300      	movs	r3, #0
 8010926:	607b      	str	r3, [r7, #4]
 8010928:	4b1c      	ldr	r3, [pc, #112]	@ (801099c <SystemClock_Config+0xb8>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	4a1b      	ldr	r2, [pc, #108]	@ (801099c <SystemClock_Config+0xb8>)
 801092e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8010932:	6013      	str	r3, [r2, #0]
 8010934:	4b19      	ldr	r3, [pc, #100]	@ (801099c <SystemClock_Config+0xb8>)
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801093c:	607b      	str	r3, [r7, #4]
 801093e:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8010940:	2302      	movs	r3, #2
 8010942:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010944:	2301      	movs	r3, #1
 8010946:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010948:	2310      	movs	r3, #16
 801094a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 801094c:	2300      	movs	r3, #0
 801094e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8010950:	f107 0320 	add.w	r3, r7, #32
 8010954:	4618      	mov	r0, r3
 8010956:	f000 fe61 	bl	801161c <HAL_RCC_OscConfig>
 801095a:	4603      	mov	r3, r0
 801095c:	2b00      	cmp	r3, #0
 801095e:	d001      	beq.n	8010964 <SystemClock_Config+0x80>
 8010960:	f000 f8c0 	bl	8010ae4 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010964:	230f      	movs	r3, #15
 8010966:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8010968:	2300      	movs	r3, #0
 801096a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 801096c:	2300      	movs	r3, #0
 801096e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8010970:	2300      	movs	r3, #0
 8010972:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8010974:	2300      	movs	r3, #0
 8010976:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) Error_Handler();
 8010978:	f107 030c 	add.w	r3, r7, #12
 801097c:	2100      	movs	r1, #0
 801097e:	4618      	mov	r0, r3
 8010980:	f001 f8c4 	bl	8011b0c <HAL_RCC_ClockConfig>
 8010984:	4603      	mov	r3, r0
 8010986:	2b00      	cmp	r3, #0
 8010988:	d001      	beq.n	801098e <SystemClock_Config+0xaa>
 801098a:	f000 f8ab 	bl	8010ae4 <Error_Handler>
}
 801098e:	bf00      	nop
 8010990:	3750      	adds	r7, #80	@ 0x50
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}
 8010996:	bf00      	nop
 8010998:	40023800 	.word	0x40023800
 801099c:	40007000 	.word	0x40007000

080109a0 <MX_USART2_UART_Init>:

/* ===== USART2: 115200 8N1 (PA2/PA3) ===== */
static void MX_USART2_UART_Init(void)
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b082      	sub	sp, #8
 80109a4:	af00      	add	r7, sp, #0
  __HAL_RCC_USART2_CLK_ENABLE();
 80109a6:	2300      	movs	r3, #0
 80109a8:	607b      	str	r3, [r7, #4]
 80109aa:	4b1c      	ldr	r3, [pc, #112]	@ (8010a1c <MX_USART2_UART_Init+0x7c>)
 80109ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109ae:	4a1b      	ldr	r2, [pc, #108]	@ (8010a1c <MX_USART2_UART_Init+0x7c>)
 80109b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80109b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80109b6:	4b19      	ldr	r3, [pc, #100]	@ (8010a1c <MX_USART2_UART_Init+0x7c>)
 80109b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80109be:	607b      	str	r3, [r7, #4]
 80109c0:	687b      	ldr	r3, [r7, #4]

  huart2.Instance = USART2;
 80109c2:	4b17      	ldr	r3, [pc, #92]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109c4:	4a17      	ldr	r2, [pc, #92]	@ (8010a24 <MX_USART2_UART_Init+0x84>)
 80109c6:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80109c8:	4b15      	ldr	r3, [pc, #84]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109ca:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80109ce:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80109d0:	4b13      	ldr	r3, [pc, #76]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109d2:	2200      	movs	r2, #0
 80109d4:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80109d6:	4b12      	ldr	r3, [pc, #72]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109d8:	2200      	movs	r2, #0
 80109da:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80109dc:	4b10      	ldr	r3, [pc, #64]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109de:	2200      	movs	r2, #0
 80109e0:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80109e2:	4b0f      	ldr	r3, [pc, #60]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109e4:	220c      	movs	r2, #12
 80109e6:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80109e8:	4b0d      	ldr	r3, [pc, #52]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109ea:	2200      	movs	r2, #0
 80109ec:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80109ee:	4b0c      	ldr	r3, [pc, #48]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109f0:	2200      	movs	r2, #0
 80109f2:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 80109f4:	480a      	ldr	r0, [pc, #40]	@ (8010a20 <MX_USART2_UART_Init+0x80>)
 80109f6:	f001 fa69 	bl	8011ecc <HAL_UART_Init>
 80109fa:	4603      	mov	r3, r0
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d001      	beq.n	8010a04 <MX_USART2_UART_Init+0x64>
 8010a00:	f000 f870 	bl	8010ae4 <Error_Handler>

  /* Enable USART2 IRQ (biar RxCpltCallback jalan) */
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8010a04:	2200      	movs	r2, #0
 8010a06:	2105      	movs	r1, #5
 8010a08:	2026      	movs	r0, #38	@ 0x26
 8010a0a:	f000 fb70 	bl	80110ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8010a0e:	2026      	movs	r0, #38	@ 0x26
 8010a10:	f000 fb89 	bl	8011126 <HAL_NVIC_EnableIRQ>
}
 8010a14:	bf00      	nop
 8010a16:	3708      	adds	r7, #8
 8010a18:	46bd      	mov	sp, r7
 8010a1a:	bd80      	pop	{r7, pc}
 8010a1c:	40023800 	.word	0x40023800
 8010a20:	20000084 	.word	0x20000084
 8010a24:	40004400 	.word	0x40004400

08010a28 <MX_GPIO_Init>:

/* ===== GPIO: PA0 button, PD12..PD15 LEDs, PA2/PA3 AF7 ===== */
static void MX_GPIO_Init(void)
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b088      	sub	sp, #32
 8010a2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010a2e:	f107 030c 	add.w	r3, r7, #12
 8010a32:	2200      	movs	r2, #0
 8010a34:	601a      	str	r2, [r3, #0]
 8010a36:	605a      	str	r2, [r3, #4]
 8010a38:	609a      	str	r2, [r3, #8]
 8010a3a:	60da      	str	r2, [r3, #12]
 8010a3c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8010a3e:	2300      	movs	r3, #0
 8010a40:	60bb      	str	r3, [r7, #8]
 8010a42:	4b25      	ldr	r3, [pc, #148]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a46:	4a24      	ldr	r2, [pc, #144]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a48:	f043 0301 	orr.w	r3, r3, #1
 8010a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8010a4e:	4b22      	ldr	r3, [pc, #136]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a52:	f003 0301 	and.w	r3, r3, #1
 8010a56:	60bb      	str	r3, [r7, #8]
 8010a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	607b      	str	r3, [r7, #4]
 8010a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a62:	4a1d      	ldr	r2, [pc, #116]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a64:	f043 0308 	orr.w	r3, r3, #8
 8010a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8010a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8010ad8 <MX_GPIO_Init+0xb0>)
 8010a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010a6e:	f003 0308 	and.w	r3, r3, #8
 8010a72:	607b      	str	r3, [r7, #4]
 8010a74:	687b      	ldr	r3, [r7, #4]

  /* PA0 USER button */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8010a76:	2301      	movs	r3, #1
 8010a78:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a7e:	2300      	movs	r3, #0
 8010a80:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010a82:	f107 030c 	add.w	r3, r7, #12
 8010a86:	4619      	mov	r1, r3
 8010a88:	4814      	ldr	r0, [pc, #80]	@ (8010adc <MX_GPIO_Init+0xb4>)
 8010a8a:	f000 fbf9 	bl	8011280 <HAL_GPIO_Init>

  /* PD12..PD15 LEDs */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8010a8e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8010a92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8010a94:	2301      	movs	r3, #1
 8010a96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a98:	2300      	movs	r3, #0
 8010a9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010a9c:	2300      	movs	r3, #0
 8010a9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8010aa0:	f107 030c 	add.w	r3, r7, #12
 8010aa4:	4619      	mov	r1, r3
 8010aa6:	480e      	ldr	r0, [pc, #56]	@ (8010ae0 <MX_GPIO_Init+0xb8>)
 8010aa8:	f000 fbea 	bl	8011280 <HAL_GPIO_Init>
  leds_all_off();
 8010aac:	f7ff fdae 	bl	801060c <leds_all_off>

  /* PA2/PA3 USART2 pins */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8010ab0:	230c      	movs	r3, #12
 8010ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ab4:	2302      	movs	r3, #2
 8010ab6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010ab8:	2301      	movs	r3, #1
 8010aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010abc:	2303      	movs	r3, #3
 8010abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8010ac0:	2307      	movs	r3, #7
 8010ac2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010ac4:	f107 030c 	add.w	r3, r7, #12
 8010ac8:	4619      	mov	r1, r3
 8010aca:	4804      	ldr	r0, [pc, #16]	@ (8010adc <MX_GPIO_Init+0xb4>)
 8010acc:	f000 fbd8 	bl	8011280 <HAL_GPIO_Init>
}
 8010ad0:	bf00      	nop
 8010ad2:	3720      	adds	r7, #32
 8010ad4:	46bd      	mov	sp, r7
 8010ad6:	bd80      	pop	{r7, pc}
 8010ad8:	40023800 	.word	0x40023800
 8010adc:	40020000 	.word	0x40020000
 8010ae0:	40020c00 	.word	0x40020c00

08010ae4 <Error_Handler>:

void Error_Handler(void)
{
 8010ae4:	b480      	push	{r7}
 8010ae6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8010ae8:	b672      	cpsid	i
}
 8010aea:	bf00      	nop
  __disable_irq();
  while (1) {}
 8010aec:	bf00      	nop
 8010aee:	e7fd      	b.n	8010aec <Error_Handler+0x8>

08010af0 <HAL_MspInit>:
#include "main.h"

void HAL_MspInit(void)
{
 8010af0:	b480      	push	{r7}
 8010af2:	b083      	sub	sp, #12
 8010af4:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8010af6:	2300      	movs	r3, #0
 8010af8:	607b      	str	r3, [r7, #4]
 8010afa:	4b10      	ldr	r3, [pc, #64]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010afe:	4a0f      	ldr	r2, [pc, #60]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8010b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8010b06:	4b0d      	ldr	r3, [pc, #52]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010b0e:	607b      	str	r3, [r7, #4]
 8010b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8010b12:	2300      	movs	r3, #0
 8010b14:	603b      	str	r3, [r7, #0]
 8010b16:	4b09      	ldr	r3, [pc, #36]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b1a:	4a08      	ldr	r2, [pc, #32]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8010b22:	4b06      	ldr	r3, [pc, #24]	@ (8010b3c <HAL_MspInit+0x4c>)
 8010b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010b2a:	603b      	str	r3, [r7, #0]
 8010b2c:	683b      	ldr	r3, [r7, #0]
}
 8010b2e:	bf00      	nop
 8010b30:	370c      	adds	r7, #12
 8010b32:	46bd      	mov	sp, r7
 8010b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b38:	4770      	bx	lr
 8010b3a:	bf00      	nop
 8010b3c:	40023800 	.word	0x40023800

08010b40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8010b40:	b580      	push	{r7, lr}
 8010b42:	b08a      	sub	sp, #40	@ 0x28
 8010b44:	af00      	add	r7, sp, #0
 8010b46:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	4a1d      	ldr	r2, [pc, #116]	@ (8010bc4 <HAL_UART_MspInit+0x84>)
 8010b4e:	4293      	cmp	r3, r2
 8010b50:	d133      	bne.n	8010bba <HAL_UART_MspInit+0x7a>
  {
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010b52:	f107 0314 	add.w	r3, r7, #20
 8010b56:	2200      	movs	r2, #0
 8010b58:	601a      	str	r2, [r3, #0]
 8010b5a:	605a      	str	r2, [r3, #4]
 8010b5c:	609a      	str	r2, [r3, #8]
 8010b5e:	60da      	str	r2, [r3, #12]
 8010b60:	611a      	str	r2, [r3, #16]

    __HAL_RCC_USART2_CLK_ENABLE();
 8010b62:	2300      	movs	r3, #0
 8010b64:	613b      	str	r3, [r7, #16]
 8010b66:	4b18      	ldr	r3, [pc, #96]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b6a:	4a17      	ldr	r2, [pc, #92]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8010b72:	4b15      	ldr	r3, [pc, #84]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010b7a:	613b      	str	r3, [r7, #16]
 8010b7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010b7e:	2300      	movs	r3, #0
 8010b80:	60fb      	str	r3, [r7, #12]
 8010b82:	4b11      	ldr	r3, [pc, #68]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b86:	4a10      	ldr	r2, [pc, #64]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b88:	f043 0301 	orr.w	r3, r3, #1
 8010b8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8010b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8010bc8 <HAL_UART_MspInit+0x88>)
 8010b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b92:	f003 0301 	and.w	r3, r3, #1
 8010b96:	60fb      	str	r3, [r7, #12]
 8010b98:	68fb      	ldr	r3, [r7, #12]

    // PA2 = USART2_TX, PA3 = USART2_RX
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8010b9a:	230c      	movs	r3, #12
 8010b9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010b9e:	2302      	movs	r3, #2
 8010ba0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010ba6:	2303      	movs	r3, #3
 8010ba8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8010baa:	2307      	movs	r3, #7
 8010bac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010bae:	f107 0314 	add.w	r3, r7, #20
 8010bb2:	4619      	mov	r1, r3
 8010bb4:	4805      	ldr	r0, [pc, #20]	@ (8010bcc <HAL_UART_MspInit+0x8c>)
 8010bb6:	f000 fb63 	bl	8011280 <HAL_GPIO_Init>
  }
}
 8010bba:	bf00      	nop
 8010bbc:	3728      	adds	r7, #40	@ 0x28
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}
 8010bc2:	bf00      	nop
 8010bc4:	40004400 	.word	0x40004400
 8010bc8:	40023800 	.word	0x40023800
 8010bcc:	40020000 	.word	0x40020000

08010bd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010bd0:	b480      	push	{r7}
 8010bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8010bd4:	bf00      	nop
 8010bd6:	e7fd      	b.n	8010bd4 <NMI_Handler+0x4>

08010bd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8010bd8:	b480      	push	{r7}
 8010bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010bdc:	bf00      	nop
 8010bde:	e7fd      	b.n	8010bdc <HardFault_Handler+0x4>

08010be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010be0:	b480      	push	{r7}
 8010be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010be4:	bf00      	nop
 8010be6:	e7fd      	b.n	8010be4 <MemManage_Handler+0x4>

08010be8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8010be8:	b480      	push	{r7}
 8010bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8010bec:	bf00      	nop
 8010bee:	e7fd      	b.n	8010bec <BusFault_Handler+0x4>

08010bf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8010bf0:	b480      	push	{r7}
 8010bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010bf4:	bf00      	nop
 8010bf6:	e7fd      	b.n	8010bf4 <UsageFault_Handler+0x4>

08010bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010bf8:	b480      	push	{r7}
 8010bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010bfc:	bf00      	nop
 8010bfe:	46bd      	mov	sp, r7
 8010c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c04:	4770      	bx	lr

08010c06 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010c06:	b480      	push	{r7}
 8010c08:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010c0a:	bf00      	nop
 8010c0c:	46bd      	mov	sp, r7
 8010c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c12:	4770      	bx	lr

08010c14 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8010c14:	b480      	push	{r7}
 8010c16:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010c18:	bf00      	nop
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c20:	4770      	bx	lr

08010c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010c22:	b580      	push	{r7, lr}
 8010c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8010c26:	f000 f943 	bl	8010eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010c2a:	bf00      	nop
 8010c2c:	bd80      	pop	{r7, pc}
	...

08010c30 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8010c34:	4802      	ldr	r0, [pc, #8]	@ (8010c40 <USART2_IRQHandler+0x10>)
 8010c36:	f001 fa49 	bl	80120cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8010c3a:	bf00      	nop
 8010c3c:	bd80      	pop	{r7, pc}
 8010c3e:	bf00      	nop
 8010c40:	20000084 	.word	0x20000084

08010c44 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b086      	sub	sp, #24
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	60f8      	str	r0, [r7, #12]
 8010c4c:	60b9      	str	r1, [r7, #8]
 8010c4e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010c50:	2300      	movs	r3, #0
 8010c52:	617b      	str	r3, [r7, #20]
 8010c54:	e00a      	b.n	8010c6c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8010c56:	f3af 8000 	nop.w
 8010c5a:	4601      	mov	r1, r0
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	1c5a      	adds	r2, r3, #1
 8010c60:	60ba      	str	r2, [r7, #8]
 8010c62:	b2ca      	uxtb	r2, r1
 8010c64:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010c66:	697b      	ldr	r3, [r7, #20]
 8010c68:	3301      	adds	r3, #1
 8010c6a:	617b      	str	r3, [r7, #20]
 8010c6c:	697a      	ldr	r2, [r7, #20]
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	429a      	cmp	r2, r3
 8010c72:	dbf0      	blt.n	8010c56 <_read+0x12>
  }

  return len;
 8010c74:	687b      	ldr	r3, [r7, #4]
}
 8010c76:	4618      	mov	r0, r3
 8010c78:	3718      	adds	r7, #24
 8010c7a:	46bd      	mov	sp, r7
 8010c7c:	bd80      	pop	{r7, pc}

08010c7e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8010c7e:	b580      	push	{r7, lr}
 8010c80:	b086      	sub	sp, #24
 8010c82:	af00      	add	r7, sp, #0
 8010c84:	60f8      	str	r0, [r7, #12]
 8010c86:	60b9      	str	r1, [r7, #8]
 8010c88:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	617b      	str	r3, [r7, #20]
 8010c8e:	e009      	b.n	8010ca4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8010c90:	68bb      	ldr	r3, [r7, #8]
 8010c92:	1c5a      	adds	r2, r3, #1
 8010c94:	60ba      	str	r2, [r7, #8]
 8010c96:	781b      	ldrb	r3, [r3, #0]
 8010c98:	4618      	mov	r0, r3
 8010c9a:	f7ff fca5 	bl	80105e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010c9e:	697b      	ldr	r3, [r7, #20]
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	617b      	str	r3, [r7, #20]
 8010ca4:	697a      	ldr	r2, [r7, #20]
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	429a      	cmp	r2, r3
 8010caa:	dbf1      	blt.n	8010c90 <_write+0x12>
  }
  return len;
 8010cac:	687b      	ldr	r3, [r7, #4]
}
 8010cae:	4618      	mov	r0, r3
 8010cb0:	3718      	adds	r7, #24
 8010cb2:	46bd      	mov	sp, r7
 8010cb4:	bd80      	pop	{r7, pc}

08010cb6 <_close>:

int _close(int file)
{
 8010cb6:	b480      	push	{r7}
 8010cb8:	b083      	sub	sp, #12
 8010cba:	af00      	add	r7, sp, #0
 8010cbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8010cbe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	370c      	adds	r7, #12
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ccc:	4770      	bx	lr

08010cce <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010cce:	b480      	push	{r7}
 8010cd0:	b083      	sub	sp, #12
 8010cd2:	af00      	add	r7, sp, #0
 8010cd4:	6078      	str	r0, [r7, #4]
 8010cd6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8010cd8:	683b      	ldr	r3, [r7, #0]
 8010cda:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010cde:	605a      	str	r2, [r3, #4]
  return 0;
 8010ce0:	2300      	movs	r3, #0
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	370c      	adds	r7, #12
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cec:	4770      	bx	lr

08010cee <_isatty>:

int _isatty(int file)
{
 8010cee:	b480      	push	{r7}
 8010cf0:	b083      	sub	sp, #12
 8010cf2:	af00      	add	r7, sp, #0
 8010cf4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8010cf6:	2301      	movs	r3, #1
}
 8010cf8:	4618      	mov	r0, r3
 8010cfa:	370c      	adds	r7, #12
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d02:	4770      	bx	lr

08010d04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010d04:	b480      	push	{r7}
 8010d06:	b085      	sub	sp, #20
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	60f8      	str	r0, [r7, #12]
 8010d0c:	60b9      	str	r1, [r7, #8]
 8010d0e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8010d10:	2300      	movs	r3, #0
}
 8010d12:	4618      	mov	r0, r3
 8010d14:	3714      	adds	r7, #20
 8010d16:	46bd      	mov	sp, r7
 8010d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d1c:	4770      	bx	lr
	...

08010d20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b086      	sub	sp, #24
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8010d28:	4a14      	ldr	r2, [pc, #80]	@ (8010d7c <_sbrk+0x5c>)
 8010d2a:	4b15      	ldr	r3, [pc, #84]	@ (8010d80 <_sbrk+0x60>)
 8010d2c:	1ad3      	subs	r3, r2, r3
 8010d2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8010d30:	697b      	ldr	r3, [r7, #20]
 8010d32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8010d34:	4b13      	ldr	r3, [pc, #76]	@ (8010d84 <_sbrk+0x64>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d102      	bne.n	8010d42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8010d3c:	4b11      	ldr	r3, [pc, #68]	@ (8010d84 <_sbrk+0x64>)
 8010d3e:	4a12      	ldr	r2, [pc, #72]	@ (8010d88 <_sbrk+0x68>)
 8010d40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8010d42:	4b10      	ldr	r3, [pc, #64]	@ (8010d84 <_sbrk+0x64>)
 8010d44:	681a      	ldr	r2, [r3, #0]
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	4413      	add	r3, r2
 8010d4a:	693a      	ldr	r2, [r7, #16]
 8010d4c:	429a      	cmp	r2, r3
 8010d4e:	d207      	bcs.n	8010d60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8010d50:	f002 fb8a 	bl	8013468 <__errno>
 8010d54:	4603      	mov	r3, r0
 8010d56:	220c      	movs	r2, #12
 8010d58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8010d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8010d5e:	e009      	b.n	8010d74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8010d60:	4b08      	ldr	r3, [pc, #32]	@ (8010d84 <_sbrk+0x64>)
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8010d66:	4b07      	ldr	r3, [pc, #28]	@ (8010d84 <_sbrk+0x64>)
 8010d68:	681a      	ldr	r2, [r3, #0]
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	4a05      	ldr	r2, [pc, #20]	@ (8010d84 <_sbrk+0x64>)
 8010d70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8010d72:	68fb      	ldr	r3, [r7, #12]
}
 8010d74:	4618      	mov	r0, r3
 8010d76:	3718      	adds	r7, #24
 8010d78:	46bd      	mov	sp, r7
 8010d7a:	bd80      	pop	{r7, pc}
 8010d7c:	20020000 	.word	0x20020000
 8010d80:	00000400 	.word	0x00000400
 8010d84:	20000150 	.word	0x20000150
 8010d88:	200002a8 	.word	0x200002a8

08010d8c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
  {
 8010d8c:	b480      	push	{r7}
 8010d8e:	af00      	add	r7, sp, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));
 8010d90:	4b07      	ldr	r3, [pc, #28]	@ (8010db0 <SystemInit+0x24>)
 8010d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d96:	4a06      	ldr	r2, [pc, #24]	@ (8010db0 <SystemInit+0x24>)
 8010d98:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010d9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
    SystemInit_ExtMemCtl();
  #endif

    /* APP vector table at 0x08010000 */
    SCB->VTOR = 0x08010000UL;
 8010da0:	4b03      	ldr	r3, [pc, #12]	@ (8010db0 <SystemInit+0x24>)
 8010da2:	4a04      	ldr	r2, [pc, #16]	@ (8010db4 <SystemInit+0x28>)
 8010da4:	609a      	str	r2, [r3, #8]
  }
 8010da6:	bf00      	nop
 8010da8:	46bd      	mov	sp, r7
 8010daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dae:	4770      	bx	lr
 8010db0:	e000ed00 	.word	0xe000ed00
 8010db4:	08010000 	.word	0x08010000

08010db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8010db8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8010df0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8010dbc:	f7ff ffe6 	bl	8010d8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8010dc0:	480c      	ldr	r0, [pc, #48]	@ (8010df4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8010dc2:	490d      	ldr	r1, [pc, #52]	@ (8010df8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8010dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8010dfc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8010dc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8010dc8:	e002      	b.n	8010dd0 <LoopCopyDataInit>

08010dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8010dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8010dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8010dce:	3304      	adds	r3, #4

08010dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8010dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8010dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8010dd4:	d3f9      	bcc.n	8010dca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8010dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8010e00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8010dd8:	4c0a      	ldr	r4, [pc, #40]	@ (8010e04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8010dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8010ddc:	e001      	b.n	8010de2 <LoopFillZerobss>

08010dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8010dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8010de0:	3204      	adds	r2, #4

08010de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8010de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8010de4:	d3fb      	bcc.n	8010dde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8010de6:	f002 fb45 	bl	8013474 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8010dea:	f7ff fcc9 	bl	8010780 <main>
  bx  lr    
 8010dee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8010df0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8010df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8010df8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8010dfc:	08013fcc 	.word	0x08013fcc
  ldr r2, =_sbss
 8010e00:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8010e04:	200002a4 	.word	0x200002a4

08010e08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8010e08:	e7fe      	b.n	8010e08 <ADC_IRQHandler>
	...

08010e0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8010e10:	4b0e      	ldr	r3, [pc, #56]	@ (8010e4c <HAL_Init+0x40>)
 8010e12:	681b      	ldr	r3, [r3, #0]
 8010e14:	4a0d      	ldr	r2, [pc, #52]	@ (8010e4c <HAL_Init+0x40>)
 8010e16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010e1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8010e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8010e4c <HAL_Init+0x40>)
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	4a0a      	ldr	r2, [pc, #40]	@ (8010e4c <HAL_Init+0x40>)
 8010e22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8010e26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010e28:	4b08      	ldr	r3, [pc, #32]	@ (8010e4c <HAL_Init+0x40>)
 8010e2a:	681b      	ldr	r3, [r3, #0]
 8010e2c:	4a07      	ldr	r2, [pc, #28]	@ (8010e4c <HAL_Init+0x40>)
 8010e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010e32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8010e34:	2003      	movs	r0, #3
 8010e36:	f000 f94f 	bl	80110d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8010e3a:	200f      	movs	r0, #15
 8010e3c:	f000 f808 	bl	8010e50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8010e40:	f7ff fe56 	bl	8010af0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8010e44:	2300      	movs	r3, #0
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	bd80      	pop	{r7, pc}
 8010e4a:	bf00      	nop
 8010e4c:	40023c00 	.word	0x40023c00

08010e50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b082      	sub	sp, #8
 8010e54:	af00      	add	r7, sp, #0
 8010e56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8010e58:	4b12      	ldr	r3, [pc, #72]	@ (8010ea4 <HAL_InitTick+0x54>)
 8010e5a:	681a      	ldr	r2, [r3, #0]
 8010e5c:	4b12      	ldr	r3, [pc, #72]	@ (8010ea8 <HAL_InitTick+0x58>)
 8010e5e:	781b      	ldrb	r3, [r3, #0]
 8010e60:	4619      	mov	r1, r3
 8010e62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8010e66:	fbb3 f3f1 	udiv	r3, r3, r1
 8010e6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010e6e:	4618      	mov	r0, r3
 8010e70:	f000 f967 	bl	8011142 <HAL_SYSTICK_Config>
 8010e74:	4603      	mov	r3, r0
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d001      	beq.n	8010e7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8010e7a:	2301      	movs	r3, #1
 8010e7c:	e00e      	b.n	8010e9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	2b0f      	cmp	r3, #15
 8010e82:	d80a      	bhi.n	8010e9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8010e84:	2200      	movs	r2, #0
 8010e86:	6879      	ldr	r1, [r7, #4]
 8010e88:	f04f 30ff 	mov.w	r0, #4294967295
 8010e8c:	f000 f92f 	bl	80110ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8010e90:	4a06      	ldr	r2, [pc, #24]	@ (8010eac <HAL_InitTick+0x5c>)
 8010e92:	687b      	ldr	r3, [r7, #4]
 8010e94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8010e96:	2300      	movs	r3, #0
 8010e98:	e000      	b.n	8010e9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8010e9a:	2301      	movs	r3, #1
}
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	3708      	adds	r7, #8
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}
 8010ea4:	20000000 	.word	0x20000000
 8010ea8:	20000008 	.word	0x20000008
 8010eac:	20000004 	.word	0x20000004

08010eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8010eb0:	b480      	push	{r7}
 8010eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8010eb4:	4b06      	ldr	r3, [pc, #24]	@ (8010ed0 <HAL_IncTick+0x20>)
 8010eb6:	781b      	ldrb	r3, [r3, #0]
 8010eb8:	461a      	mov	r2, r3
 8010eba:	4b06      	ldr	r3, [pc, #24]	@ (8010ed4 <HAL_IncTick+0x24>)
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	4413      	add	r3, r2
 8010ec0:	4a04      	ldr	r2, [pc, #16]	@ (8010ed4 <HAL_IncTick+0x24>)
 8010ec2:	6013      	str	r3, [r2, #0]
}
 8010ec4:	bf00      	nop
 8010ec6:	46bd      	mov	sp, r7
 8010ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ecc:	4770      	bx	lr
 8010ece:	bf00      	nop
 8010ed0:	20000008 	.word	0x20000008
 8010ed4:	20000154 	.word	0x20000154

08010ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010ed8:	b480      	push	{r7}
 8010eda:	af00      	add	r7, sp, #0
  return uwTick;
 8010edc:	4b03      	ldr	r3, [pc, #12]	@ (8010eec <HAL_GetTick+0x14>)
 8010ede:	681b      	ldr	r3, [r3, #0]
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee8:	4770      	bx	lr
 8010eea:	bf00      	nop
 8010eec:	20000154 	.word	0x20000154

08010ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8010ef0:	b580      	push	{r7, lr}
 8010ef2:	b084      	sub	sp, #16
 8010ef4:	af00      	add	r7, sp, #0
 8010ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8010ef8:	f7ff ffee 	bl	8010ed8 <HAL_GetTick>
 8010efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f08:	d005      	beq.n	8010f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8010f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8010f34 <HAL_Delay+0x44>)
 8010f0c:	781b      	ldrb	r3, [r3, #0]
 8010f0e:	461a      	mov	r2, r3
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	4413      	add	r3, r2
 8010f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8010f16:	bf00      	nop
 8010f18:	f7ff ffde 	bl	8010ed8 <HAL_GetTick>
 8010f1c:	4602      	mov	r2, r0
 8010f1e:	68bb      	ldr	r3, [r7, #8]
 8010f20:	1ad3      	subs	r3, r2, r3
 8010f22:	68fa      	ldr	r2, [r7, #12]
 8010f24:	429a      	cmp	r2, r3
 8010f26:	d8f7      	bhi.n	8010f18 <HAL_Delay+0x28>
  {
  }
}
 8010f28:	bf00      	nop
 8010f2a:	bf00      	nop
 8010f2c:	3710      	adds	r7, #16
 8010f2e:	46bd      	mov	sp, r7
 8010f30:	bd80      	pop	{r7, pc}
 8010f32:	bf00      	nop
 8010f34:	20000008 	.word	0x20000008

08010f38 <__NVIC_SetPriorityGrouping>:
{
 8010f38:	b480      	push	{r7}
 8010f3a:	b085      	sub	sp, #20
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	f003 0307 	and.w	r3, r3, #7
 8010f46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8010f48:	4b0c      	ldr	r3, [pc, #48]	@ (8010f7c <__NVIC_SetPriorityGrouping+0x44>)
 8010f4a:	68db      	ldr	r3, [r3, #12]
 8010f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8010f4e:	68ba      	ldr	r2, [r7, #8]
 8010f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8010f54:	4013      	ands	r3, r2
 8010f56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8010f5c:	68bb      	ldr	r3, [r7, #8]
 8010f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8010f60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8010f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8010f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8010f6a:	4a04      	ldr	r2, [pc, #16]	@ (8010f7c <__NVIC_SetPriorityGrouping+0x44>)
 8010f6c:	68bb      	ldr	r3, [r7, #8]
 8010f6e:	60d3      	str	r3, [r2, #12]
}
 8010f70:	bf00      	nop
 8010f72:	3714      	adds	r7, #20
 8010f74:	46bd      	mov	sp, r7
 8010f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f7a:	4770      	bx	lr
 8010f7c:	e000ed00 	.word	0xe000ed00

08010f80 <__NVIC_GetPriorityGrouping>:
{
 8010f80:	b480      	push	{r7}
 8010f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8010f84:	4b04      	ldr	r3, [pc, #16]	@ (8010f98 <__NVIC_GetPriorityGrouping+0x18>)
 8010f86:	68db      	ldr	r3, [r3, #12]
 8010f88:	0a1b      	lsrs	r3, r3, #8
 8010f8a:	f003 0307 	and.w	r3, r3, #7
}
 8010f8e:	4618      	mov	r0, r3
 8010f90:	46bd      	mov	sp, r7
 8010f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f96:	4770      	bx	lr
 8010f98:	e000ed00 	.word	0xe000ed00

08010f9c <__NVIC_EnableIRQ>:
{
 8010f9c:	b480      	push	{r7}
 8010f9e:	b083      	sub	sp, #12
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	db0b      	blt.n	8010fc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010fae:	79fb      	ldrb	r3, [r7, #7]
 8010fb0:	f003 021f 	and.w	r2, r3, #31
 8010fb4:	4907      	ldr	r1, [pc, #28]	@ (8010fd4 <__NVIC_EnableIRQ+0x38>)
 8010fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010fba:	095b      	lsrs	r3, r3, #5
 8010fbc:	2001      	movs	r0, #1
 8010fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8010fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8010fc6:	bf00      	nop
 8010fc8:	370c      	adds	r7, #12
 8010fca:	46bd      	mov	sp, r7
 8010fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd0:	4770      	bx	lr
 8010fd2:	bf00      	nop
 8010fd4:	e000e100 	.word	0xe000e100

08010fd8 <__NVIC_SetPriority>:
{
 8010fd8:	b480      	push	{r7}
 8010fda:	b083      	sub	sp, #12
 8010fdc:	af00      	add	r7, sp, #0
 8010fde:	4603      	mov	r3, r0
 8010fe0:	6039      	str	r1, [r7, #0]
 8010fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	db0a      	blt.n	8011002 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010fec:	683b      	ldr	r3, [r7, #0]
 8010fee:	b2da      	uxtb	r2, r3
 8010ff0:	490c      	ldr	r1, [pc, #48]	@ (8011024 <__NVIC_SetPriority+0x4c>)
 8010ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010ff6:	0112      	lsls	r2, r2, #4
 8010ff8:	b2d2      	uxtb	r2, r2
 8010ffa:	440b      	add	r3, r1
 8010ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8011000:	e00a      	b.n	8011018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011002:	683b      	ldr	r3, [r7, #0]
 8011004:	b2da      	uxtb	r2, r3
 8011006:	4908      	ldr	r1, [pc, #32]	@ (8011028 <__NVIC_SetPriority+0x50>)
 8011008:	79fb      	ldrb	r3, [r7, #7]
 801100a:	f003 030f 	and.w	r3, r3, #15
 801100e:	3b04      	subs	r3, #4
 8011010:	0112      	lsls	r2, r2, #4
 8011012:	b2d2      	uxtb	r2, r2
 8011014:	440b      	add	r3, r1
 8011016:	761a      	strb	r2, [r3, #24]
}
 8011018:	bf00      	nop
 801101a:	370c      	adds	r7, #12
 801101c:	46bd      	mov	sp, r7
 801101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011022:	4770      	bx	lr
 8011024:	e000e100 	.word	0xe000e100
 8011028:	e000ed00 	.word	0xe000ed00

0801102c <NVIC_EncodePriority>:
{
 801102c:	b480      	push	{r7}
 801102e:	b089      	sub	sp, #36	@ 0x24
 8011030:	af00      	add	r7, sp, #0
 8011032:	60f8      	str	r0, [r7, #12]
 8011034:	60b9      	str	r1, [r7, #8]
 8011036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	f003 0307 	and.w	r3, r3, #7
 801103e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8011040:	69fb      	ldr	r3, [r7, #28]
 8011042:	f1c3 0307 	rsb	r3, r3, #7
 8011046:	2b04      	cmp	r3, #4
 8011048:	bf28      	it	cs
 801104a:	2304      	movcs	r3, #4
 801104c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801104e:	69fb      	ldr	r3, [r7, #28]
 8011050:	3304      	adds	r3, #4
 8011052:	2b06      	cmp	r3, #6
 8011054:	d902      	bls.n	801105c <NVIC_EncodePriority+0x30>
 8011056:	69fb      	ldr	r3, [r7, #28]
 8011058:	3b03      	subs	r3, #3
 801105a:	e000      	b.n	801105e <NVIC_EncodePriority+0x32>
 801105c:	2300      	movs	r3, #0
 801105e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011060:	f04f 32ff 	mov.w	r2, #4294967295
 8011064:	69bb      	ldr	r3, [r7, #24]
 8011066:	fa02 f303 	lsl.w	r3, r2, r3
 801106a:	43da      	mvns	r2, r3
 801106c:	68bb      	ldr	r3, [r7, #8]
 801106e:	401a      	ands	r2, r3
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8011074:	f04f 31ff 	mov.w	r1, #4294967295
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	fa01 f303 	lsl.w	r3, r1, r3
 801107e:	43d9      	mvns	r1, r3
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8011084:	4313      	orrs	r3, r2
}
 8011086:	4618      	mov	r0, r3
 8011088:	3724      	adds	r7, #36	@ 0x24
 801108a:	46bd      	mov	sp, r7
 801108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011090:	4770      	bx	lr
	...

08011094 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8011094:	b580      	push	{r7, lr}
 8011096:	b082      	sub	sp, #8
 8011098:	af00      	add	r7, sp, #0
 801109a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	3b01      	subs	r3, #1
 80110a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80110a4:	d301      	bcc.n	80110aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80110a6:	2301      	movs	r3, #1
 80110a8:	e00f      	b.n	80110ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80110aa:	4a0a      	ldr	r2, [pc, #40]	@ (80110d4 <SysTick_Config+0x40>)
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	3b01      	subs	r3, #1
 80110b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80110b2:	210f      	movs	r1, #15
 80110b4:	f04f 30ff 	mov.w	r0, #4294967295
 80110b8:	f7ff ff8e 	bl	8010fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80110bc:	4b05      	ldr	r3, [pc, #20]	@ (80110d4 <SysTick_Config+0x40>)
 80110be:	2200      	movs	r2, #0
 80110c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80110c2:	4b04      	ldr	r3, [pc, #16]	@ (80110d4 <SysTick_Config+0x40>)
 80110c4:	2207      	movs	r2, #7
 80110c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80110c8:	2300      	movs	r3, #0
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3708      	adds	r7, #8
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
 80110d2:	bf00      	nop
 80110d4:	e000e010 	.word	0xe000e010

080110d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b082      	sub	sp, #8
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80110e0:	6878      	ldr	r0, [r7, #4]
 80110e2:	f7ff ff29 	bl	8010f38 <__NVIC_SetPriorityGrouping>
}
 80110e6:	bf00      	nop
 80110e8:	3708      	adds	r7, #8
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}

080110ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80110ee:	b580      	push	{r7, lr}
 80110f0:	b086      	sub	sp, #24
 80110f2:	af00      	add	r7, sp, #0
 80110f4:	4603      	mov	r3, r0
 80110f6:	60b9      	str	r1, [r7, #8]
 80110f8:	607a      	str	r2, [r7, #4]
 80110fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80110fc:	2300      	movs	r3, #0
 80110fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8011100:	f7ff ff3e 	bl	8010f80 <__NVIC_GetPriorityGrouping>
 8011104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8011106:	687a      	ldr	r2, [r7, #4]
 8011108:	68b9      	ldr	r1, [r7, #8]
 801110a:	6978      	ldr	r0, [r7, #20]
 801110c:	f7ff ff8e 	bl	801102c <NVIC_EncodePriority>
 8011110:	4602      	mov	r2, r0
 8011112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011116:	4611      	mov	r1, r2
 8011118:	4618      	mov	r0, r3
 801111a:	f7ff ff5d 	bl	8010fd8 <__NVIC_SetPriority>
}
 801111e:	bf00      	nop
 8011120:	3718      	adds	r7, #24
 8011122:	46bd      	mov	sp, r7
 8011124:	bd80      	pop	{r7, pc}

08011126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8011126:	b580      	push	{r7, lr}
 8011128:	b082      	sub	sp, #8
 801112a:	af00      	add	r7, sp, #0
 801112c:	4603      	mov	r3, r0
 801112e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8011130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011134:	4618      	mov	r0, r3
 8011136:	f7ff ff31 	bl	8010f9c <__NVIC_EnableIRQ>
}
 801113a:	bf00      	nop
 801113c:	3708      	adds	r7, #8
 801113e:	46bd      	mov	sp, r7
 8011140:	bd80      	pop	{r7, pc}

08011142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8011142:	b580      	push	{r7, lr}
 8011144:	b082      	sub	sp, #8
 8011146:	af00      	add	r7, sp, #0
 8011148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f7ff ffa2 	bl	8011094 <SysTick_Config>
 8011150:	4603      	mov	r3, r0
}
 8011152:	4618      	mov	r0, r3
 8011154:	3708      	adds	r7, #8
 8011156:	46bd      	mov	sp, r7
 8011158:	bd80      	pop	{r7, pc}

0801115a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801115a:	b580      	push	{r7, lr}
 801115c:	b084      	sub	sp, #16
 801115e:	af00      	add	r7, sp, #0
 8011160:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011166:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8011168:	f7ff feb6 	bl	8010ed8 <HAL_GetTick>
 801116c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8011174:	b2db      	uxtb	r3, r3
 8011176:	2b02      	cmp	r3, #2
 8011178:	d008      	beq.n	801118c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	2280      	movs	r2, #128	@ 0x80
 801117e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	2200      	movs	r2, #0
 8011184:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8011188:	2301      	movs	r3, #1
 801118a:	e052      	b.n	8011232 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	681a      	ldr	r2, [r3, #0]
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	681b      	ldr	r3, [r3, #0]
 8011196:	f022 0216 	bic.w	r2, r2, #22
 801119a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	695a      	ldr	r2, [r3, #20]
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80111aa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d103      	bne.n	80111bc <HAL_DMA_Abort+0x62>
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d007      	beq.n	80111cc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	681a      	ldr	r2, [r3, #0]
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	681b      	ldr	r3, [r3, #0]
 80111c6:	f022 0208 	bic.w	r2, r2, #8
 80111ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	681a      	ldr	r2, [r3, #0]
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	f022 0201 	bic.w	r2, r2, #1
 80111da:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80111dc:	e013      	b.n	8011206 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80111de:	f7ff fe7b 	bl	8010ed8 <HAL_GetTick>
 80111e2:	4602      	mov	r2, r0
 80111e4:	68bb      	ldr	r3, [r7, #8]
 80111e6:	1ad3      	subs	r3, r2, r3
 80111e8:	2b05      	cmp	r3, #5
 80111ea:	d90c      	bls.n	8011206 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	2220      	movs	r2, #32
 80111f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	2203      	movs	r2, #3
 80111f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	2200      	movs	r2, #0
 80111fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8011202:	2303      	movs	r3, #3
 8011204:	e015      	b.n	8011232 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	681b      	ldr	r3, [r3, #0]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	f003 0301 	and.w	r3, r3, #1
 8011210:	2b00      	cmp	r3, #0
 8011212:	d1e4      	bne.n	80111de <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011218:	223f      	movs	r2, #63	@ 0x3f
 801121a:	409a      	lsls	r2, r3
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8011220:	687b      	ldr	r3, [r7, #4]
 8011222:	2201      	movs	r2, #1
 8011224:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	2200      	movs	r2, #0
 801122c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8011230:	2300      	movs	r3, #0
}
 8011232:	4618      	mov	r0, r3
 8011234:	3710      	adds	r7, #16
 8011236:	46bd      	mov	sp, r7
 8011238:	bd80      	pop	{r7, pc}

0801123a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801123a:	b480      	push	{r7}
 801123c:	b083      	sub	sp, #12
 801123e:	af00      	add	r7, sp, #0
 8011240:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8011242:	687b      	ldr	r3, [r7, #4]
 8011244:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8011248:	b2db      	uxtb	r3, r3
 801124a:	2b02      	cmp	r3, #2
 801124c:	d004      	beq.n	8011258 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801124e:	687b      	ldr	r3, [r7, #4]
 8011250:	2280      	movs	r2, #128	@ 0x80
 8011252:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8011254:	2301      	movs	r3, #1
 8011256:	e00c      	b.n	8011272 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8011258:	687b      	ldr	r3, [r7, #4]
 801125a:	2205      	movs	r2, #5
 801125c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	681a      	ldr	r2, [r3, #0]
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	f022 0201 	bic.w	r2, r2, #1
 801126e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8011270:	2300      	movs	r3, #0
}
 8011272:	4618      	mov	r0, r3
 8011274:	370c      	adds	r7, #12
 8011276:	46bd      	mov	sp, r7
 8011278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127c:	4770      	bx	lr
	...

08011280 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011280:	b480      	push	{r7}
 8011282:	b089      	sub	sp, #36	@ 0x24
 8011284:	af00      	add	r7, sp, #0
 8011286:	6078      	str	r0, [r7, #4]
 8011288:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 801128a:	2300      	movs	r3, #0
 801128c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 801128e:	2300      	movs	r3, #0
 8011290:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8011292:	2300      	movs	r3, #0
 8011294:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8011296:	2300      	movs	r3, #0
 8011298:	61fb      	str	r3, [r7, #28]
 801129a:	e16b      	b.n	8011574 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 801129c:	2201      	movs	r2, #1
 801129e:	69fb      	ldr	r3, [r7, #28]
 80112a0:	fa02 f303 	lsl.w	r3, r2, r3
 80112a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80112a6:	683b      	ldr	r3, [r7, #0]
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	697a      	ldr	r2, [r7, #20]
 80112ac:	4013      	ands	r3, r2
 80112ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80112b0:	693a      	ldr	r2, [r7, #16]
 80112b2:	697b      	ldr	r3, [r7, #20]
 80112b4:	429a      	cmp	r2, r3
 80112b6:	f040 815a 	bne.w	801156e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	685b      	ldr	r3, [r3, #4]
 80112be:	f003 0303 	and.w	r3, r3, #3
 80112c2:	2b01      	cmp	r3, #1
 80112c4:	d005      	beq.n	80112d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80112c6:	683b      	ldr	r3, [r7, #0]
 80112c8:	685b      	ldr	r3, [r3, #4]
 80112ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80112ce:	2b02      	cmp	r3, #2
 80112d0:	d130      	bne.n	8011334 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	689b      	ldr	r3, [r3, #8]
 80112d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80112d8:	69fb      	ldr	r3, [r7, #28]
 80112da:	005b      	lsls	r3, r3, #1
 80112dc:	2203      	movs	r2, #3
 80112de:	fa02 f303 	lsl.w	r3, r2, r3
 80112e2:	43db      	mvns	r3, r3
 80112e4:	69ba      	ldr	r2, [r7, #24]
 80112e6:	4013      	ands	r3, r2
 80112e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80112ea:	683b      	ldr	r3, [r7, #0]
 80112ec:	68da      	ldr	r2, [r3, #12]
 80112ee:	69fb      	ldr	r3, [r7, #28]
 80112f0:	005b      	lsls	r3, r3, #1
 80112f2:	fa02 f303 	lsl.w	r3, r2, r3
 80112f6:	69ba      	ldr	r2, [r7, #24]
 80112f8:	4313      	orrs	r3, r2
 80112fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	69ba      	ldr	r2, [r7, #24]
 8011300:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	685b      	ldr	r3, [r3, #4]
 8011306:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8011308:	2201      	movs	r2, #1
 801130a:	69fb      	ldr	r3, [r7, #28]
 801130c:	fa02 f303 	lsl.w	r3, r2, r3
 8011310:	43db      	mvns	r3, r3
 8011312:	69ba      	ldr	r2, [r7, #24]
 8011314:	4013      	ands	r3, r2
 8011316:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8011318:	683b      	ldr	r3, [r7, #0]
 801131a:	685b      	ldr	r3, [r3, #4]
 801131c:	091b      	lsrs	r3, r3, #4
 801131e:	f003 0201 	and.w	r2, r3, #1
 8011322:	69fb      	ldr	r3, [r7, #28]
 8011324:	fa02 f303 	lsl.w	r3, r2, r3
 8011328:	69ba      	ldr	r2, [r7, #24]
 801132a:	4313      	orrs	r3, r2
 801132c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	69ba      	ldr	r2, [r7, #24]
 8011332:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	685b      	ldr	r3, [r3, #4]
 8011338:	f003 0303 	and.w	r3, r3, #3
 801133c:	2b03      	cmp	r3, #3
 801133e:	d017      	beq.n	8011370 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	68db      	ldr	r3, [r3, #12]
 8011344:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	005b      	lsls	r3, r3, #1
 801134a:	2203      	movs	r2, #3
 801134c:	fa02 f303 	lsl.w	r3, r2, r3
 8011350:	43db      	mvns	r3, r3
 8011352:	69ba      	ldr	r2, [r7, #24]
 8011354:	4013      	ands	r3, r2
 8011356:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8011358:	683b      	ldr	r3, [r7, #0]
 801135a:	689a      	ldr	r2, [r3, #8]
 801135c:	69fb      	ldr	r3, [r7, #28]
 801135e:	005b      	lsls	r3, r3, #1
 8011360:	fa02 f303 	lsl.w	r3, r2, r3
 8011364:	69ba      	ldr	r2, [r7, #24]
 8011366:	4313      	orrs	r3, r2
 8011368:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 801136a:	687b      	ldr	r3, [r7, #4]
 801136c:	69ba      	ldr	r2, [r7, #24]
 801136e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8011370:	683b      	ldr	r3, [r7, #0]
 8011372:	685b      	ldr	r3, [r3, #4]
 8011374:	f003 0303 	and.w	r3, r3, #3
 8011378:	2b02      	cmp	r3, #2
 801137a:	d123      	bne.n	80113c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801137c:	69fb      	ldr	r3, [r7, #28]
 801137e:	08da      	lsrs	r2, r3, #3
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	3208      	adds	r2, #8
 8011384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011388:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 801138a:	69fb      	ldr	r3, [r7, #28]
 801138c:	f003 0307 	and.w	r3, r3, #7
 8011390:	009b      	lsls	r3, r3, #2
 8011392:	220f      	movs	r2, #15
 8011394:	fa02 f303 	lsl.w	r3, r2, r3
 8011398:	43db      	mvns	r3, r3
 801139a:	69ba      	ldr	r2, [r7, #24]
 801139c:	4013      	ands	r3, r2
 801139e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80113a0:	683b      	ldr	r3, [r7, #0]
 80113a2:	691a      	ldr	r2, [r3, #16]
 80113a4:	69fb      	ldr	r3, [r7, #28]
 80113a6:	f003 0307 	and.w	r3, r3, #7
 80113aa:	009b      	lsls	r3, r3, #2
 80113ac:	fa02 f303 	lsl.w	r3, r2, r3
 80113b0:	69ba      	ldr	r2, [r7, #24]
 80113b2:	4313      	orrs	r3, r2
 80113b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80113b6:	69fb      	ldr	r3, [r7, #28]
 80113b8:	08da      	lsrs	r2, r3, #3
 80113ba:	687b      	ldr	r3, [r7, #4]
 80113bc:	3208      	adds	r2, #8
 80113be:	69b9      	ldr	r1, [r7, #24]
 80113c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80113ca:	69fb      	ldr	r3, [r7, #28]
 80113cc:	005b      	lsls	r3, r3, #1
 80113ce:	2203      	movs	r2, #3
 80113d0:	fa02 f303 	lsl.w	r3, r2, r3
 80113d4:	43db      	mvns	r3, r3
 80113d6:	69ba      	ldr	r2, [r7, #24]
 80113d8:	4013      	ands	r3, r2
 80113da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80113dc:	683b      	ldr	r3, [r7, #0]
 80113de:	685b      	ldr	r3, [r3, #4]
 80113e0:	f003 0203 	and.w	r2, r3, #3
 80113e4:	69fb      	ldr	r3, [r7, #28]
 80113e6:	005b      	lsls	r3, r3, #1
 80113e8:	fa02 f303 	lsl.w	r3, r2, r3
 80113ec:	69ba      	ldr	r2, [r7, #24]
 80113ee:	4313      	orrs	r3, r2
 80113f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	69ba      	ldr	r2, [r7, #24]
 80113f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80113f8:	683b      	ldr	r3, [r7, #0]
 80113fa:	685b      	ldr	r3, [r3, #4]
 80113fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8011400:	2b00      	cmp	r3, #0
 8011402:	f000 80b4 	beq.w	801156e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8011406:	2300      	movs	r3, #0
 8011408:	60fb      	str	r3, [r7, #12]
 801140a:	4b60      	ldr	r3, [pc, #384]	@ (801158c <HAL_GPIO_Init+0x30c>)
 801140c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801140e:	4a5f      	ldr	r2, [pc, #380]	@ (801158c <HAL_GPIO_Init+0x30c>)
 8011410:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8011414:	6453      	str	r3, [r2, #68]	@ 0x44
 8011416:	4b5d      	ldr	r3, [pc, #372]	@ (801158c <HAL_GPIO_Init+0x30c>)
 8011418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801141a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801141e:	60fb      	str	r3, [r7, #12]
 8011420:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8011422:	4a5b      	ldr	r2, [pc, #364]	@ (8011590 <HAL_GPIO_Init+0x310>)
 8011424:	69fb      	ldr	r3, [r7, #28]
 8011426:	089b      	lsrs	r3, r3, #2
 8011428:	3302      	adds	r3, #2
 801142a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801142e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8011430:	69fb      	ldr	r3, [r7, #28]
 8011432:	f003 0303 	and.w	r3, r3, #3
 8011436:	009b      	lsls	r3, r3, #2
 8011438:	220f      	movs	r2, #15
 801143a:	fa02 f303 	lsl.w	r3, r2, r3
 801143e:	43db      	mvns	r3, r3
 8011440:	69ba      	ldr	r2, [r7, #24]
 8011442:	4013      	ands	r3, r2
 8011444:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	4a52      	ldr	r2, [pc, #328]	@ (8011594 <HAL_GPIO_Init+0x314>)
 801144a:	4293      	cmp	r3, r2
 801144c:	d02b      	beq.n	80114a6 <HAL_GPIO_Init+0x226>
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	4a51      	ldr	r2, [pc, #324]	@ (8011598 <HAL_GPIO_Init+0x318>)
 8011452:	4293      	cmp	r3, r2
 8011454:	d025      	beq.n	80114a2 <HAL_GPIO_Init+0x222>
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	4a50      	ldr	r2, [pc, #320]	@ (801159c <HAL_GPIO_Init+0x31c>)
 801145a:	4293      	cmp	r3, r2
 801145c:	d01f      	beq.n	801149e <HAL_GPIO_Init+0x21e>
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	4a4f      	ldr	r2, [pc, #316]	@ (80115a0 <HAL_GPIO_Init+0x320>)
 8011462:	4293      	cmp	r3, r2
 8011464:	d019      	beq.n	801149a <HAL_GPIO_Init+0x21a>
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	4a4e      	ldr	r2, [pc, #312]	@ (80115a4 <HAL_GPIO_Init+0x324>)
 801146a:	4293      	cmp	r3, r2
 801146c:	d013      	beq.n	8011496 <HAL_GPIO_Init+0x216>
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	4a4d      	ldr	r2, [pc, #308]	@ (80115a8 <HAL_GPIO_Init+0x328>)
 8011472:	4293      	cmp	r3, r2
 8011474:	d00d      	beq.n	8011492 <HAL_GPIO_Init+0x212>
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	4a4c      	ldr	r2, [pc, #304]	@ (80115ac <HAL_GPIO_Init+0x32c>)
 801147a:	4293      	cmp	r3, r2
 801147c:	d007      	beq.n	801148e <HAL_GPIO_Init+0x20e>
 801147e:	687b      	ldr	r3, [r7, #4]
 8011480:	4a4b      	ldr	r2, [pc, #300]	@ (80115b0 <HAL_GPIO_Init+0x330>)
 8011482:	4293      	cmp	r3, r2
 8011484:	d101      	bne.n	801148a <HAL_GPIO_Init+0x20a>
 8011486:	2307      	movs	r3, #7
 8011488:	e00e      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 801148a:	2308      	movs	r3, #8
 801148c:	e00c      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 801148e:	2306      	movs	r3, #6
 8011490:	e00a      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 8011492:	2305      	movs	r3, #5
 8011494:	e008      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 8011496:	2304      	movs	r3, #4
 8011498:	e006      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 801149a:	2303      	movs	r3, #3
 801149c:	e004      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 801149e:	2302      	movs	r3, #2
 80114a0:	e002      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 80114a2:	2301      	movs	r3, #1
 80114a4:	e000      	b.n	80114a8 <HAL_GPIO_Init+0x228>
 80114a6:	2300      	movs	r3, #0
 80114a8:	69fa      	ldr	r2, [r7, #28]
 80114aa:	f002 0203 	and.w	r2, r2, #3
 80114ae:	0092      	lsls	r2, r2, #2
 80114b0:	4093      	lsls	r3, r2
 80114b2:	69ba      	ldr	r2, [r7, #24]
 80114b4:	4313      	orrs	r3, r2
 80114b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80114b8:	4935      	ldr	r1, [pc, #212]	@ (8011590 <HAL_GPIO_Init+0x310>)
 80114ba:	69fb      	ldr	r3, [r7, #28]
 80114bc:	089b      	lsrs	r3, r3, #2
 80114be:	3302      	adds	r3, #2
 80114c0:	69ba      	ldr	r2, [r7, #24]
 80114c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80114c6:	4b3b      	ldr	r3, [pc, #236]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 80114c8:	689b      	ldr	r3, [r3, #8]
 80114ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80114cc:	693b      	ldr	r3, [r7, #16]
 80114ce:	43db      	mvns	r3, r3
 80114d0:	69ba      	ldr	r2, [r7, #24]
 80114d2:	4013      	ands	r3, r2
 80114d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80114d6:	683b      	ldr	r3, [r7, #0]
 80114d8:	685b      	ldr	r3, [r3, #4]
 80114da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d003      	beq.n	80114ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80114e2:	69ba      	ldr	r2, [r7, #24]
 80114e4:	693b      	ldr	r3, [r7, #16]
 80114e6:	4313      	orrs	r3, r2
 80114e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80114ea:	4a32      	ldr	r2, [pc, #200]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 80114ec:	69bb      	ldr	r3, [r7, #24]
 80114ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80114f0:	4b30      	ldr	r3, [pc, #192]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 80114f2:	68db      	ldr	r3, [r3, #12]
 80114f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80114f6:	693b      	ldr	r3, [r7, #16]
 80114f8:	43db      	mvns	r3, r3
 80114fa:	69ba      	ldr	r2, [r7, #24]
 80114fc:	4013      	ands	r3, r2
 80114fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8011500:	683b      	ldr	r3, [r7, #0]
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011508:	2b00      	cmp	r3, #0
 801150a:	d003      	beq.n	8011514 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 801150c:	69ba      	ldr	r2, [r7, #24]
 801150e:	693b      	ldr	r3, [r7, #16]
 8011510:	4313      	orrs	r3, r2
 8011512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8011514:	4a27      	ldr	r2, [pc, #156]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 8011516:	69bb      	ldr	r3, [r7, #24]
 8011518:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 801151a:	4b26      	ldr	r3, [pc, #152]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 801151c:	685b      	ldr	r3, [r3, #4]
 801151e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8011520:	693b      	ldr	r3, [r7, #16]
 8011522:	43db      	mvns	r3, r3
 8011524:	69ba      	ldr	r2, [r7, #24]
 8011526:	4013      	ands	r3, r2
 8011528:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 801152a:	683b      	ldr	r3, [r7, #0]
 801152c:	685b      	ldr	r3, [r3, #4]
 801152e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011532:	2b00      	cmp	r3, #0
 8011534:	d003      	beq.n	801153e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8011536:	69ba      	ldr	r2, [r7, #24]
 8011538:	693b      	ldr	r3, [r7, #16]
 801153a:	4313      	orrs	r3, r2
 801153c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 801153e:	4a1d      	ldr	r2, [pc, #116]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 8011540:	69bb      	ldr	r3, [r7, #24]
 8011542:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8011544:	4b1b      	ldr	r3, [pc, #108]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 8011546:	681b      	ldr	r3, [r3, #0]
 8011548:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 801154a:	693b      	ldr	r3, [r7, #16]
 801154c:	43db      	mvns	r3, r3
 801154e:	69ba      	ldr	r2, [r7, #24]
 8011550:	4013      	ands	r3, r2
 8011552:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	685b      	ldr	r3, [r3, #4]
 8011558:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801155c:	2b00      	cmp	r3, #0
 801155e:	d003      	beq.n	8011568 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8011560:	69ba      	ldr	r2, [r7, #24]
 8011562:	693b      	ldr	r3, [r7, #16]
 8011564:	4313      	orrs	r3, r2
 8011566:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8011568:	4a12      	ldr	r2, [pc, #72]	@ (80115b4 <HAL_GPIO_Init+0x334>)
 801156a:	69bb      	ldr	r3, [r7, #24]
 801156c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 801156e:	69fb      	ldr	r3, [r7, #28]
 8011570:	3301      	adds	r3, #1
 8011572:	61fb      	str	r3, [r7, #28]
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	2b0f      	cmp	r3, #15
 8011578:	f67f ae90 	bls.w	801129c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 801157c:	bf00      	nop
 801157e:	bf00      	nop
 8011580:	3724      	adds	r7, #36	@ 0x24
 8011582:	46bd      	mov	sp, r7
 8011584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011588:	4770      	bx	lr
 801158a:	bf00      	nop
 801158c:	40023800 	.word	0x40023800
 8011590:	40013800 	.word	0x40013800
 8011594:	40020000 	.word	0x40020000
 8011598:	40020400 	.word	0x40020400
 801159c:	40020800 	.word	0x40020800
 80115a0:	40020c00 	.word	0x40020c00
 80115a4:	40021000 	.word	0x40021000
 80115a8:	40021400 	.word	0x40021400
 80115ac:	40021800 	.word	0x40021800
 80115b0:	40021c00 	.word	0x40021c00
 80115b4:	40013c00 	.word	0x40013c00

080115b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80115b8:	b480      	push	{r7}
 80115ba:	b085      	sub	sp, #20
 80115bc:	af00      	add	r7, sp, #0
 80115be:	6078      	str	r0, [r7, #4]
 80115c0:	460b      	mov	r3, r1
 80115c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	691a      	ldr	r2, [r3, #16]
 80115c8:	887b      	ldrh	r3, [r7, #2]
 80115ca:	4013      	ands	r3, r2
 80115cc:	2b00      	cmp	r3, #0
 80115ce:	d002      	beq.n	80115d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80115d0:	2301      	movs	r3, #1
 80115d2:	73fb      	strb	r3, [r7, #15]
 80115d4:	e001      	b.n	80115da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80115d6:	2300      	movs	r3, #0
 80115d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80115da:	7bfb      	ldrb	r3, [r7, #15]
}
 80115dc:	4618      	mov	r0, r3
 80115de:	3714      	adds	r7, #20
 80115e0:	46bd      	mov	sp, r7
 80115e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e6:	4770      	bx	lr

080115e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80115e8:	b480      	push	{r7}
 80115ea:	b083      	sub	sp, #12
 80115ec:	af00      	add	r7, sp, #0
 80115ee:	6078      	str	r0, [r7, #4]
 80115f0:	460b      	mov	r3, r1
 80115f2:	807b      	strh	r3, [r7, #2]
 80115f4:	4613      	mov	r3, r2
 80115f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80115f8:	787b      	ldrb	r3, [r7, #1]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d003      	beq.n	8011606 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80115fe:	887a      	ldrh	r2, [r7, #2]
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8011604:	e003      	b.n	801160e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8011606:	887b      	ldrh	r3, [r7, #2]
 8011608:	041a      	lsls	r2, r3, #16
 801160a:	687b      	ldr	r3, [r7, #4]
 801160c:	619a      	str	r2, [r3, #24]
}
 801160e:	bf00      	nop
 8011610:	370c      	adds	r7, #12
 8011612:	46bd      	mov	sp, r7
 8011614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011618:	4770      	bx	lr
	...

0801161c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b086      	sub	sp, #24
 8011620:	af00      	add	r7, sp, #0
 8011622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d101      	bne.n	801162e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 801162a:	2301      	movs	r3, #1
 801162c:	e267      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	f003 0301 	and.w	r3, r3, #1
 8011636:	2b00      	cmp	r3, #0
 8011638:	d075      	beq.n	8011726 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 801163a:	4b88      	ldr	r3, [pc, #544]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 801163c:	689b      	ldr	r3, [r3, #8]
 801163e:	f003 030c 	and.w	r3, r3, #12
 8011642:	2b04      	cmp	r3, #4
 8011644:	d00c      	beq.n	8011660 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011646:	4b85      	ldr	r3, [pc, #532]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011648:	689b      	ldr	r3, [r3, #8]
 801164a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 801164e:	2b08      	cmp	r3, #8
 8011650:	d112      	bne.n	8011678 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8011652:	4b82      	ldr	r3, [pc, #520]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011654:	685b      	ldr	r3, [r3, #4]
 8011656:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801165a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 801165e:	d10b      	bne.n	8011678 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011660:	4b7e      	ldr	r3, [pc, #504]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011668:	2b00      	cmp	r3, #0
 801166a:	d05b      	beq.n	8011724 <HAL_RCC_OscConfig+0x108>
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	685b      	ldr	r3, [r3, #4]
 8011670:	2b00      	cmp	r3, #0
 8011672:	d157      	bne.n	8011724 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8011674:	2301      	movs	r3, #1
 8011676:	e242      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	685b      	ldr	r3, [r3, #4]
 801167c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011680:	d106      	bne.n	8011690 <HAL_RCC_OscConfig+0x74>
 8011682:	4b76      	ldr	r3, [pc, #472]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	4a75      	ldr	r2, [pc, #468]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011688:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801168c:	6013      	str	r3, [r2, #0]
 801168e:	e01d      	b.n	80116cc <HAL_RCC_OscConfig+0xb0>
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	685b      	ldr	r3, [r3, #4]
 8011694:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8011698:	d10c      	bne.n	80116b4 <HAL_RCC_OscConfig+0x98>
 801169a:	4b70      	ldr	r3, [pc, #448]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	4a6f      	ldr	r2, [pc, #444]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80116a4:	6013      	str	r3, [r2, #0]
 80116a6:	4b6d      	ldr	r3, [pc, #436]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	4a6c      	ldr	r2, [pc, #432]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80116b0:	6013      	str	r3, [r2, #0]
 80116b2:	e00b      	b.n	80116cc <HAL_RCC_OscConfig+0xb0>
 80116b4:	4b69      	ldr	r3, [pc, #420]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	4a68      	ldr	r2, [pc, #416]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80116be:	6013      	str	r3, [r2, #0]
 80116c0:	4b66      	ldr	r3, [pc, #408]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	4a65      	ldr	r2, [pc, #404]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80116ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	685b      	ldr	r3, [r3, #4]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d013      	beq.n	80116fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80116d4:	f7ff fc00 	bl	8010ed8 <HAL_GetTick>
 80116d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80116da:	e008      	b.n	80116ee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80116dc:	f7ff fbfc 	bl	8010ed8 <HAL_GetTick>
 80116e0:	4602      	mov	r2, r0
 80116e2:	693b      	ldr	r3, [r7, #16]
 80116e4:	1ad3      	subs	r3, r2, r3
 80116e6:	2b64      	cmp	r3, #100	@ 0x64
 80116e8:	d901      	bls.n	80116ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80116ea:	2303      	movs	r3, #3
 80116ec:	e207      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80116ee:	4b5b      	ldr	r3, [pc, #364]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d0f0      	beq.n	80116dc <HAL_RCC_OscConfig+0xc0>
 80116fa:	e014      	b.n	8011726 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80116fc:	f7ff fbec 	bl	8010ed8 <HAL_GetTick>
 8011700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011702:	e008      	b.n	8011716 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8011704:	f7ff fbe8 	bl	8010ed8 <HAL_GetTick>
 8011708:	4602      	mov	r2, r0
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	1ad3      	subs	r3, r2, r3
 801170e:	2b64      	cmp	r3, #100	@ 0x64
 8011710:	d901      	bls.n	8011716 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8011712:	2303      	movs	r3, #3
 8011714:	e1f3      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8011716:	4b51      	ldr	r3, [pc, #324]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801171e:	2b00      	cmp	r3, #0
 8011720:	d1f0      	bne.n	8011704 <HAL_RCC_OscConfig+0xe8>
 8011722:	e000      	b.n	8011726 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8011724:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8011726:	687b      	ldr	r3, [r7, #4]
 8011728:	681b      	ldr	r3, [r3, #0]
 801172a:	f003 0302 	and.w	r3, r3, #2
 801172e:	2b00      	cmp	r3, #0
 8011730:	d063      	beq.n	80117fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8011732:	4b4a      	ldr	r3, [pc, #296]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011734:	689b      	ldr	r3, [r3, #8]
 8011736:	f003 030c 	and.w	r3, r3, #12
 801173a:	2b00      	cmp	r3, #0
 801173c:	d00b      	beq.n	8011756 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801173e:	4b47      	ldr	r3, [pc, #284]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011740:	689b      	ldr	r3, [r3, #8]
 8011742:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8011746:	2b08      	cmp	r3, #8
 8011748:	d11c      	bne.n	8011784 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 801174a:	4b44      	ldr	r3, [pc, #272]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011752:	2b00      	cmp	r3, #0
 8011754:	d116      	bne.n	8011784 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011756:	4b41      	ldr	r3, [pc, #260]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	f003 0302 	and.w	r3, r3, #2
 801175e:	2b00      	cmp	r3, #0
 8011760:	d005      	beq.n	801176e <HAL_RCC_OscConfig+0x152>
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	68db      	ldr	r3, [r3, #12]
 8011766:	2b01      	cmp	r3, #1
 8011768:	d001      	beq.n	801176e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 801176a:	2301      	movs	r3, #1
 801176c:	e1c7      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801176e:	4b3b      	ldr	r3, [pc, #236]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	691b      	ldr	r3, [r3, #16]
 801177a:	00db      	lsls	r3, r3, #3
 801177c:	4937      	ldr	r1, [pc, #220]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 801177e:	4313      	orrs	r3, r2
 8011780:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8011782:	e03a      	b.n	80117fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	68db      	ldr	r3, [r3, #12]
 8011788:	2b00      	cmp	r3, #0
 801178a:	d020      	beq.n	80117ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 801178c:	4b34      	ldr	r3, [pc, #208]	@ (8011860 <HAL_RCC_OscConfig+0x244>)
 801178e:	2201      	movs	r2, #1
 8011790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8011792:	f7ff fba1 	bl	8010ed8 <HAL_GetTick>
 8011796:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011798:	e008      	b.n	80117ac <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801179a:	f7ff fb9d 	bl	8010ed8 <HAL_GetTick>
 801179e:	4602      	mov	r2, r0
 80117a0:	693b      	ldr	r3, [r7, #16]
 80117a2:	1ad3      	subs	r3, r2, r3
 80117a4:	2b02      	cmp	r3, #2
 80117a6:	d901      	bls.n	80117ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80117a8:	2303      	movs	r3, #3
 80117aa:	e1a8      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80117ac:	4b2b      	ldr	r3, [pc, #172]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80117ae:	681b      	ldr	r3, [r3, #0]
 80117b0:	f003 0302 	and.w	r3, r3, #2
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d0f0      	beq.n	801179a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80117b8:	4b28      	ldr	r3, [pc, #160]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	691b      	ldr	r3, [r3, #16]
 80117c4:	00db      	lsls	r3, r3, #3
 80117c6:	4925      	ldr	r1, [pc, #148]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80117c8:	4313      	orrs	r3, r2
 80117ca:	600b      	str	r3, [r1, #0]
 80117cc:	e015      	b.n	80117fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80117ce:	4b24      	ldr	r3, [pc, #144]	@ (8011860 <HAL_RCC_OscConfig+0x244>)
 80117d0:	2200      	movs	r2, #0
 80117d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80117d4:	f7ff fb80 	bl	8010ed8 <HAL_GetTick>
 80117d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80117da:	e008      	b.n	80117ee <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80117dc:	f7ff fb7c 	bl	8010ed8 <HAL_GetTick>
 80117e0:	4602      	mov	r2, r0
 80117e2:	693b      	ldr	r3, [r7, #16]
 80117e4:	1ad3      	subs	r3, r2, r3
 80117e6:	2b02      	cmp	r3, #2
 80117e8:	d901      	bls.n	80117ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80117ea:	2303      	movs	r3, #3
 80117ec:	e187      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80117ee:	4b1b      	ldr	r3, [pc, #108]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	f003 0302 	and.w	r3, r3, #2
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d1f0      	bne.n	80117dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	f003 0308 	and.w	r3, r3, #8
 8011802:	2b00      	cmp	r3, #0
 8011804:	d036      	beq.n	8011874 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8011806:	687b      	ldr	r3, [r7, #4]
 8011808:	695b      	ldr	r3, [r3, #20]
 801180a:	2b00      	cmp	r3, #0
 801180c:	d016      	beq.n	801183c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801180e:	4b15      	ldr	r3, [pc, #84]	@ (8011864 <HAL_RCC_OscConfig+0x248>)
 8011810:	2201      	movs	r2, #1
 8011812:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011814:	f7ff fb60 	bl	8010ed8 <HAL_GetTick>
 8011818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801181a:	e008      	b.n	801182e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801181c:	f7ff fb5c 	bl	8010ed8 <HAL_GetTick>
 8011820:	4602      	mov	r2, r0
 8011822:	693b      	ldr	r3, [r7, #16]
 8011824:	1ad3      	subs	r3, r2, r3
 8011826:	2b02      	cmp	r3, #2
 8011828:	d901      	bls.n	801182e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 801182a:	2303      	movs	r3, #3
 801182c:	e167      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 801182e:	4b0b      	ldr	r3, [pc, #44]	@ (801185c <HAL_RCC_OscConfig+0x240>)
 8011830:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011832:	f003 0302 	and.w	r3, r3, #2
 8011836:	2b00      	cmp	r3, #0
 8011838:	d0f0      	beq.n	801181c <HAL_RCC_OscConfig+0x200>
 801183a:	e01b      	b.n	8011874 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801183c:	4b09      	ldr	r3, [pc, #36]	@ (8011864 <HAL_RCC_OscConfig+0x248>)
 801183e:	2200      	movs	r2, #0
 8011840:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011842:	f7ff fb49 	bl	8010ed8 <HAL_GetTick>
 8011846:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011848:	e00e      	b.n	8011868 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801184a:	f7ff fb45 	bl	8010ed8 <HAL_GetTick>
 801184e:	4602      	mov	r2, r0
 8011850:	693b      	ldr	r3, [r7, #16]
 8011852:	1ad3      	subs	r3, r2, r3
 8011854:	2b02      	cmp	r3, #2
 8011856:	d907      	bls.n	8011868 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8011858:	2303      	movs	r3, #3
 801185a:	e150      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
 801185c:	40023800 	.word	0x40023800
 8011860:	42470000 	.word	0x42470000
 8011864:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8011868:	4b88      	ldr	r3, [pc, #544]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801186a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801186c:	f003 0302 	and.w	r3, r3, #2
 8011870:	2b00      	cmp	r3, #0
 8011872:	d1ea      	bne.n	801184a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	681b      	ldr	r3, [r3, #0]
 8011878:	f003 0304 	and.w	r3, r3, #4
 801187c:	2b00      	cmp	r3, #0
 801187e:	f000 8097 	beq.w	80119b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8011882:	2300      	movs	r3, #0
 8011884:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8011886:	4b81      	ldr	r3, [pc, #516]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801188a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801188e:	2b00      	cmp	r3, #0
 8011890:	d10f      	bne.n	80118b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8011892:	2300      	movs	r3, #0
 8011894:	60bb      	str	r3, [r7, #8]
 8011896:	4b7d      	ldr	r3, [pc, #500]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801189a:	4a7c      	ldr	r2, [pc, #496]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801189c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80118a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80118a2:	4b7a      	ldr	r3, [pc, #488]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80118a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80118a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80118aa:	60bb      	str	r3, [r7, #8]
 80118ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80118ae:	2301      	movs	r3, #1
 80118b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80118b2:	4b77      	ldr	r3, [pc, #476]	@ (8011a90 <HAL_RCC_OscConfig+0x474>)
 80118b4:	681b      	ldr	r3, [r3, #0]
 80118b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d118      	bne.n	80118f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80118be:	4b74      	ldr	r3, [pc, #464]	@ (8011a90 <HAL_RCC_OscConfig+0x474>)
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	4a73      	ldr	r2, [pc, #460]	@ (8011a90 <HAL_RCC_OscConfig+0x474>)
 80118c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80118c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80118ca:	f7ff fb05 	bl	8010ed8 <HAL_GetTick>
 80118ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80118d0:	e008      	b.n	80118e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80118d2:	f7ff fb01 	bl	8010ed8 <HAL_GetTick>
 80118d6:	4602      	mov	r2, r0
 80118d8:	693b      	ldr	r3, [r7, #16]
 80118da:	1ad3      	subs	r3, r2, r3
 80118dc:	2b02      	cmp	r3, #2
 80118de:	d901      	bls.n	80118e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80118e0:	2303      	movs	r3, #3
 80118e2:	e10c      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80118e4:	4b6a      	ldr	r3, [pc, #424]	@ (8011a90 <HAL_RCC_OscConfig+0x474>)
 80118e6:	681b      	ldr	r3, [r3, #0]
 80118e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d0f0      	beq.n	80118d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	689b      	ldr	r3, [r3, #8]
 80118f4:	2b01      	cmp	r3, #1
 80118f6:	d106      	bne.n	8011906 <HAL_RCC_OscConfig+0x2ea>
 80118f8:	4b64      	ldr	r3, [pc, #400]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80118fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118fc:	4a63      	ldr	r2, [pc, #396]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80118fe:	f043 0301 	orr.w	r3, r3, #1
 8011902:	6713      	str	r3, [r2, #112]	@ 0x70
 8011904:	e01c      	b.n	8011940 <HAL_RCC_OscConfig+0x324>
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	689b      	ldr	r3, [r3, #8]
 801190a:	2b05      	cmp	r3, #5
 801190c:	d10c      	bne.n	8011928 <HAL_RCC_OscConfig+0x30c>
 801190e:	4b5f      	ldr	r3, [pc, #380]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011912:	4a5e      	ldr	r2, [pc, #376]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011914:	f043 0304 	orr.w	r3, r3, #4
 8011918:	6713      	str	r3, [r2, #112]	@ 0x70
 801191a:	4b5c      	ldr	r3, [pc, #368]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801191c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801191e:	4a5b      	ldr	r2, [pc, #364]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011920:	f043 0301 	orr.w	r3, r3, #1
 8011924:	6713      	str	r3, [r2, #112]	@ 0x70
 8011926:	e00b      	b.n	8011940 <HAL_RCC_OscConfig+0x324>
 8011928:	4b58      	ldr	r3, [pc, #352]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801192a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801192c:	4a57      	ldr	r2, [pc, #348]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801192e:	f023 0301 	bic.w	r3, r3, #1
 8011932:	6713      	str	r3, [r2, #112]	@ 0x70
 8011934:	4b55      	ldr	r3, [pc, #340]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011938:	4a54      	ldr	r2, [pc, #336]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 801193a:	f023 0304 	bic.w	r3, r3, #4
 801193e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	689b      	ldr	r3, [r3, #8]
 8011944:	2b00      	cmp	r3, #0
 8011946:	d015      	beq.n	8011974 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8011948:	f7ff fac6 	bl	8010ed8 <HAL_GetTick>
 801194c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801194e:	e00a      	b.n	8011966 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8011950:	f7ff fac2 	bl	8010ed8 <HAL_GetTick>
 8011954:	4602      	mov	r2, r0
 8011956:	693b      	ldr	r3, [r7, #16]
 8011958:	1ad3      	subs	r3, r2, r3
 801195a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801195e:	4293      	cmp	r3, r2
 8011960:	d901      	bls.n	8011966 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8011962:	2303      	movs	r3, #3
 8011964:	e0cb      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8011966:	4b49      	ldr	r3, [pc, #292]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801196a:	f003 0302 	and.w	r3, r3, #2
 801196e:	2b00      	cmp	r3, #0
 8011970:	d0ee      	beq.n	8011950 <HAL_RCC_OscConfig+0x334>
 8011972:	e014      	b.n	801199e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8011974:	f7ff fab0 	bl	8010ed8 <HAL_GetTick>
 8011978:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801197a:	e00a      	b.n	8011992 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801197c:	f7ff faac 	bl	8010ed8 <HAL_GetTick>
 8011980:	4602      	mov	r2, r0
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	1ad3      	subs	r3, r2, r3
 8011986:	f241 3288 	movw	r2, #5000	@ 0x1388
 801198a:	4293      	cmp	r3, r2
 801198c:	d901      	bls.n	8011992 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 801198e:	2303      	movs	r3, #3
 8011990:	e0b5      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8011992:	4b3e      	ldr	r3, [pc, #248]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011996:	f003 0302 	and.w	r3, r3, #2
 801199a:	2b00      	cmp	r3, #0
 801199c:	d1ee      	bne.n	801197c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801199e:	7dfb      	ldrb	r3, [r7, #23]
 80119a0:	2b01      	cmp	r3, #1
 80119a2:	d105      	bne.n	80119b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80119a4:	4b39      	ldr	r3, [pc, #228]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80119a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80119a8:	4a38      	ldr	r2, [pc, #224]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80119aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80119ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	699b      	ldr	r3, [r3, #24]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	f000 80a1 	beq.w	8011afc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80119ba:	4b34      	ldr	r3, [pc, #208]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80119bc:	689b      	ldr	r3, [r3, #8]
 80119be:	f003 030c 	and.w	r3, r3, #12
 80119c2:	2b08      	cmp	r3, #8
 80119c4:	d05c      	beq.n	8011a80 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	699b      	ldr	r3, [r3, #24]
 80119ca:	2b02      	cmp	r3, #2
 80119cc:	d141      	bne.n	8011a52 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80119ce:	4b31      	ldr	r3, [pc, #196]	@ (8011a94 <HAL_RCC_OscConfig+0x478>)
 80119d0:	2200      	movs	r2, #0
 80119d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80119d4:	f7ff fa80 	bl	8010ed8 <HAL_GetTick>
 80119d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80119da:	e008      	b.n	80119ee <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80119dc:	f7ff fa7c 	bl	8010ed8 <HAL_GetTick>
 80119e0:	4602      	mov	r2, r0
 80119e2:	693b      	ldr	r3, [r7, #16]
 80119e4:	1ad3      	subs	r3, r2, r3
 80119e6:	2b02      	cmp	r3, #2
 80119e8:	d901      	bls.n	80119ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80119ea:	2303      	movs	r3, #3
 80119ec:	e087      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80119ee:	4b27      	ldr	r3, [pc, #156]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d1f0      	bne.n	80119dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	69da      	ldr	r2, [r3, #28]
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	6a1b      	ldr	r3, [r3, #32]
 8011a02:	431a      	orrs	r2, r3
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a08:	019b      	lsls	r3, r3, #6
 8011a0a:	431a      	orrs	r2, r3
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a10:	085b      	lsrs	r3, r3, #1
 8011a12:	3b01      	subs	r3, #1
 8011a14:	041b      	lsls	r3, r3, #16
 8011a16:	431a      	orrs	r2, r3
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a1c:	061b      	lsls	r3, r3, #24
 8011a1e:	491b      	ldr	r1, [pc, #108]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011a20:	4313      	orrs	r3, r2
 8011a22:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8011a24:	4b1b      	ldr	r3, [pc, #108]	@ (8011a94 <HAL_RCC_OscConfig+0x478>)
 8011a26:	2201      	movs	r2, #1
 8011a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011a2a:	f7ff fa55 	bl	8010ed8 <HAL_GetTick>
 8011a2e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011a30:	e008      	b.n	8011a44 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011a32:	f7ff fa51 	bl	8010ed8 <HAL_GetTick>
 8011a36:	4602      	mov	r2, r0
 8011a38:	693b      	ldr	r3, [r7, #16]
 8011a3a:	1ad3      	subs	r3, r2, r3
 8011a3c:	2b02      	cmp	r3, #2
 8011a3e:	d901      	bls.n	8011a44 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8011a40:	2303      	movs	r3, #3
 8011a42:	e05c      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011a44:	4b11      	ldr	r3, [pc, #68]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d0f0      	beq.n	8011a32 <HAL_RCC_OscConfig+0x416>
 8011a50:	e054      	b.n	8011afc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8011a52:	4b10      	ldr	r3, [pc, #64]	@ (8011a94 <HAL_RCC_OscConfig+0x478>)
 8011a54:	2200      	movs	r2, #0
 8011a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8011a58:	f7ff fa3e 	bl	8010ed8 <HAL_GetTick>
 8011a5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011a5e:	e008      	b.n	8011a72 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8011a60:	f7ff fa3a 	bl	8010ed8 <HAL_GetTick>
 8011a64:	4602      	mov	r2, r0
 8011a66:	693b      	ldr	r3, [r7, #16]
 8011a68:	1ad3      	subs	r3, r2, r3
 8011a6a:	2b02      	cmp	r3, #2
 8011a6c:	d901      	bls.n	8011a72 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8011a6e:	2303      	movs	r3, #3
 8011a70:	e045      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8011a72:	4b06      	ldr	r3, [pc, #24]	@ (8011a8c <HAL_RCC_OscConfig+0x470>)
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d1f0      	bne.n	8011a60 <HAL_RCC_OscConfig+0x444>
 8011a7e:	e03d      	b.n	8011afc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	699b      	ldr	r3, [r3, #24]
 8011a84:	2b01      	cmp	r3, #1
 8011a86:	d107      	bne.n	8011a98 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8011a88:	2301      	movs	r3, #1
 8011a8a:	e038      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
 8011a8c:	40023800 	.word	0x40023800
 8011a90:	40007000 	.word	0x40007000
 8011a94:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8011a98:	4b1b      	ldr	r3, [pc, #108]	@ (8011b08 <HAL_RCC_OscConfig+0x4ec>)
 8011a9a:	685b      	ldr	r3, [r3, #4]
 8011a9c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	699b      	ldr	r3, [r3, #24]
 8011aa2:	2b01      	cmp	r3, #1
 8011aa4:	d028      	beq.n	8011af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8011ab0:	429a      	cmp	r2, r3
 8011ab2:	d121      	bne.n	8011af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8011abe:	429a      	cmp	r2, r3
 8011ac0:	d11a      	bne.n	8011af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011ac2:	68fa      	ldr	r2, [r7, #12]
 8011ac4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8011ac8:	4013      	ands	r3, r2
 8011aca:	687a      	ldr	r2, [r7, #4]
 8011acc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8011ace:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8011ad0:	4293      	cmp	r3, r2
 8011ad2:	d111      	bne.n	8011af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ade:	085b      	lsrs	r3, r3, #1
 8011ae0:	3b01      	subs	r3, #1
 8011ae2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	d107      	bne.n	8011af8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011af2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8011af4:	429a      	cmp	r2, r3
 8011af6:	d001      	beq.n	8011afc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8011af8:	2301      	movs	r3, #1
 8011afa:	e000      	b.n	8011afe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8011afc:	2300      	movs	r3, #0
}
 8011afe:	4618      	mov	r0, r3
 8011b00:	3718      	adds	r7, #24
 8011b02:	46bd      	mov	sp, r7
 8011b04:	bd80      	pop	{r7, pc}
 8011b06:	bf00      	nop
 8011b08:	40023800 	.word	0x40023800

08011b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8011b0c:	b580      	push	{r7, lr}
 8011b0e:	b084      	sub	sp, #16
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	6078      	str	r0, [r7, #4]
 8011b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d101      	bne.n	8011b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8011b1c:	2301      	movs	r3, #1
 8011b1e:	e0cc      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8011b20:	4b68      	ldr	r3, [pc, #416]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	f003 0307 	and.w	r3, r3, #7
 8011b28:	683a      	ldr	r2, [r7, #0]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	d90c      	bls.n	8011b48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011b2e:	4b65      	ldr	r3, [pc, #404]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011b30:	683a      	ldr	r2, [r7, #0]
 8011b32:	b2d2      	uxtb	r2, r2
 8011b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011b36:	4b63      	ldr	r3, [pc, #396]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	f003 0307 	and.w	r3, r3, #7
 8011b3e:	683a      	ldr	r2, [r7, #0]
 8011b40:	429a      	cmp	r2, r3
 8011b42:	d001      	beq.n	8011b48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8011b44:	2301      	movs	r3, #1
 8011b46:	e0b8      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	f003 0302 	and.w	r3, r3, #2
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d020      	beq.n	8011b96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	681b      	ldr	r3, [r3, #0]
 8011b58:	f003 0304 	and.w	r3, r3, #4
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d005      	beq.n	8011b6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8011b60:	4b59      	ldr	r3, [pc, #356]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b62:	689b      	ldr	r3, [r3, #8]
 8011b64:	4a58      	ldr	r2, [pc, #352]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8011b6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	f003 0308 	and.w	r3, r3, #8
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d005      	beq.n	8011b84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8011b78:	4b53      	ldr	r3, [pc, #332]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b7a:	689b      	ldr	r3, [r3, #8]
 8011b7c:	4a52      	ldr	r2, [pc, #328]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8011b82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8011b84:	4b50      	ldr	r3, [pc, #320]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b86:	689b      	ldr	r3, [r3, #8]
 8011b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	689b      	ldr	r3, [r3, #8]
 8011b90:	494d      	ldr	r1, [pc, #308]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011b92:	4313      	orrs	r3, r2
 8011b94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	f003 0301 	and.w	r3, r3, #1
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d044      	beq.n	8011c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	685b      	ldr	r3, [r3, #4]
 8011ba6:	2b01      	cmp	r3, #1
 8011ba8:	d107      	bne.n	8011bba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8011baa:	4b47      	ldr	r3, [pc, #284]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d119      	bne.n	8011bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011bb6:	2301      	movs	r3, #1
 8011bb8:	e07f      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	685b      	ldr	r3, [r3, #4]
 8011bbe:	2b02      	cmp	r3, #2
 8011bc0:	d003      	beq.n	8011bca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8011bc2:	687b      	ldr	r3, [r7, #4]
 8011bc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8011bc6:	2b03      	cmp	r3, #3
 8011bc8:	d107      	bne.n	8011bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8011bca:	4b3f      	ldr	r3, [pc, #252]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011bcc:	681b      	ldr	r3, [r3, #0]
 8011bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d109      	bne.n	8011bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011bd6:	2301      	movs	r3, #1
 8011bd8:	e06f      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8011bda:	4b3b      	ldr	r3, [pc, #236]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	f003 0302 	and.w	r3, r3, #2
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d101      	bne.n	8011bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8011be6:	2301      	movs	r3, #1
 8011be8:	e067      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8011bea:	4b37      	ldr	r3, [pc, #220]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011bec:	689b      	ldr	r3, [r3, #8]
 8011bee:	f023 0203 	bic.w	r2, r3, #3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	685b      	ldr	r3, [r3, #4]
 8011bf6:	4934      	ldr	r1, [pc, #208]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011bf8:	4313      	orrs	r3, r2
 8011bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8011bfc:	f7ff f96c 	bl	8010ed8 <HAL_GetTick>
 8011c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011c02:	e00a      	b.n	8011c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8011c04:	f7ff f968 	bl	8010ed8 <HAL_GetTick>
 8011c08:	4602      	mov	r2, r0
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	1ad3      	subs	r3, r2, r3
 8011c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011c12:	4293      	cmp	r3, r2
 8011c14:	d901      	bls.n	8011c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8011c16:	2303      	movs	r3, #3
 8011c18:	e04f      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8011c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c1c:	689b      	ldr	r3, [r3, #8]
 8011c1e:	f003 020c 	and.w	r2, r3, #12
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	685b      	ldr	r3, [r3, #4]
 8011c26:	009b      	lsls	r3, r3, #2
 8011c28:	429a      	cmp	r2, r3
 8011c2a:	d1eb      	bne.n	8011c04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8011c2c:	4b25      	ldr	r3, [pc, #148]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	f003 0307 	and.w	r3, r3, #7
 8011c34:	683a      	ldr	r2, [r7, #0]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d20c      	bcs.n	8011c54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8011c3a:	4b22      	ldr	r3, [pc, #136]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011c3c:	683a      	ldr	r2, [r7, #0]
 8011c3e:	b2d2      	uxtb	r2, r2
 8011c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8011c42:	4b20      	ldr	r3, [pc, #128]	@ (8011cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	f003 0307 	and.w	r3, r3, #7
 8011c4a:	683a      	ldr	r2, [r7, #0]
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d001      	beq.n	8011c54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8011c50:	2301      	movs	r3, #1
 8011c52:	e032      	b.n	8011cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	f003 0304 	and.w	r3, r3, #4
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d008      	beq.n	8011c72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8011c60:	4b19      	ldr	r3, [pc, #100]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c62:	689b      	ldr	r3, [r3, #8]
 8011c64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	68db      	ldr	r3, [r3, #12]
 8011c6c:	4916      	ldr	r1, [pc, #88]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c6e:	4313      	orrs	r3, r2
 8011c70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8011c72:	687b      	ldr	r3, [r7, #4]
 8011c74:	681b      	ldr	r3, [r3, #0]
 8011c76:	f003 0308 	and.w	r3, r3, #8
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d009      	beq.n	8011c92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8011c7e:	4b12      	ldr	r3, [pc, #72]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c80:	689b      	ldr	r3, [r3, #8]
 8011c82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	691b      	ldr	r3, [r3, #16]
 8011c8a:	00db      	lsls	r3, r3, #3
 8011c8c:	490e      	ldr	r1, [pc, #56]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c8e:	4313      	orrs	r3, r2
 8011c90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8011c92:	f000 f821 	bl	8011cd8 <HAL_RCC_GetSysClockFreq>
 8011c96:	4602      	mov	r2, r0
 8011c98:	4b0b      	ldr	r3, [pc, #44]	@ (8011cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8011c9a:	689b      	ldr	r3, [r3, #8]
 8011c9c:	091b      	lsrs	r3, r3, #4
 8011c9e:	f003 030f 	and.w	r3, r3, #15
 8011ca2:	490a      	ldr	r1, [pc, #40]	@ (8011ccc <HAL_RCC_ClockConfig+0x1c0>)
 8011ca4:	5ccb      	ldrb	r3, [r1, r3]
 8011ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8011caa:	4a09      	ldr	r2, [pc, #36]	@ (8011cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8011cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8011cae:	4b09      	ldr	r3, [pc, #36]	@ (8011cd4 <HAL_RCC_ClockConfig+0x1c8>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	4618      	mov	r0, r3
 8011cb4:	f7ff f8cc 	bl	8010e50 <HAL_InitTick>

  return HAL_OK;
 8011cb8:	2300      	movs	r3, #0
}
 8011cba:	4618      	mov	r0, r3
 8011cbc:	3710      	adds	r7, #16
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bd80      	pop	{r7, pc}
 8011cc2:	bf00      	nop
 8011cc4:	40023c00 	.word	0x40023c00
 8011cc8:	40023800 	.word	0x40023800
 8011ccc:	08013f70 	.word	0x08013f70
 8011cd0:	20000000 	.word	0x20000000
 8011cd4:	20000004 	.word	0x20000004

08011cd8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8011cd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011cdc:	b090      	sub	sp, #64	@ 0x40
 8011cde:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8011ce4:	2300      	movs	r3, #0
 8011ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8011ce8:	2300      	movs	r3, #0
 8011cea:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8011cec:	2300      	movs	r3, #0
 8011cee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8011cf0:	4b59      	ldr	r3, [pc, #356]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011cf2:	689b      	ldr	r3, [r3, #8]
 8011cf4:	f003 030c 	and.w	r3, r3, #12
 8011cf8:	2b08      	cmp	r3, #8
 8011cfa:	d00d      	beq.n	8011d18 <HAL_RCC_GetSysClockFreq+0x40>
 8011cfc:	2b08      	cmp	r3, #8
 8011cfe:	f200 80a1 	bhi.w	8011e44 <HAL_RCC_GetSysClockFreq+0x16c>
 8011d02:	2b00      	cmp	r3, #0
 8011d04:	d002      	beq.n	8011d0c <HAL_RCC_GetSysClockFreq+0x34>
 8011d06:	2b04      	cmp	r3, #4
 8011d08:	d003      	beq.n	8011d12 <HAL_RCC_GetSysClockFreq+0x3a>
 8011d0a:	e09b      	b.n	8011e44 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8011d0c:	4b53      	ldr	r3, [pc, #332]	@ (8011e5c <HAL_RCC_GetSysClockFreq+0x184>)
 8011d0e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011d10:	e09b      	b.n	8011e4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8011d12:	4b53      	ldr	r3, [pc, #332]	@ (8011e60 <HAL_RCC_GetSysClockFreq+0x188>)
 8011d14:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011d16:	e098      	b.n	8011e4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8011d18:	4b4f      	ldr	r3, [pc, #316]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011d1a:	685b      	ldr	r3, [r3, #4]
 8011d1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011d20:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8011d22:	4b4d      	ldr	r3, [pc, #308]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011d24:	685b      	ldr	r3, [r3, #4]
 8011d26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d028      	beq.n	8011d80 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011d2e:	4b4a      	ldr	r3, [pc, #296]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011d30:	685b      	ldr	r3, [r3, #4]
 8011d32:	099b      	lsrs	r3, r3, #6
 8011d34:	2200      	movs	r2, #0
 8011d36:	623b      	str	r3, [r7, #32]
 8011d38:	627a      	str	r2, [r7, #36]	@ 0x24
 8011d3a:	6a3b      	ldr	r3, [r7, #32]
 8011d3c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8011d40:	2100      	movs	r1, #0
 8011d42:	4b47      	ldr	r3, [pc, #284]	@ (8011e60 <HAL_RCC_GetSysClockFreq+0x188>)
 8011d44:	fb03 f201 	mul.w	r2, r3, r1
 8011d48:	2300      	movs	r3, #0
 8011d4a:	fb00 f303 	mul.w	r3, r0, r3
 8011d4e:	4413      	add	r3, r2
 8011d50:	4a43      	ldr	r2, [pc, #268]	@ (8011e60 <HAL_RCC_GetSysClockFreq+0x188>)
 8011d52:	fba0 1202 	umull	r1, r2, r0, r2
 8011d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011d58:	460a      	mov	r2, r1
 8011d5a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8011d5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011d5e:	4413      	add	r3, r2
 8011d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011d64:	2200      	movs	r2, #0
 8011d66:	61bb      	str	r3, [r7, #24]
 8011d68:	61fa      	str	r2, [r7, #28]
 8011d6a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011d6e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8011d72:	f7fe fa8d 	bl	8010290 <__aeabi_uldivmod>
 8011d76:	4602      	mov	r2, r0
 8011d78:	460b      	mov	r3, r1
 8011d7a:	4613      	mov	r3, r2
 8011d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011d7e:	e053      	b.n	8011e28 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8011d80:	4b35      	ldr	r3, [pc, #212]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011d82:	685b      	ldr	r3, [r3, #4]
 8011d84:	099b      	lsrs	r3, r3, #6
 8011d86:	2200      	movs	r2, #0
 8011d88:	613b      	str	r3, [r7, #16]
 8011d8a:	617a      	str	r2, [r7, #20]
 8011d8c:	693b      	ldr	r3, [r7, #16]
 8011d8e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8011d92:	f04f 0b00 	mov.w	fp, #0
 8011d96:	4652      	mov	r2, sl
 8011d98:	465b      	mov	r3, fp
 8011d9a:	f04f 0000 	mov.w	r0, #0
 8011d9e:	f04f 0100 	mov.w	r1, #0
 8011da2:	0159      	lsls	r1, r3, #5
 8011da4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8011da8:	0150      	lsls	r0, r2, #5
 8011daa:	4602      	mov	r2, r0
 8011dac:	460b      	mov	r3, r1
 8011dae:	ebb2 080a 	subs.w	r8, r2, sl
 8011db2:	eb63 090b 	sbc.w	r9, r3, fp
 8011db6:	f04f 0200 	mov.w	r2, #0
 8011dba:	f04f 0300 	mov.w	r3, #0
 8011dbe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8011dc2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8011dc6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8011dca:	ebb2 0408 	subs.w	r4, r2, r8
 8011dce:	eb63 0509 	sbc.w	r5, r3, r9
 8011dd2:	f04f 0200 	mov.w	r2, #0
 8011dd6:	f04f 0300 	mov.w	r3, #0
 8011dda:	00eb      	lsls	r3, r5, #3
 8011ddc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8011de0:	00e2      	lsls	r2, r4, #3
 8011de2:	4614      	mov	r4, r2
 8011de4:	461d      	mov	r5, r3
 8011de6:	eb14 030a 	adds.w	r3, r4, sl
 8011dea:	603b      	str	r3, [r7, #0]
 8011dec:	eb45 030b 	adc.w	r3, r5, fp
 8011df0:	607b      	str	r3, [r7, #4]
 8011df2:	f04f 0200 	mov.w	r2, #0
 8011df6:	f04f 0300 	mov.w	r3, #0
 8011dfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011dfe:	4629      	mov	r1, r5
 8011e00:	028b      	lsls	r3, r1, #10
 8011e02:	4621      	mov	r1, r4
 8011e04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8011e08:	4621      	mov	r1, r4
 8011e0a:	028a      	lsls	r2, r1, #10
 8011e0c:	4610      	mov	r0, r2
 8011e0e:	4619      	mov	r1, r3
 8011e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e12:	2200      	movs	r2, #0
 8011e14:	60bb      	str	r3, [r7, #8]
 8011e16:	60fa      	str	r2, [r7, #12]
 8011e18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8011e1c:	f7fe fa38 	bl	8010290 <__aeabi_uldivmod>
 8011e20:	4602      	mov	r2, r0
 8011e22:	460b      	mov	r3, r1
 8011e24:	4613      	mov	r3, r2
 8011e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8011e28:	4b0b      	ldr	r3, [pc, #44]	@ (8011e58 <HAL_RCC_GetSysClockFreq+0x180>)
 8011e2a:	685b      	ldr	r3, [r3, #4]
 8011e2c:	0c1b      	lsrs	r3, r3, #16
 8011e2e:	f003 0303 	and.w	r3, r3, #3
 8011e32:	3301      	adds	r3, #1
 8011e34:	005b      	lsls	r3, r3, #1
 8011e36:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8011e38:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011e42:	e002      	b.n	8011e4a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8011e44:	4b05      	ldr	r3, [pc, #20]	@ (8011e5c <HAL_RCC_GetSysClockFreq+0x184>)
 8011e46:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8011e48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8011e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8011e4c:	4618      	mov	r0, r3
 8011e4e:	3740      	adds	r7, #64	@ 0x40
 8011e50:	46bd      	mov	sp, r7
 8011e52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8011e56:	bf00      	nop
 8011e58:	40023800 	.word	0x40023800
 8011e5c:	00f42400 	.word	0x00f42400
 8011e60:	017d7840 	.word	0x017d7840

08011e64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8011e64:	b480      	push	{r7}
 8011e66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8011e68:	4b03      	ldr	r3, [pc, #12]	@ (8011e78 <HAL_RCC_GetHCLKFreq+0x14>)
 8011e6a:	681b      	ldr	r3, [r3, #0]
}
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	46bd      	mov	sp, r7
 8011e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e74:	4770      	bx	lr
 8011e76:	bf00      	nop
 8011e78:	20000000 	.word	0x20000000

08011e7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8011e7c:	b580      	push	{r7, lr}
 8011e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8011e80:	f7ff fff0 	bl	8011e64 <HAL_RCC_GetHCLKFreq>
 8011e84:	4602      	mov	r2, r0
 8011e86:	4b05      	ldr	r3, [pc, #20]	@ (8011e9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8011e88:	689b      	ldr	r3, [r3, #8]
 8011e8a:	0a9b      	lsrs	r3, r3, #10
 8011e8c:	f003 0307 	and.w	r3, r3, #7
 8011e90:	4903      	ldr	r1, [pc, #12]	@ (8011ea0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011e92:	5ccb      	ldrb	r3, [r1, r3]
 8011e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011e98:	4618      	mov	r0, r3
 8011e9a:	bd80      	pop	{r7, pc}
 8011e9c:	40023800 	.word	0x40023800
 8011ea0:	08013f80 	.word	0x08013f80

08011ea4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8011ea8:	f7ff ffdc 	bl	8011e64 <HAL_RCC_GetHCLKFreq>
 8011eac:	4602      	mov	r2, r0
 8011eae:	4b05      	ldr	r3, [pc, #20]	@ (8011ec4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8011eb0:	689b      	ldr	r3, [r3, #8]
 8011eb2:	0b5b      	lsrs	r3, r3, #13
 8011eb4:	f003 0307 	and.w	r3, r3, #7
 8011eb8:	4903      	ldr	r1, [pc, #12]	@ (8011ec8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8011eba:	5ccb      	ldrb	r3, [r1, r3]
 8011ebc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8011ec0:	4618      	mov	r0, r3
 8011ec2:	bd80      	pop	{r7, pc}
 8011ec4:	40023800 	.word	0x40023800
 8011ec8:	08013f80 	.word	0x08013f80

08011ecc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011ecc:	b580      	push	{r7, lr}
 8011ece:	b082      	sub	sp, #8
 8011ed0:	af00      	add	r7, sp, #0
 8011ed2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d101      	bne.n	8011ede <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011eda:	2301      	movs	r3, #1
 8011edc:	e042      	b.n	8011f64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011ee4:	b2db      	uxtb	r3, r3
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d106      	bne.n	8011ef8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	2200      	movs	r2, #0
 8011eee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f7fe fe24 	bl	8010b40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	2224      	movs	r2, #36	@ 0x24
 8011efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8011f00:	687b      	ldr	r3, [r7, #4]
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	68da      	ldr	r2, [r3, #12]
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	681b      	ldr	r3, [r3, #0]
 8011f0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8011f0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8011f10:	6878      	ldr	r0, [r7, #4]
 8011f12:	f000 fdc9 	bl	8012aa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	681b      	ldr	r3, [r3, #0]
 8011f1a:	691a      	ldr	r2, [r3, #16]
 8011f1c:	687b      	ldr	r3, [r7, #4]
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011f24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	695a      	ldr	r2, [r3, #20]
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011f34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	681b      	ldr	r3, [r3, #0]
 8011f3a:	68da      	ldr	r2, [r3, #12]
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011f44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	2200      	movs	r2, #0
 8011f4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	2220      	movs	r2, #32
 8011f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8011f54:	687b      	ldr	r3, [r7, #4]
 8011f56:	2220      	movs	r2, #32
 8011f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8011f62:	2300      	movs	r3, #0
}
 8011f64:	4618      	mov	r0, r3
 8011f66:	3708      	adds	r7, #8
 8011f68:	46bd      	mov	sp, r7
 8011f6a:	bd80      	pop	{r7, pc}

08011f6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011f6c:	b580      	push	{r7, lr}
 8011f6e:	b08a      	sub	sp, #40	@ 0x28
 8011f70:	af02      	add	r7, sp, #8
 8011f72:	60f8      	str	r0, [r7, #12]
 8011f74:	60b9      	str	r1, [r7, #8]
 8011f76:	603b      	str	r3, [r7, #0]
 8011f78:	4613      	mov	r3, r2
 8011f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8011f7c:	2300      	movs	r3, #0
 8011f7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011f86:	b2db      	uxtb	r3, r3
 8011f88:	2b20      	cmp	r3, #32
 8011f8a:	d175      	bne.n	8012078 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8011f8c:	68bb      	ldr	r3, [r7, #8]
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	d002      	beq.n	8011f98 <HAL_UART_Transmit+0x2c>
 8011f92:	88fb      	ldrh	r3, [r7, #6]
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	d101      	bne.n	8011f9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8011f98:	2301      	movs	r3, #1
 8011f9a:	e06e      	b.n	801207a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011f9c:	68fb      	ldr	r3, [r7, #12]
 8011f9e:	2200      	movs	r2, #0
 8011fa0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8011fa2:	68fb      	ldr	r3, [r7, #12]
 8011fa4:	2221      	movs	r2, #33	@ 0x21
 8011fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011faa:	f7fe ff95 	bl	8010ed8 <HAL_GetTick>
 8011fae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	88fa      	ldrh	r2, [r7, #6]
 8011fb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	88fa      	ldrh	r2, [r7, #6]
 8011fba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011fbc:	68fb      	ldr	r3, [r7, #12]
 8011fbe:	689b      	ldr	r3, [r3, #8]
 8011fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011fc4:	d108      	bne.n	8011fd8 <HAL_UART_Transmit+0x6c>
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	691b      	ldr	r3, [r3, #16]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d104      	bne.n	8011fd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8011fce:	2300      	movs	r3, #0
 8011fd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8011fd2:	68bb      	ldr	r3, [r7, #8]
 8011fd4:	61bb      	str	r3, [r7, #24]
 8011fd6:	e003      	b.n	8011fe0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8011fdc:	2300      	movs	r3, #0
 8011fde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8011fe0:	e02e      	b.n	8012040 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	9300      	str	r3, [sp, #0]
 8011fe6:	697b      	ldr	r3, [r7, #20]
 8011fe8:	2200      	movs	r2, #0
 8011fea:	2180      	movs	r1, #128	@ 0x80
 8011fec:	68f8      	ldr	r0, [r7, #12]
 8011fee:	f000 fb2d 	bl	801264c <UART_WaitOnFlagUntilTimeout>
 8011ff2:	4603      	mov	r3, r0
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d005      	beq.n	8012004 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8011ff8:	68fb      	ldr	r3, [r7, #12]
 8011ffa:	2220      	movs	r2, #32
 8011ffc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8012000:	2303      	movs	r3, #3
 8012002:	e03a      	b.n	801207a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8012004:	69fb      	ldr	r3, [r7, #28]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d10b      	bne.n	8012022 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 801200a:	69bb      	ldr	r3, [r7, #24]
 801200c:	881b      	ldrh	r3, [r3, #0]
 801200e:	461a      	mov	r2, r3
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012018:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 801201a:	69bb      	ldr	r3, [r7, #24]
 801201c:	3302      	adds	r3, #2
 801201e:	61bb      	str	r3, [r7, #24]
 8012020:	e007      	b.n	8012032 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8012022:	69fb      	ldr	r3, [r7, #28]
 8012024:	781a      	ldrb	r2, [r3, #0]
 8012026:	68fb      	ldr	r3, [r7, #12]
 8012028:	681b      	ldr	r3, [r3, #0]
 801202a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 801202c:	69fb      	ldr	r3, [r7, #28]
 801202e:	3301      	adds	r3, #1
 8012030:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8012032:	68fb      	ldr	r3, [r7, #12]
 8012034:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012036:	b29b      	uxth	r3, r3
 8012038:	3b01      	subs	r3, #1
 801203a:	b29a      	uxth	r2, r3
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8012044:	b29b      	uxth	r3, r3
 8012046:	2b00      	cmp	r3, #0
 8012048:	d1cb      	bne.n	8011fe2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801204a:	683b      	ldr	r3, [r7, #0]
 801204c:	9300      	str	r3, [sp, #0]
 801204e:	697b      	ldr	r3, [r7, #20]
 8012050:	2200      	movs	r2, #0
 8012052:	2140      	movs	r1, #64	@ 0x40
 8012054:	68f8      	ldr	r0, [r7, #12]
 8012056:	f000 faf9 	bl	801264c <UART_WaitOnFlagUntilTimeout>
 801205a:	4603      	mov	r3, r0
 801205c:	2b00      	cmp	r3, #0
 801205e:	d005      	beq.n	801206c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	2220      	movs	r2, #32
 8012064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8012068:	2303      	movs	r3, #3
 801206a:	e006      	b.n	801207a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	2220      	movs	r2, #32
 8012070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8012074:	2300      	movs	r3, #0
 8012076:	e000      	b.n	801207a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8012078:	2302      	movs	r3, #2
  }
}
 801207a:	4618      	mov	r0, r3
 801207c:	3720      	adds	r7, #32
 801207e:	46bd      	mov	sp, r7
 8012080:	bd80      	pop	{r7, pc}

08012082 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8012082:	b580      	push	{r7, lr}
 8012084:	b084      	sub	sp, #16
 8012086:	af00      	add	r7, sp, #0
 8012088:	60f8      	str	r0, [r7, #12]
 801208a:	60b9      	str	r1, [r7, #8]
 801208c:	4613      	mov	r3, r2
 801208e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012096:	b2db      	uxtb	r3, r3
 8012098:	2b20      	cmp	r3, #32
 801209a:	d112      	bne.n	80120c2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 801209c:	68bb      	ldr	r3, [r7, #8]
 801209e:	2b00      	cmp	r3, #0
 80120a0:	d002      	beq.n	80120a8 <HAL_UART_Receive_IT+0x26>
 80120a2:	88fb      	ldrh	r3, [r7, #6]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	d101      	bne.n	80120ac <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80120a8:	2301      	movs	r3, #1
 80120aa:	e00b      	b.n	80120c4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	2200      	movs	r2, #0
 80120b0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80120b2:	88fb      	ldrh	r3, [r7, #6]
 80120b4:	461a      	mov	r2, r3
 80120b6:	68b9      	ldr	r1, [r7, #8]
 80120b8:	68f8      	ldr	r0, [r7, #12]
 80120ba:	f000 fb20 	bl	80126fe <UART_Start_Receive_IT>
 80120be:	4603      	mov	r3, r0
 80120c0:	e000      	b.n	80120c4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80120c2:	2302      	movs	r3, #2
  }
}
 80120c4:	4618      	mov	r0, r3
 80120c6:	3710      	adds	r7, #16
 80120c8:	46bd      	mov	sp, r7
 80120ca:	bd80      	pop	{r7, pc}

080120cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80120cc:	b580      	push	{r7, lr}
 80120ce:	b0ba      	sub	sp, #232	@ 0xe8
 80120d0:	af00      	add	r7, sp, #0
 80120d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	68db      	ldr	r3, [r3, #12]
 80120e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	695b      	ldr	r3, [r3, #20]
 80120ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80120f2:	2300      	movs	r3, #0
 80120f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80120f8:	2300      	movs	r3, #0
 80120fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80120fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012102:	f003 030f 	and.w	r3, r3, #15
 8012106:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 801210a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801210e:	2b00      	cmp	r3, #0
 8012110:	d10f      	bne.n	8012132 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8012112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012116:	f003 0320 	and.w	r3, r3, #32
 801211a:	2b00      	cmp	r3, #0
 801211c:	d009      	beq.n	8012132 <HAL_UART_IRQHandler+0x66>
 801211e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012122:	f003 0320 	and.w	r3, r3, #32
 8012126:	2b00      	cmp	r3, #0
 8012128:	d003      	beq.n	8012132 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f000 fbfd 	bl	801292a <UART_Receive_IT>
      return;
 8012130:	e273      	b.n	801261a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8012132:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8012136:	2b00      	cmp	r3, #0
 8012138:	f000 80de 	beq.w	80122f8 <HAL_UART_IRQHandler+0x22c>
 801213c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012140:	f003 0301 	and.w	r3, r3, #1
 8012144:	2b00      	cmp	r3, #0
 8012146:	d106      	bne.n	8012156 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8012148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801214c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8012150:	2b00      	cmp	r3, #0
 8012152:	f000 80d1 	beq.w	80122f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8012156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801215a:	f003 0301 	and.w	r3, r3, #1
 801215e:	2b00      	cmp	r3, #0
 8012160:	d00b      	beq.n	801217a <HAL_UART_IRQHandler+0xae>
 8012162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012166:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801216a:	2b00      	cmp	r3, #0
 801216c:	d005      	beq.n	801217a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801216e:	687b      	ldr	r3, [r7, #4]
 8012170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012172:	f043 0201 	orr.w	r2, r3, #1
 8012176:	687b      	ldr	r3, [r7, #4]
 8012178:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801217a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801217e:	f003 0304 	and.w	r3, r3, #4
 8012182:	2b00      	cmp	r3, #0
 8012184:	d00b      	beq.n	801219e <HAL_UART_IRQHandler+0xd2>
 8012186:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801218a:	f003 0301 	and.w	r3, r3, #1
 801218e:	2b00      	cmp	r3, #0
 8012190:	d005      	beq.n	801219e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012196:	f043 0202 	orr.w	r2, r3, #2
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 801219e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121a2:	f003 0302 	and.w	r3, r3, #2
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d00b      	beq.n	80121c2 <HAL_UART_IRQHandler+0xf6>
 80121aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121ae:	f003 0301 	and.w	r3, r3, #1
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d005      	beq.n	80121c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80121b6:	687b      	ldr	r3, [r7, #4]
 80121b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121ba:	f043 0204 	orr.w	r2, r3, #4
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80121c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80121c6:	f003 0308 	and.w	r3, r3, #8
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d011      	beq.n	80121f2 <HAL_UART_IRQHandler+0x126>
 80121ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80121d2:	f003 0320 	and.w	r3, r3, #32
 80121d6:	2b00      	cmp	r3, #0
 80121d8:	d105      	bne.n	80121e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80121da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80121de:	f003 0301 	and.w	r3, r3, #1
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d005      	beq.n	80121f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121ea:	f043 0208 	orr.w	r2, r3, #8
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	f000 820a 	beq.w	8012610 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80121fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012200:	f003 0320 	and.w	r3, r3, #32
 8012204:	2b00      	cmp	r3, #0
 8012206:	d008      	beq.n	801221a <HAL_UART_IRQHandler+0x14e>
 8012208:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801220c:	f003 0320 	and.w	r3, r3, #32
 8012210:	2b00      	cmp	r3, #0
 8012212:	d002      	beq.n	801221a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8012214:	6878      	ldr	r0, [r7, #4]
 8012216:	f000 fb88 	bl	801292a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	695b      	ldr	r3, [r3, #20]
 8012220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012224:	2b40      	cmp	r3, #64	@ 0x40
 8012226:	bf0c      	ite	eq
 8012228:	2301      	moveq	r3, #1
 801222a:	2300      	movne	r3, #0
 801222c:	b2db      	uxtb	r3, r3
 801222e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8012232:	687b      	ldr	r3, [r7, #4]
 8012234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012236:	f003 0308 	and.w	r3, r3, #8
 801223a:	2b00      	cmp	r3, #0
 801223c:	d103      	bne.n	8012246 <HAL_UART_IRQHandler+0x17a>
 801223e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8012242:	2b00      	cmp	r3, #0
 8012244:	d04f      	beq.n	80122e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8012246:	6878      	ldr	r0, [r7, #4]
 8012248:	f000 fa93 	bl	8012772 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	695b      	ldr	r3, [r3, #20]
 8012252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012256:	2b40      	cmp	r3, #64	@ 0x40
 8012258:	d141      	bne.n	80122de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	3314      	adds	r3, #20
 8012260:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8012268:	e853 3f00 	ldrex	r3, [r3]
 801226c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8012270:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8012274:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012278:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	3314      	adds	r3, #20
 8012282:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8012286:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801228a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801228e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8012292:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8012296:	e841 2300 	strex	r3, r2, [r1]
 801229a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801229e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d1d9      	bne.n	801225a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d013      	beq.n	80122d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122b2:	4a8a      	ldr	r2, [pc, #552]	@ (80124dc <HAL_UART_IRQHandler+0x410>)
 80122b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122ba:	4618      	mov	r0, r3
 80122bc:	f7fe ffbd 	bl	801123a <HAL_DMA_Abort_IT>
 80122c0:	4603      	mov	r3, r0
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d016      	beq.n	80122f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80122ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80122cc:	687a      	ldr	r2, [r7, #4]
 80122ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80122d0:	4610      	mov	r0, r2
 80122d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122d4:	e00e      	b.n	80122f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80122d6:	6878      	ldr	r0, [r7, #4]
 80122d8:	f7fe fa2e 	bl	8010738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122dc:	e00a      	b.n	80122f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80122de:	6878      	ldr	r0, [r7, #4]
 80122e0:	f7fe fa2a 	bl	8010738 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122e4:	e006      	b.n	80122f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f7fe fa26 	bl	8010738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80122ec:	687b      	ldr	r3, [r7, #4]
 80122ee:	2200      	movs	r2, #0
 80122f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80122f2:	e18d      	b.n	8012610 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80122f4:	bf00      	nop
    return;
 80122f6:	e18b      	b.n	8012610 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80122fc:	2b01      	cmp	r3, #1
 80122fe:	f040 8167 	bne.w	80125d0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8012302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012306:	f003 0310 	and.w	r3, r3, #16
 801230a:	2b00      	cmp	r3, #0
 801230c:	f000 8160 	beq.w	80125d0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8012310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012314:	f003 0310 	and.w	r3, r3, #16
 8012318:	2b00      	cmp	r3, #0
 801231a:	f000 8159 	beq.w	80125d0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 801231e:	2300      	movs	r3, #0
 8012320:	60bb      	str	r3, [r7, #8]
 8012322:	687b      	ldr	r3, [r7, #4]
 8012324:	681b      	ldr	r3, [r3, #0]
 8012326:	681b      	ldr	r3, [r3, #0]
 8012328:	60bb      	str	r3, [r7, #8]
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	685b      	ldr	r3, [r3, #4]
 8012330:	60bb      	str	r3, [r7, #8]
 8012332:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	695b      	ldr	r3, [r3, #20]
 801233a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801233e:	2b40      	cmp	r3, #64	@ 0x40
 8012340:	f040 80ce 	bne.w	80124e0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	685b      	ldr	r3, [r3, #4]
 801234c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8012350:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8012354:	2b00      	cmp	r3, #0
 8012356:	f000 80a9 	beq.w	80124ac <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 801235e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8012362:	429a      	cmp	r2, r3
 8012364:	f080 80a2 	bcs.w	80124ac <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801236e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012374:	69db      	ldr	r3, [r3, #28]
 8012376:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801237a:	f000 8088 	beq.w	801248e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	681b      	ldr	r3, [r3, #0]
 8012382:	330c      	adds	r3, #12
 8012384:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012388:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 801238c:	e853 3f00 	ldrex	r3, [r3]
 8012390:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8012394:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8012398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801239c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	330c      	adds	r3, #12
 80123a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80123aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80123ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80123b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80123ba:	e841 2300 	strex	r3, r2, [r1]
 80123be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80123c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d1d9      	bne.n	801237e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	681b      	ldr	r3, [r3, #0]
 80123ce:	3314      	adds	r3, #20
 80123d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80123d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80123d4:	e853 3f00 	ldrex	r3, [r3]
 80123d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80123da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80123dc:	f023 0301 	bic.w	r3, r3, #1
 80123e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	3314      	adds	r3, #20
 80123ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80123ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80123f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80123f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80123f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80123fa:	e841 2300 	strex	r3, r2, [r1]
 80123fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8012400:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012402:	2b00      	cmp	r3, #0
 8012404:	d1e1      	bne.n	80123ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	3314      	adds	r3, #20
 801240c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801240e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012410:	e853 3f00 	ldrex	r3, [r3]
 8012414:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8012416:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801241c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	681b      	ldr	r3, [r3, #0]
 8012424:	3314      	adds	r3, #20
 8012426:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801242a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801242c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801242e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8012430:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012432:	e841 2300 	strex	r3, r2, [r1]
 8012436:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8012438:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801243a:	2b00      	cmp	r3, #0
 801243c:	d1e3      	bne.n	8012406 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2220      	movs	r2, #32
 8012442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	2200      	movs	r2, #0
 801244a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	330c      	adds	r3, #12
 8012452:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012454:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012456:	e853 3f00 	ldrex	r3, [r3]
 801245a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801245c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801245e:	f023 0310 	bic.w	r3, r3, #16
 8012462:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	330c      	adds	r3, #12
 801246c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8012470:	65ba      	str	r2, [r7, #88]	@ 0x58
 8012472:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012474:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012476:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8012478:	e841 2300 	strex	r3, r2, [r1]
 801247c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801247e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012480:	2b00      	cmp	r3, #0
 8012482:	d1e3      	bne.n	801244c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012488:	4618      	mov	r0, r3
 801248a:	f7fe fe66 	bl	801115a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	2202      	movs	r2, #2
 8012492:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8012494:	687b      	ldr	r3, [r7, #4]
 8012496:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801249c:	b29b      	uxth	r3, r3
 801249e:	1ad3      	subs	r3, r2, r3
 80124a0:	b29b      	uxth	r3, r3
 80124a2:	4619      	mov	r1, r3
 80124a4:	6878      	ldr	r0, [r7, #4]
 80124a6:	f000 f8c5 	bl	8012634 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80124aa:	e0b3      	b.n	8012614 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80124b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80124b4:	429a      	cmp	r2, r3
 80124b6:	f040 80ad 	bne.w	8012614 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80124be:	69db      	ldr	r3, [r3, #28]
 80124c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80124c4:	f040 80a6 	bne.w	8012614 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80124c8:	687b      	ldr	r3, [r7, #4]
 80124ca:	2202      	movs	r2, #2
 80124cc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80124d2:	4619      	mov	r1, r3
 80124d4:	6878      	ldr	r0, [r7, #4]
 80124d6:	f000 f8ad 	bl	8012634 <HAL_UARTEx_RxEventCallback>
      return;
 80124da:	e09b      	b.n	8012614 <HAL_UART_IRQHandler+0x548>
 80124dc:	08012839 	.word	0x08012839
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80124e8:	b29b      	uxth	r3, r3
 80124ea:	1ad3      	subs	r3, r2, r3
 80124ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80124f4:	b29b      	uxth	r3, r3
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	f000 808e 	beq.w	8012618 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80124fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012500:	2b00      	cmp	r3, #0
 8012502:	f000 8089 	beq.w	8012618 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	681b      	ldr	r3, [r3, #0]
 801250a:	330c      	adds	r3, #12
 801250c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801250e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012510:	e853 3f00 	ldrex	r3, [r3]
 8012514:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801251c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	681b      	ldr	r3, [r3, #0]
 8012524:	330c      	adds	r3, #12
 8012526:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 801252a:	647a      	str	r2, [r7, #68]	@ 0x44
 801252c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801252e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012530:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012532:	e841 2300 	strex	r3, r2, [r1]
 8012536:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801253a:	2b00      	cmp	r3, #0
 801253c:	d1e3      	bne.n	8012506 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801253e:	687b      	ldr	r3, [r7, #4]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	3314      	adds	r3, #20
 8012544:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012548:	e853 3f00 	ldrex	r3, [r3]
 801254c:	623b      	str	r3, [r7, #32]
   return(result);
 801254e:	6a3b      	ldr	r3, [r7, #32]
 8012550:	f023 0301 	bic.w	r3, r3, #1
 8012554:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	3314      	adds	r3, #20
 801255e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012562:	633a      	str	r2, [r7, #48]	@ 0x30
 8012564:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012566:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012568:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801256a:	e841 2300 	strex	r3, r2, [r1]
 801256e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012572:	2b00      	cmp	r3, #0
 8012574:	d1e3      	bne.n	801253e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	2220      	movs	r2, #32
 801257a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	2200      	movs	r2, #0
 8012582:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	330c      	adds	r3, #12
 801258a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	e853 3f00 	ldrex	r3, [r3]
 8012592:	60fb      	str	r3, [r7, #12]
   return(result);
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	f023 0310 	bic.w	r3, r3, #16
 801259a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	330c      	adds	r3, #12
 80125a4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80125a8:	61fa      	str	r2, [r7, #28]
 80125aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80125ac:	69b9      	ldr	r1, [r7, #24]
 80125ae:	69fa      	ldr	r2, [r7, #28]
 80125b0:	e841 2300 	strex	r3, r2, [r1]
 80125b4:	617b      	str	r3, [r7, #20]
   return(result);
 80125b6:	697b      	ldr	r3, [r7, #20]
 80125b8:	2b00      	cmp	r3, #0
 80125ba:	d1e3      	bne.n	8012584 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	2202      	movs	r2, #2
 80125c0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80125c2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80125c6:	4619      	mov	r1, r3
 80125c8:	6878      	ldr	r0, [r7, #4]
 80125ca:	f000 f833 	bl	8012634 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80125ce:	e023      	b.n	8012618 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80125d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80125d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d009      	beq.n	80125f0 <HAL_UART_IRQHandler+0x524>
 80125dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80125e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	d003      	beq.n	80125f0 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80125e8:	6878      	ldr	r0, [r7, #4]
 80125ea:	f000 f936 	bl	801285a <UART_Transmit_IT>
    return;
 80125ee:	e014      	b.n	801261a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80125f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80125f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d00e      	beq.n	801261a <HAL_UART_IRQHandler+0x54e>
 80125fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012604:	2b00      	cmp	r3, #0
 8012606:	d008      	beq.n	801261a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8012608:	6878      	ldr	r0, [r7, #4]
 801260a:	f000 f976 	bl	80128fa <UART_EndTransmit_IT>
    return;
 801260e:	e004      	b.n	801261a <HAL_UART_IRQHandler+0x54e>
    return;
 8012610:	bf00      	nop
 8012612:	e002      	b.n	801261a <HAL_UART_IRQHandler+0x54e>
      return;
 8012614:	bf00      	nop
 8012616:	e000      	b.n	801261a <HAL_UART_IRQHandler+0x54e>
      return;
 8012618:	bf00      	nop
  }
}
 801261a:	37e8      	adds	r7, #232	@ 0xe8
 801261c:	46bd      	mov	sp, r7
 801261e:	bd80      	pop	{r7, pc}

08012620 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8012620:	b480      	push	{r7}
 8012622:	b083      	sub	sp, #12
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8012628:	bf00      	nop
 801262a:	370c      	adds	r7, #12
 801262c:	46bd      	mov	sp, r7
 801262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012632:	4770      	bx	lr

08012634 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8012634:	b480      	push	{r7}
 8012636:	b083      	sub	sp, #12
 8012638:	af00      	add	r7, sp, #0
 801263a:	6078      	str	r0, [r7, #4]
 801263c:	460b      	mov	r3, r1
 801263e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8012640:	bf00      	nop
 8012642:	370c      	adds	r7, #12
 8012644:	46bd      	mov	sp, r7
 8012646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264a:	4770      	bx	lr

0801264c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	b086      	sub	sp, #24
 8012650:	af00      	add	r7, sp, #0
 8012652:	60f8      	str	r0, [r7, #12]
 8012654:	60b9      	str	r1, [r7, #8]
 8012656:	603b      	str	r3, [r7, #0]
 8012658:	4613      	mov	r3, r2
 801265a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801265c:	e03b      	b.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801265e:	6a3b      	ldr	r3, [r7, #32]
 8012660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012664:	d037      	beq.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012666:	f7fe fc37 	bl	8010ed8 <HAL_GetTick>
 801266a:	4602      	mov	r2, r0
 801266c:	683b      	ldr	r3, [r7, #0]
 801266e:	1ad3      	subs	r3, r2, r3
 8012670:	6a3a      	ldr	r2, [r7, #32]
 8012672:	429a      	cmp	r2, r3
 8012674:	d302      	bcc.n	801267c <UART_WaitOnFlagUntilTimeout+0x30>
 8012676:	6a3b      	ldr	r3, [r7, #32]
 8012678:	2b00      	cmp	r3, #0
 801267a:	d101      	bne.n	8012680 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801267c:	2303      	movs	r3, #3
 801267e:	e03a      	b.n	80126f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012680:	68fb      	ldr	r3, [r7, #12]
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	68db      	ldr	r3, [r3, #12]
 8012686:	f003 0304 	and.w	r3, r3, #4
 801268a:	2b00      	cmp	r3, #0
 801268c:	d023      	beq.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 801268e:	68bb      	ldr	r3, [r7, #8]
 8012690:	2b80      	cmp	r3, #128	@ 0x80
 8012692:	d020      	beq.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8012694:	68bb      	ldr	r3, [r7, #8]
 8012696:	2b40      	cmp	r3, #64	@ 0x40
 8012698:	d01d      	beq.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	f003 0308 	and.w	r3, r3, #8
 80126a4:	2b08      	cmp	r3, #8
 80126a6:	d116      	bne.n	80126d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80126a8:	2300      	movs	r3, #0
 80126aa:	617b      	str	r3, [r7, #20]
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	617b      	str	r3, [r7, #20]
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	685b      	ldr	r3, [r3, #4]
 80126ba:	617b      	str	r3, [r7, #20]
 80126bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80126be:	68f8      	ldr	r0, [r7, #12]
 80126c0:	f000 f857 	bl	8012772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80126c4:	68fb      	ldr	r3, [r7, #12]
 80126c6:	2208      	movs	r2, #8
 80126c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80126ca:	68fb      	ldr	r3, [r7, #12]
 80126cc:	2200      	movs	r2, #0
 80126ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80126d2:	2301      	movs	r3, #1
 80126d4:	e00f      	b.n	80126f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	681a      	ldr	r2, [r3, #0]
 80126dc:	68bb      	ldr	r3, [r7, #8]
 80126de:	4013      	ands	r3, r2
 80126e0:	68ba      	ldr	r2, [r7, #8]
 80126e2:	429a      	cmp	r2, r3
 80126e4:	bf0c      	ite	eq
 80126e6:	2301      	moveq	r3, #1
 80126e8:	2300      	movne	r3, #0
 80126ea:	b2db      	uxtb	r3, r3
 80126ec:	461a      	mov	r2, r3
 80126ee:	79fb      	ldrb	r3, [r7, #7]
 80126f0:	429a      	cmp	r2, r3
 80126f2:	d0b4      	beq.n	801265e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80126f4:	2300      	movs	r3, #0
}
 80126f6:	4618      	mov	r0, r3
 80126f8:	3718      	adds	r7, #24
 80126fa:	46bd      	mov	sp, r7
 80126fc:	bd80      	pop	{r7, pc}

080126fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80126fe:	b480      	push	{r7}
 8012700:	b085      	sub	sp, #20
 8012702:	af00      	add	r7, sp, #0
 8012704:	60f8      	str	r0, [r7, #12]
 8012706:	60b9      	str	r1, [r7, #8]
 8012708:	4613      	mov	r3, r2
 801270a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801270c:	68fb      	ldr	r3, [r7, #12]
 801270e:	68ba      	ldr	r2, [r7, #8]
 8012710:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8012712:	68fb      	ldr	r3, [r7, #12]
 8012714:	88fa      	ldrh	r2, [r7, #6]
 8012716:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8012718:	68fb      	ldr	r3, [r7, #12]
 801271a:	88fa      	ldrh	r2, [r7, #6]
 801271c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	2200      	movs	r2, #0
 8012722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	2222      	movs	r2, #34	@ 0x22
 8012728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 801272c:	68fb      	ldr	r3, [r7, #12]
 801272e:	691b      	ldr	r3, [r3, #16]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d007      	beq.n	8012744 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8012734:	68fb      	ldr	r3, [r7, #12]
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	68da      	ldr	r2, [r3, #12]
 801273a:	68fb      	ldr	r3, [r7, #12]
 801273c:	681b      	ldr	r3, [r3, #0]
 801273e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012742:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8012744:	68fb      	ldr	r3, [r7, #12]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	695a      	ldr	r2, [r3, #20]
 801274a:	68fb      	ldr	r3, [r7, #12]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	f042 0201 	orr.w	r2, r2, #1
 8012752:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8012754:	68fb      	ldr	r3, [r7, #12]
 8012756:	681b      	ldr	r3, [r3, #0]
 8012758:	68da      	ldr	r2, [r3, #12]
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	681b      	ldr	r3, [r3, #0]
 801275e:	f042 0220 	orr.w	r2, r2, #32
 8012762:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012764:	2300      	movs	r3, #0
}
 8012766:	4618      	mov	r0, r3
 8012768:	3714      	adds	r7, #20
 801276a:	46bd      	mov	sp, r7
 801276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012770:	4770      	bx	lr

08012772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8012772:	b480      	push	{r7}
 8012774:	b095      	sub	sp, #84	@ 0x54
 8012776:	af00      	add	r7, sp, #0
 8012778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	681b      	ldr	r3, [r3, #0]
 801277e:	330c      	adds	r3, #12
 8012780:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012784:	e853 3f00 	ldrex	r3, [r3]
 8012788:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801278a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801278c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	330c      	adds	r3, #12
 8012798:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801279a:	643a      	str	r2, [r7, #64]	@ 0x40
 801279c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801279e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80127a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80127a2:	e841 2300 	strex	r3, r2, [r1]
 80127a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80127a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d1e5      	bne.n	801277a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	3314      	adds	r3, #20
 80127b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127b6:	6a3b      	ldr	r3, [r7, #32]
 80127b8:	e853 3f00 	ldrex	r3, [r3]
 80127bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80127be:	69fb      	ldr	r3, [r7, #28]
 80127c0:	f023 0301 	bic.w	r3, r3, #1
 80127c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	3314      	adds	r3, #20
 80127cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80127ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80127d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80127d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80127d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80127d6:	e841 2300 	strex	r3, r2, [r1]
 80127da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80127dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d1e5      	bne.n	80127ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80127e2:	687b      	ldr	r3, [r7, #4]
 80127e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80127e6:	2b01      	cmp	r3, #1
 80127e8:	d119      	bne.n	801281e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	330c      	adds	r3, #12
 80127f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	e853 3f00 	ldrex	r3, [r3]
 80127f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	f023 0310 	bic.w	r3, r3, #16
 8012800:	647b      	str	r3, [r7, #68]	@ 0x44
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	330c      	adds	r3, #12
 8012808:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801280a:	61ba      	str	r2, [r7, #24]
 801280c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801280e:	6979      	ldr	r1, [r7, #20]
 8012810:	69ba      	ldr	r2, [r7, #24]
 8012812:	e841 2300 	strex	r3, r2, [r1]
 8012816:	613b      	str	r3, [r7, #16]
   return(result);
 8012818:	693b      	ldr	r3, [r7, #16]
 801281a:	2b00      	cmp	r3, #0
 801281c:	d1e5      	bne.n	80127ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2220      	movs	r2, #32
 8012822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	2200      	movs	r2, #0
 801282a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 801282c:	bf00      	nop
 801282e:	3754      	adds	r7, #84	@ 0x54
 8012830:	46bd      	mov	sp, r7
 8012832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012836:	4770      	bx	lr

08012838 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8012838:	b580      	push	{r7, lr}
 801283a:	b084      	sub	sp, #16
 801283c:	af00      	add	r7, sp, #0
 801283e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012844:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	2200      	movs	r2, #0
 801284a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801284c:	68f8      	ldr	r0, [r7, #12]
 801284e:	f7fd ff73 	bl	8010738 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8012852:	bf00      	nop
 8012854:	3710      	adds	r7, #16
 8012856:	46bd      	mov	sp, r7
 8012858:	bd80      	pop	{r7, pc}

0801285a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801285a:	b480      	push	{r7}
 801285c:	b085      	sub	sp, #20
 801285e:	af00      	add	r7, sp, #0
 8012860:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012868:	b2db      	uxtb	r3, r3
 801286a:	2b21      	cmp	r3, #33	@ 0x21
 801286c:	d13e      	bne.n	80128ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	689b      	ldr	r3, [r3, #8]
 8012872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012876:	d114      	bne.n	80128a2 <UART_Transmit_IT+0x48>
 8012878:	687b      	ldr	r3, [r7, #4]
 801287a:	691b      	ldr	r3, [r3, #16]
 801287c:	2b00      	cmp	r3, #0
 801287e:	d110      	bne.n	80128a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	6a1b      	ldr	r3, [r3, #32]
 8012884:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	881b      	ldrh	r3, [r3, #0]
 801288a:	461a      	mov	r2, r3
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8012894:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	6a1b      	ldr	r3, [r3, #32]
 801289a:	1c9a      	adds	r2, r3, #2
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	621a      	str	r2, [r3, #32]
 80128a0:	e008      	b.n	80128b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	6a1b      	ldr	r3, [r3, #32]
 80128a6:	1c59      	adds	r1, r3, #1
 80128a8:	687a      	ldr	r2, [r7, #4]
 80128aa:	6211      	str	r1, [r2, #32]
 80128ac:	781a      	ldrb	r2, [r3, #0]
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80128b8:	b29b      	uxth	r3, r3
 80128ba:	3b01      	subs	r3, #1
 80128bc:	b29b      	uxth	r3, r3
 80128be:	687a      	ldr	r2, [r7, #4]
 80128c0:	4619      	mov	r1, r3
 80128c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d10f      	bne.n	80128e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	68da      	ldr	r2, [r3, #12]
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	681b      	ldr	r3, [r3, #0]
 80128d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80128d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80128d8:	687b      	ldr	r3, [r7, #4]
 80128da:	681b      	ldr	r3, [r3, #0]
 80128dc:	68da      	ldr	r2, [r3, #12]
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	681b      	ldr	r3, [r3, #0]
 80128e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80128e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80128e8:	2300      	movs	r3, #0
 80128ea:	e000      	b.n	80128ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80128ec:	2302      	movs	r3, #2
  }
}
 80128ee:	4618      	mov	r0, r3
 80128f0:	3714      	adds	r7, #20
 80128f2:	46bd      	mov	sp, r7
 80128f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f8:	4770      	bx	lr

080128fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80128fa:	b580      	push	{r7, lr}
 80128fc:	b082      	sub	sp, #8
 80128fe:	af00      	add	r7, sp, #0
 8012900:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	68da      	ldr	r2, [r3, #12]
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012910:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	2220      	movs	r2, #32
 8012916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 801291a:	6878      	ldr	r0, [r7, #4]
 801291c:	f7ff fe80 	bl	8012620 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8012920:	2300      	movs	r3, #0
}
 8012922:	4618      	mov	r0, r3
 8012924:	3708      	adds	r7, #8
 8012926:	46bd      	mov	sp, r7
 8012928:	bd80      	pop	{r7, pc}

0801292a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 801292a:	b580      	push	{r7, lr}
 801292c:	b08c      	sub	sp, #48	@ 0x30
 801292e:	af00      	add	r7, sp, #0
 8012930:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8012932:	2300      	movs	r3, #0
 8012934:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8012936:	2300      	movs	r3, #0
 8012938:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801293a:	687b      	ldr	r3, [r7, #4]
 801293c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012940:	b2db      	uxtb	r3, r3
 8012942:	2b22      	cmp	r3, #34	@ 0x22
 8012944:	f040 80aa 	bne.w	8012a9c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012948:	687b      	ldr	r3, [r7, #4]
 801294a:	689b      	ldr	r3, [r3, #8]
 801294c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012950:	d115      	bne.n	801297e <UART_Receive_IT+0x54>
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	691b      	ldr	r3, [r3, #16]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d111      	bne.n	801297e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801295e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	681b      	ldr	r3, [r3, #0]
 8012964:	685b      	ldr	r3, [r3, #4]
 8012966:	b29b      	uxth	r3, r3
 8012968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801296c:	b29a      	uxth	r2, r3
 801296e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012970:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012976:	1c9a      	adds	r2, r3, #2
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	629a      	str	r2, [r3, #40]	@ 0x28
 801297c:	e024      	b.n	80129c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012982:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	689b      	ldr	r3, [r3, #8]
 8012988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801298c:	d007      	beq.n	801299e <UART_Receive_IT+0x74>
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	689b      	ldr	r3, [r3, #8]
 8012992:	2b00      	cmp	r3, #0
 8012994:	d10a      	bne.n	80129ac <UART_Receive_IT+0x82>
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	691b      	ldr	r3, [r3, #16]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d106      	bne.n	80129ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	685b      	ldr	r3, [r3, #4]
 80129a4:	b2da      	uxtb	r2, r3
 80129a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129a8:	701a      	strb	r2, [r3, #0]
 80129aa:	e008      	b.n	80129be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	681b      	ldr	r3, [r3, #0]
 80129b0:	685b      	ldr	r3, [r3, #4]
 80129b2:	b2db      	uxtb	r3, r3
 80129b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80129b8:	b2da      	uxtb	r2, r3
 80129ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129c2:	1c5a      	adds	r2, r3, #1
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80129c8:	687b      	ldr	r3, [r7, #4]
 80129ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80129cc:	b29b      	uxth	r3, r3
 80129ce:	3b01      	subs	r3, #1
 80129d0:	b29b      	uxth	r3, r3
 80129d2:	687a      	ldr	r2, [r7, #4]
 80129d4:	4619      	mov	r1, r3
 80129d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d15d      	bne.n	8012a98 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	68da      	ldr	r2, [r3, #12]
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	f022 0220 	bic.w	r2, r2, #32
 80129ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80129ec:	687b      	ldr	r3, [r7, #4]
 80129ee:	681b      	ldr	r3, [r3, #0]
 80129f0:	68da      	ldr	r2, [r3, #12]
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80129fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80129fc:	687b      	ldr	r3, [r7, #4]
 80129fe:	681b      	ldr	r3, [r3, #0]
 8012a00:	695a      	ldr	r2, [r3, #20]
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	f022 0201 	bic.w	r2, r2, #1
 8012a0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	2220      	movs	r2, #32
 8012a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	2200      	movs	r2, #0
 8012a18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a1e:	2b01      	cmp	r3, #1
 8012a20:	d135      	bne.n	8012a8e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012a22:	687b      	ldr	r3, [r7, #4]
 8012a24:	2200      	movs	r2, #0
 8012a26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012a28:	687b      	ldr	r3, [r7, #4]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	330c      	adds	r3, #12
 8012a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012a30:	697b      	ldr	r3, [r7, #20]
 8012a32:	e853 3f00 	ldrex	r3, [r3]
 8012a36:	613b      	str	r3, [r7, #16]
   return(result);
 8012a38:	693b      	ldr	r3, [r7, #16]
 8012a3a:	f023 0310 	bic.w	r3, r3, #16
 8012a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012a40:	687b      	ldr	r3, [r7, #4]
 8012a42:	681b      	ldr	r3, [r3, #0]
 8012a44:	330c      	adds	r3, #12
 8012a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a48:	623a      	str	r2, [r7, #32]
 8012a4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012a4c:	69f9      	ldr	r1, [r7, #28]
 8012a4e:	6a3a      	ldr	r2, [r7, #32]
 8012a50:	e841 2300 	strex	r3, r2, [r1]
 8012a54:	61bb      	str	r3, [r7, #24]
   return(result);
 8012a56:	69bb      	ldr	r3, [r7, #24]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	d1e5      	bne.n	8012a28 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	681b      	ldr	r3, [r3, #0]
 8012a60:	681b      	ldr	r3, [r3, #0]
 8012a62:	f003 0310 	and.w	r3, r3, #16
 8012a66:	2b10      	cmp	r3, #16
 8012a68:	d10a      	bne.n	8012a80 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	60fb      	str	r3, [r7, #12]
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	681b      	ldr	r3, [r3, #0]
 8012a74:	60fb      	str	r3, [r7, #12]
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	681b      	ldr	r3, [r3, #0]
 8012a7a:	685b      	ldr	r3, [r3, #4]
 8012a7c:	60fb      	str	r3, [r7, #12]
 8012a7e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8012a84:	4619      	mov	r1, r3
 8012a86:	6878      	ldr	r0, [r7, #4]
 8012a88:	f7ff fdd4 	bl	8012634 <HAL_UARTEx_RxEventCallback>
 8012a8c:	e002      	b.n	8012a94 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8012a8e:	6878      	ldr	r0, [r7, #4]
 8012a90:	f7fd fe02 	bl	8010698 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8012a94:	2300      	movs	r3, #0
 8012a96:	e002      	b.n	8012a9e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8012a98:	2300      	movs	r3, #0
 8012a9a:	e000      	b.n	8012a9e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8012a9c:	2302      	movs	r3, #2
  }
}
 8012a9e:	4618      	mov	r0, r3
 8012aa0:	3730      	adds	r7, #48	@ 0x30
 8012aa2:	46bd      	mov	sp, r7
 8012aa4:	bd80      	pop	{r7, pc}
	...

08012aa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012aac:	b0c0      	sub	sp, #256	@ 0x100
 8012aae:	af00      	add	r7, sp, #0
 8012ab0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8012ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ab8:	681b      	ldr	r3, [r3, #0]
 8012aba:	691b      	ldr	r3, [r3, #16]
 8012abc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8012ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ac4:	68d9      	ldr	r1, [r3, #12]
 8012ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012aca:	681a      	ldr	r2, [r3, #0]
 8012acc:	ea40 0301 	orr.w	r3, r0, r1
 8012ad0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8012ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ad6:	689a      	ldr	r2, [r3, #8]
 8012ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012adc:	691b      	ldr	r3, [r3, #16]
 8012ade:	431a      	orrs	r2, r3
 8012ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012ae4:	695b      	ldr	r3, [r3, #20]
 8012ae6:	431a      	orrs	r2, r3
 8012ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012aec:	69db      	ldr	r3, [r3, #28]
 8012aee:	4313      	orrs	r3, r2
 8012af0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8012af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012af8:	681b      	ldr	r3, [r3, #0]
 8012afa:	68db      	ldr	r3, [r3, #12]
 8012afc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8012b00:	f021 010c 	bic.w	r1, r1, #12
 8012b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8012b0e:	430b      	orrs	r3, r1
 8012b10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8012b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	695b      	ldr	r3, [r3, #20]
 8012b1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8012b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b22:	6999      	ldr	r1, [r3, #24]
 8012b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b28:	681a      	ldr	r2, [r3, #0]
 8012b2a:	ea40 0301 	orr.w	r3, r0, r1
 8012b2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8012b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b34:	681a      	ldr	r2, [r3, #0]
 8012b36:	4b8f      	ldr	r3, [pc, #572]	@ (8012d74 <UART_SetConfig+0x2cc>)
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	d005      	beq.n	8012b48 <UART_SetConfig+0xa0>
 8012b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b40:	681a      	ldr	r2, [r3, #0]
 8012b42:	4b8d      	ldr	r3, [pc, #564]	@ (8012d78 <UART_SetConfig+0x2d0>)
 8012b44:	429a      	cmp	r2, r3
 8012b46:	d104      	bne.n	8012b52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8012b48:	f7ff f9ac 	bl	8011ea4 <HAL_RCC_GetPCLK2Freq>
 8012b4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8012b50:	e003      	b.n	8012b5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8012b52:	f7ff f993 	bl	8011e7c <HAL_RCC_GetPCLK1Freq>
 8012b56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8012b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012b5e:	69db      	ldr	r3, [r3, #28]
 8012b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012b64:	f040 810c 	bne.w	8012d80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8012b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8012b72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8012b76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8012b7a:	4622      	mov	r2, r4
 8012b7c:	462b      	mov	r3, r5
 8012b7e:	1891      	adds	r1, r2, r2
 8012b80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8012b82:	415b      	adcs	r3, r3
 8012b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8012b86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8012b8a:	4621      	mov	r1, r4
 8012b8c:	eb12 0801 	adds.w	r8, r2, r1
 8012b90:	4629      	mov	r1, r5
 8012b92:	eb43 0901 	adc.w	r9, r3, r1
 8012b96:	f04f 0200 	mov.w	r2, #0
 8012b9a:	f04f 0300 	mov.w	r3, #0
 8012b9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8012ba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8012ba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8012baa:	4690      	mov	r8, r2
 8012bac:	4699      	mov	r9, r3
 8012bae:	4623      	mov	r3, r4
 8012bb0:	eb18 0303 	adds.w	r3, r8, r3
 8012bb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8012bb8:	462b      	mov	r3, r5
 8012bba:	eb49 0303 	adc.w	r3, r9, r3
 8012bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8012bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012bc6:	685b      	ldr	r3, [r3, #4]
 8012bc8:	2200      	movs	r2, #0
 8012bca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8012bce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8012bd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8012bd6:	460b      	mov	r3, r1
 8012bd8:	18db      	adds	r3, r3, r3
 8012bda:	653b      	str	r3, [r7, #80]	@ 0x50
 8012bdc:	4613      	mov	r3, r2
 8012bde:	eb42 0303 	adc.w	r3, r2, r3
 8012be2:	657b      	str	r3, [r7, #84]	@ 0x54
 8012be4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8012be8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8012bec:	f7fd fb50 	bl	8010290 <__aeabi_uldivmod>
 8012bf0:	4602      	mov	r2, r0
 8012bf2:	460b      	mov	r3, r1
 8012bf4:	4b61      	ldr	r3, [pc, #388]	@ (8012d7c <UART_SetConfig+0x2d4>)
 8012bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8012bfa:	095b      	lsrs	r3, r3, #5
 8012bfc:	011c      	lsls	r4, r3, #4
 8012bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012c02:	2200      	movs	r2, #0
 8012c04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8012c08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8012c0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8012c10:	4642      	mov	r2, r8
 8012c12:	464b      	mov	r3, r9
 8012c14:	1891      	adds	r1, r2, r2
 8012c16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8012c18:	415b      	adcs	r3, r3
 8012c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012c1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8012c20:	4641      	mov	r1, r8
 8012c22:	eb12 0a01 	adds.w	sl, r2, r1
 8012c26:	4649      	mov	r1, r9
 8012c28:	eb43 0b01 	adc.w	fp, r3, r1
 8012c2c:	f04f 0200 	mov.w	r2, #0
 8012c30:	f04f 0300 	mov.w	r3, #0
 8012c34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8012c38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8012c3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8012c40:	4692      	mov	sl, r2
 8012c42:	469b      	mov	fp, r3
 8012c44:	4643      	mov	r3, r8
 8012c46:	eb1a 0303 	adds.w	r3, sl, r3
 8012c4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012c4e:	464b      	mov	r3, r9
 8012c50:	eb4b 0303 	adc.w	r3, fp, r3
 8012c54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8012c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012c5c:	685b      	ldr	r3, [r3, #4]
 8012c5e:	2200      	movs	r2, #0
 8012c60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8012c64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8012c68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8012c6c:	460b      	mov	r3, r1
 8012c6e:	18db      	adds	r3, r3, r3
 8012c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8012c72:	4613      	mov	r3, r2
 8012c74:	eb42 0303 	adc.w	r3, r2, r3
 8012c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8012c7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8012c7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8012c82:	f7fd fb05 	bl	8010290 <__aeabi_uldivmod>
 8012c86:	4602      	mov	r2, r0
 8012c88:	460b      	mov	r3, r1
 8012c8a:	4611      	mov	r1, r2
 8012c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8012d7c <UART_SetConfig+0x2d4>)
 8012c8e:	fba3 2301 	umull	r2, r3, r3, r1
 8012c92:	095b      	lsrs	r3, r3, #5
 8012c94:	2264      	movs	r2, #100	@ 0x64
 8012c96:	fb02 f303 	mul.w	r3, r2, r3
 8012c9a:	1acb      	subs	r3, r1, r3
 8012c9c:	00db      	lsls	r3, r3, #3
 8012c9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8012ca2:	4b36      	ldr	r3, [pc, #216]	@ (8012d7c <UART_SetConfig+0x2d4>)
 8012ca4:	fba3 2302 	umull	r2, r3, r3, r2
 8012ca8:	095b      	lsrs	r3, r3, #5
 8012caa:	005b      	lsls	r3, r3, #1
 8012cac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8012cb0:	441c      	add	r4, r3
 8012cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012cbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8012cc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8012cc4:	4642      	mov	r2, r8
 8012cc6:	464b      	mov	r3, r9
 8012cc8:	1891      	adds	r1, r2, r2
 8012cca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8012ccc:	415b      	adcs	r3, r3
 8012cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012cd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8012cd4:	4641      	mov	r1, r8
 8012cd6:	1851      	adds	r1, r2, r1
 8012cd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8012cda:	4649      	mov	r1, r9
 8012cdc:	414b      	adcs	r3, r1
 8012cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8012ce0:	f04f 0200 	mov.w	r2, #0
 8012ce4:	f04f 0300 	mov.w	r3, #0
 8012ce8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8012cec:	4659      	mov	r1, fp
 8012cee:	00cb      	lsls	r3, r1, #3
 8012cf0:	4651      	mov	r1, sl
 8012cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012cf6:	4651      	mov	r1, sl
 8012cf8:	00ca      	lsls	r2, r1, #3
 8012cfa:	4610      	mov	r0, r2
 8012cfc:	4619      	mov	r1, r3
 8012cfe:	4603      	mov	r3, r0
 8012d00:	4642      	mov	r2, r8
 8012d02:	189b      	adds	r3, r3, r2
 8012d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8012d08:	464b      	mov	r3, r9
 8012d0a:	460a      	mov	r2, r1
 8012d0c:	eb42 0303 	adc.w	r3, r2, r3
 8012d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8012d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012d18:	685b      	ldr	r3, [r3, #4]
 8012d1a:	2200      	movs	r2, #0
 8012d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8012d20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8012d24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8012d28:	460b      	mov	r3, r1
 8012d2a:	18db      	adds	r3, r3, r3
 8012d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8012d2e:	4613      	mov	r3, r2
 8012d30:	eb42 0303 	adc.w	r3, r2, r3
 8012d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012d36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8012d3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8012d3e:	f7fd faa7 	bl	8010290 <__aeabi_uldivmod>
 8012d42:	4602      	mov	r2, r0
 8012d44:	460b      	mov	r3, r1
 8012d46:	4b0d      	ldr	r3, [pc, #52]	@ (8012d7c <UART_SetConfig+0x2d4>)
 8012d48:	fba3 1302 	umull	r1, r3, r3, r2
 8012d4c:	095b      	lsrs	r3, r3, #5
 8012d4e:	2164      	movs	r1, #100	@ 0x64
 8012d50:	fb01 f303 	mul.w	r3, r1, r3
 8012d54:	1ad3      	subs	r3, r2, r3
 8012d56:	00db      	lsls	r3, r3, #3
 8012d58:	3332      	adds	r3, #50	@ 0x32
 8012d5a:	4a08      	ldr	r2, [pc, #32]	@ (8012d7c <UART_SetConfig+0x2d4>)
 8012d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8012d60:	095b      	lsrs	r3, r3, #5
 8012d62:	f003 0207 	and.w	r2, r3, #7
 8012d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	4422      	add	r2, r4
 8012d6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8012d70:	e106      	b.n	8012f80 <UART_SetConfig+0x4d8>
 8012d72:	bf00      	nop
 8012d74:	40011000 	.word	0x40011000
 8012d78:	40011400 	.word	0x40011400
 8012d7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8012d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012d84:	2200      	movs	r2, #0
 8012d86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8012d8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8012d8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8012d92:	4642      	mov	r2, r8
 8012d94:	464b      	mov	r3, r9
 8012d96:	1891      	adds	r1, r2, r2
 8012d98:	6239      	str	r1, [r7, #32]
 8012d9a:	415b      	adcs	r3, r3
 8012d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012d9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8012da2:	4641      	mov	r1, r8
 8012da4:	1854      	adds	r4, r2, r1
 8012da6:	4649      	mov	r1, r9
 8012da8:	eb43 0501 	adc.w	r5, r3, r1
 8012dac:	f04f 0200 	mov.w	r2, #0
 8012db0:	f04f 0300 	mov.w	r3, #0
 8012db4:	00eb      	lsls	r3, r5, #3
 8012db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8012dba:	00e2      	lsls	r2, r4, #3
 8012dbc:	4614      	mov	r4, r2
 8012dbe:	461d      	mov	r5, r3
 8012dc0:	4643      	mov	r3, r8
 8012dc2:	18e3      	adds	r3, r4, r3
 8012dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8012dc8:	464b      	mov	r3, r9
 8012dca:	eb45 0303 	adc.w	r3, r5, r3
 8012dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8012dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012dd6:	685b      	ldr	r3, [r3, #4]
 8012dd8:	2200      	movs	r2, #0
 8012dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8012dde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8012de2:	f04f 0200 	mov.w	r2, #0
 8012de6:	f04f 0300 	mov.w	r3, #0
 8012dea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8012dee:	4629      	mov	r1, r5
 8012df0:	008b      	lsls	r3, r1, #2
 8012df2:	4621      	mov	r1, r4
 8012df4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012df8:	4621      	mov	r1, r4
 8012dfa:	008a      	lsls	r2, r1, #2
 8012dfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8012e00:	f7fd fa46 	bl	8010290 <__aeabi_uldivmod>
 8012e04:	4602      	mov	r2, r0
 8012e06:	460b      	mov	r3, r1
 8012e08:	4b60      	ldr	r3, [pc, #384]	@ (8012f8c <UART_SetConfig+0x4e4>)
 8012e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8012e0e:	095b      	lsrs	r3, r3, #5
 8012e10:	011c      	lsls	r4, r3, #4
 8012e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012e16:	2200      	movs	r2, #0
 8012e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8012e1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8012e20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8012e24:	4642      	mov	r2, r8
 8012e26:	464b      	mov	r3, r9
 8012e28:	1891      	adds	r1, r2, r2
 8012e2a:	61b9      	str	r1, [r7, #24]
 8012e2c:	415b      	adcs	r3, r3
 8012e2e:	61fb      	str	r3, [r7, #28]
 8012e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8012e34:	4641      	mov	r1, r8
 8012e36:	1851      	adds	r1, r2, r1
 8012e38:	6139      	str	r1, [r7, #16]
 8012e3a:	4649      	mov	r1, r9
 8012e3c:	414b      	adcs	r3, r1
 8012e3e:	617b      	str	r3, [r7, #20]
 8012e40:	f04f 0200 	mov.w	r2, #0
 8012e44:	f04f 0300 	mov.w	r3, #0
 8012e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8012e4c:	4659      	mov	r1, fp
 8012e4e:	00cb      	lsls	r3, r1, #3
 8012e50:	4651      	mov	r1, sl
 8012e52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012e56:	4651      	mov	r1, sl
 8012e58:	00ca      	lsls	r2, r1, #3
 8012e5a:	4610      	mov	r0, r2
 8012e5c:	4619      	mov	r1, r3
 8012e5e:	4603      	mov	r3, r0
 8012e60:	4642      	mov	r2, r8
 8012e62:	189b      	adds	r3, r3, r2
 8012e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8012e68:	464b      	mov	r3, r9
 8012e6a:	460a      	mov	r2, r1
 8012e6c:	eb42 0303 	adc.w	r3, r2, r3
 8012e70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8012e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012e78:	685b      	ldr	r3, [r3, #4]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8012e7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8012e80:	f04f 0200 	mov.w	r2, #0
 8012e84:	f04f 0300 	mov.w	r3, #0
 8012e88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8012e8c:	4649      	mov	r1, r9
 8012e8e:	008b      	lsls	r3, r1, #2
 8012e90:	4641      	mov	r1, r8
 8012e92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012e96:	4641      	mov	r1, r8
 8012e98:	008a      	lsls	r2, r1, #2
 8012e9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8012e9e:	f7fd f9f7 	bl	8010290 <__aeabi_uldivmod>
 8012ea2:	4602      	mov	r2, r0
 8012ea4:	460b      	mov	r3, r1
 8012ea6:	4611      	mov	r1, r2
 8012ea8:	4b38      	ldr	r3, [pc, #224]	@ (8012f8c <UART_SetConfig+0x4e4>)
 8012eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8012eae:	095b      	lsrs	r3, r3, #5
 8012eb0:	2264      	movs	r2, #100	@ 0x64
 8012eb2:	fb02 f303 	mul.w	r3, r2, r3
 8012eb6:	1acb      	subs	r3, r1, r3
 8012eb8:	011b      	lsls	r3, r3, #4
 8012eba:	3332      	adds	r3, #50	@ 0x32
 8012ebc:	4a33      	ldr	r2, [pc, #204]	@ (8012f8c <UART_SetConfig+0x4e4>)
 8012ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8012ec2:	095b      	lsrs	r3, r3, #5
 8012ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012ec8:	441c      	add	r4, r3
 8012eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8012ece:	2200      	movs	r2, #0
 8012ed0:	673b      	str	r3, [r7, #112]	@ 0x70
 8012ed2:	677a      	str	r2, [r7, #116]	@ 0x74
 8012ed4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8012ed8:	4642      	mov	r2, r8
 8012eda:	464b      	mov	r3, r9
 8012edc:	1891      	adds	r1, r2, r2
 8012ede:	60b9      	str	r1, [r7, #8]
 8012ee0:	415b      	adcs	r3, r3
 8012ee2:	60fb      	str	r3, [r7, #12]
 8012ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8012ee8:	4641      	mov	r1, r8
 8012eea:	1851      	adds	r1, r2, r1
 8012eec:	6039      	str	r1, [r7, #0]
 8012eee:	4649      	mov	r1, r9
 8012ef0:	414b      	adcs	r3, r1
 8012ef2:	607b      	str	r3, [r7, #4]
 8012ef4:	f04f 0200 	mov.w	r2, #0
 8012ef8:	f04f 0300 	mov.w	r3, #0
 8012efc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8012f00:	4659      	mov	r1, fp
 8012f02:	00cb      	lsls	r3, r1, #3
 8012f04:	4651      	mov	r1, sl
 8012f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8012f0a:	4651      	mov	r1, sl
 8012f0c:	00ca      	lsls	r2, r1, #3
 8012f0e:	4610      	mov	r0, r2
 8012f10:	4619      	mov	r1, r3
 8012f12:	4603      	mov	r3, r0
 8012f14:	4642      	mov	r2, r8
 8012f16:	189b      	adds	r3, r3, r2
 8012f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012f1a:	464b      	mov	r3, r9
 8012f1c:	460a      	mov	r2, r1
 8012f1e:	eb42 0303 	adc.w	r3, r2, r3
 8012f22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012f28:	685b      	ldr	r3, [r3, #4]
 8012f2a:	2200      	movs	r2, #0
 8012f2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8012f2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8012f30:	f04f 0200 	mov.w	r2, #0
 8012f34:	f04f 0300 	mov.w	r3, #0
 8012f38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8012f3c:	4649      	mov	r1, r9
 8012f3e:	008b      	lsls	r3, r1, #2
 8012f40:	4641      	mov	r1, r8
 8012f42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8012f46:	4641      	mov	r1, r8
 8012f48:	008a      	lsls	r2, r1, #2
 8012f4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8012f4e:	f7fd f99f 	bl	8010290 <__aeabi_uldivmod>
 8012f52:	4602      	mov	r2, r0
 8012f54:	460b      	mov	r3, r1
 8012f56:	4b0d      	ldr	r3, [pc, #52]	@ (8012f8c <UART_SetConfig+0x4e4>)
 8012f58:	fba3 1302 	umull	r1, r3, r3, r2
 8012f5c:	095b      	lsrs	r3, r3, #5
 8012f5e:	2164      	movs	r1, #100	@ 0x64
 8012f60:	fb01 f303 	mul.w	r3, r1, r3
 8012f64:	1ad3      	subs	r3, r2, r3
 8012f66:	011b      	lsls	r3, r3, #4
 8012f68:	3332      	adds	r3, #50	@ 0x32
 8012f6a:	4a08      	ldr	r2, [pc, #32]	@ (8012f8c <UART_SetConfig+0x4e4>)
 8012f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8012f70:	095b      	lsrs	r3, r3, #5
 8012f72:	f003 020f 	and.w	r2, r3, #15
 8012f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	4422      	add	r2, r4
 8012f7e:	609a      	str	r2, [r3, #8]
}
 8012f80:	bf00      	nop
 8012f82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8012f86:	46bd      	mov	sp, r7
 8012f88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012f8c:	51eb851f 	.word	0x51eb851f

08012f90 <std>:
 8012f90:	2300      	movs	r3, #0
 8012f92:	b510      	push	{r4, lr}
 8012f94:	4604      	mov	r4, r0
 8012f96:	e9c0 3300 	strd	r3, r3, [r0]
 8012f9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012f9e:	6083      	str	r3, [r0, #8]
 8012fa0:	8181      	strh	r1, [r0, #12]
 8012fa2:	6643      	str	r3, [r0, #100]	@ 0x64
 8012fa4:	81c2      	strh	r2, [r0, #14]
 8012fa6:	6183      	str	r3, [r0, #24]
 8012fa8:	4619      	mov	r1, r3
 8012faa:	2208      	movs	r2, #8
 8012fac:	305c      	adds	r0, #92	@ 0x5c
 8012fae:	f000 f9f9 	bl	80133a4 <memset>
 8012fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8012fe8 <std+0x58>)
 8012fb4:	6263      	str	r3, [r4, #36]	@ 0x24
 8012fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8012fec <std+0x5c>)
 8012fb8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012fba:	4b0d      	ldr	r3, [pc, #52]	@ (8012ff0 <std+0x60>)
 8012fbc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8012ff4 <std+0x64>)
 8012fc0:	6323      	str	r3, [r4, #48]	@ 0x30
 8012fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8012ff8 <std+0x68>)
 8012fc4:	6224      	str	r4, [r4, #32]
 8012fc6:	429c      	cmp	r4, r3
 8012fc8:	d006      	beq.n	8012fd8 <std+0x48>
 8012fca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012fce:	4294      	cmp	r4, r2
 8012fd0:	d002      	beq.n	8012fd8 <std+0x48>
 8012fd2:	33d0      	adds	r3, #208	@ 0xd0
 8012fd4:	429c      	cmp	r4, r3
 8012fd6:	d105      	bne.n	8012fe4 <std+0x54>
 8012fd8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012fdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012fe0:	f000 ba6c 	b.w	80134bc <__retarget_lock_init_recursive>
 8012fe4:	bd10      	pop	{r4, pc}
 8012fe6:	bf00      	nop
 8012fe8:	080131f5 	.word	0x080131f5
 8012fec:	08013217 	.word	0x08013217
 8012ff0:	0801324f 	.word	0x0801324f
 8012ff4:	08013273 	.word	0x08013273
 8012ff8:	20000158 	.word	0x20000158

08012ffc <stdio_exit_handler>:
 8012ffc:	4a02      	ldr	r2, [pc, #8]	@ (8013008 <stdio_exit_handler+0xc>)
 8012ffe:	4903      	ldr	r1, [pc, #12]	@ (801300c <stdio_exit_handler+0x10>)
 8013000:	4803      	ldr	r0, [pc, #12]	@ (8013010 <stdio_exit_handler+0x14>)
 8013002:	f000 b869 	b.w	80130d8 <_fwalk_sglue>
 8013006:	bf00      	nop
 8013008:	2000000c 	.word	0x2000000c
 801300c:	08013d59 	.word	0x08013d59
 8013010:	2000001c 	.word	0x2000001c

08013014 <cleanup_stdio>:
 8013014:	6841      	ldr	r1, [r0, #4]
 8013016:	4b0c      	ldr	r3, [pc, #48]	@ (8013048 <cleanup_stdio+0x34>)
 8013018:	4299      	cmp	r1, r3
 801301a:	b510      	push	{r4, lr}
 801301c:	4604      	mov	r4, r0
 801301e:	d001      	beq.n	8013024 <cleanup_stdio+0x10>
 8013020:	f000 fe9a 	bl	8013d58 <_fflush_r>
 8013024:	68a1      	ldr	r1, [r4, #8]
 8013026:	4b09      	ldr	r3, [pc, #36]	@ (801304c <cleanup_stdio+0x38>)
 8013028:	4299      	cmp	r1, r3
 801302a:	d002      	beq.n	8013032 <cleanup_stdio+0x1e>
 801302c:	4620      	mov	r0, r4
 801302e:	f000 fe93 	bl	8013d58 <_fflush_r>
 8013032:	68e1      	ldr	r1, [r4, #12]
 8013034:	4b06      	ldr	r3, [pc, #24]	@ (8013050 <cleanup_stdio+0x3c>)
 8013036:	4299      	cmp	r1, r3
 8013038:	d004      	beq.n	8013044 <cleanup_stdio+0x30>
 801303a:	4620      	mov	r0, r4
 801303c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013040:	f000 be8a 	b.w	8013d58 <_fflush_r>
 8013044:	bd10      	pop	{r4, pc}
 8013046:	bf00      	nop
 8013048:	20000158 	.word	0x20000158
 801304c:	200001c0 	.word	0x200001c0
 8013050:	20000228 	.word	0x20000228

08013054 <global_stdio_init.part.0>:
 8013054:	b510      	push	{r4, lr}
 8013056:	4b0b      	ldr	r3, [pc, #44]	@ (8013084 <global_stdio_init.part.0+0x30>)
 8013058:	4c0b      	ldr	r4, [pc, #44]	@ (8013088 <global_stdio_init.part.0+0x34>)
 801305a:	4a0c      	ldr	r2, [pc, #48]	@ (801308c <global_stdio_init.part.0+0x38>)
 801305c:	601a      	str	r2, [r3, #0]
 801305e:	4620      	mov	r0, r4
 8013060:	2200      	movs	r2, #0
 8013062:	2104      	movs	r1, #4
 8013064:	f7ff ff94 	bl	8012f90 <std>
 8013068:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801306c:	2201      	movs	r2, #1
 801306e:	2109      	movs	r1, #9
 8013070:	f7ff ff8e 	bl	8012f90 <std>
 8013074:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013078:	2202      	movs	r2, #2
 801307a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801307e:	2112      	movs	r1, #18
 8013080:	f7ff bf86 	b.w	8012f90 <std>
 8013084:	20000290 	.word	0x20000290
 8013088:	20000158 	.word	0x20000158
 801308c:	08012ffd 	.word	0x08012ffd

08013090 <__sfp_lock_acquire>:
 8013090:	4801      	ldr	r0, [pc, #4]	@ (8013098 <__sfp_lock_acquire+0x8>)
 8013092:	f000 ba14 	b.w	80134be <__retarget_lock_acquire_recursive>
 8013096:	bf00      	nop
 8013098:	20000299 	.word	0x20000299

0801309c <__sfp_lock_release>:
 801309c:	4801      	ldr	r0, [pc, #4]	@ (80130a4 <__sfp_lock_release+0x8>)
 801309e:	f000 ba0f 	b.w	80134c0 <__retarget_lock_release_recursive>
 80130a2:	bf00      	nop
 80130a4:	20000299 	.word	0x20000299

080130a8 <__sinit>:
 80130a8:	b510      	push	{r4, lr}
 80130aa:	4604      	mov	r4, r0
 80130ac:	f7ff fff0 	bl	8013090 <__sfp_lock_acquire>
 80130b0:	6a23      	ldr	r3, [r4, #32]
 80130b2:	b11b      	cbz	r3, 80130bc <__sinit+0x14>
 80130b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80130b8:	f7ff bff0 	b.w	801309c <__sfp_lock_release>
 80130bc:	4b04      	ldr	r3, [pc, #16]	@ (80130d0 <__sinit+0x28>)
 80130be:	6223      	str	r3, [r4, #32]
 80130c0:	4b04      	ldr	r3, [pc, #16]	@ (80130d4 <__sinit+0x2c>)
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d1f5      	bne.n	80130b4 <__sinit+0xc>
 80130c8:	f7ff ffc4 	bl	8013054 <global_stdio_init.part.0>
 80130cc:	e7f2      	b.n	80130b4 <__sinit+0xc>
 80130ce:	bf00      	nop
 80130d0:	08013015 	.word	0x08013015
 80130d4:	20000290 	.word	0x20000290

080130d8 <_fwalk_sglue>:
 80130d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130dc:	4607      	mov	r7, r0
 80130de:	4688      	mov	r8, r1
 80130e0:	4614      	mov	r4, r2
 80130e2:	2600      	movs	r6, #0
 80130e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80130e8:	f1b9 0901 	subs.w	r9, r9, #1
 80130ec:	d505      	bpl.n	80130fa <_fwalk_sglue+0x22>
 80130ee:	6824      	ldr	r4, [r4, #0]
 80130f0:	2c00      	cmp	r4, #0
 80130f2:	d1f7      	bne.n	80130e4 <_fwalk_sglue+0xc>
 80130f4:	4630      	mov	r0, r6
 80130f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130fa:	89ab      	ldrh	r3, [r5, #12]
 80130fc:	2b01      	cmp	r3, #1
 80130fe:	d907      	bls.n	8013110 <_fwalk_sglue+0x38>
 8013100:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013104:	3301      	adds	r3, #1
 8013106:	d003      	beq.n	8013110 <_fwalk_sglue+0x38>
 8013108:	4629      	mov	r1, r5
 801310a:	4638      	mov	r0, r7
 801310c:	47c0      	blx	r8
 801310e:	4306      	orrs	r6, r0
 8013110:	3568      	adds	r5, #104	@ 0x68
 8013112:	e7e9      	b.n	80130e8 <_fwalk_sglue+0x10>

08013114 <iprintf>:
 8013114:	b40f      	push	{r0, r1, r2, r3}
 8013116:	b507      	push	{r0, r1, r2, lr}
 8013118:	4906      	ldr	r1, [pc, #24]	@ (8013134 <iprintf+0x20>)
 801311a:	ab04      	add	r3, sp, #16
 801311c:	6808      	ldr	r0, [r1, #0]
 801311e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013122:	6881      	ldr	r1, [r0, #8]
 8013124:	9301      	str	r3, [sp, #4]
 8013126:	f000 faef 	bl	8013708 <_vfiprintf_r>
 801312a:	b003      	add	sp, #12
 801312c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013130:	b004      	add	sp, #16
 8013132:	4770      	bx	lr
 8013134:	20000018 	.word	0x20000018

08013138 <_puts_r>:
 8013138:	6a03      	ldr	r3, [r0, #32]
 801313a:	b570      	push	{r4, r5, r6, lr}
 801313c:	6884      	ldr	r4, [r0, #8]
 801313e:	4605      	mov	r5, r0
 8013140:	460e      	mov	r6, r1
 8013142:	b90b      	cbnz	r3, 8013148 <_puts_r+0x10>
 8013144:	f7ff ffb0 	bl	80130a8 <__sinit>
 8013148:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801314a:	07db      	lsls	r3, r3, #31
 801314c:	d405      	bmi.n	801315a <_puts_r+0x22>
 801314e:	89a3      	ldrh	r3, [r4, #12]
 8013150:	0598      	lsls	r0, r3, #22
 8013152:	d402      	bmi.n	801315a <_puts_r+0x22>
 8013154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013156:	f000 f9b2 	bl	80134be <__retarget_lock_acquire_recursive>
 801315a:	89a3      	ldrh	r3, [r4, #12]
 801315c:	0719      	lsls	r1, r3, #28
 801315e:	d502      	bpl.n	8013166 <_puts_r+0x2e>
 8013160:	6923      	ldr	r3, [r4, #16]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d135      	bne.n	80131d2 <_puts_r+0x9a>
 8013166:	4621      	mov	r1, r4
 8013168:	4628      	mov	r0, r5
 801316a:	f000 f8c5 	bl	80132f8 <__swsetup_r>
 801316e:	b380      	cbz	r0, 80131d2 <_puts_r+0x9a>
 8013170:	f04f 35ff 	mov.w	r5, #4294967295
 8013174:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013176:	07da      	lsls	r2, r3, #31
 8013178:	d405      	bmi.n	8013186 <_puts_r+0x4e>
 801317a:	89a3      	ldrh	r3, [r4, #12]
 801317c:	059b      	lsls	r3, r3, #22
 801317e:	d402      	bmi.n	8013186 <_puts_r+0x4e>
 8013180:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013182:	f000 f99d 	bl	80134c0 <__retarget_lock_release_recursive>
 8013186:	4628      	mov	r0, r5
 8013188:	bd70      	pop	{r4, r5, r6, pc}
 801318a:	2b00      	cmp	r3, #0
 801318c:	da04      	bge.n	8013198 <_puts_r+0x60>
 801318e:	69a2      	ldr	r2, [r4, #24]
 8013190:	429a      	cmp	r2, r3
 8013192:	dc17      	bgt.n	80131c4 <_puts_r+0x8c>
 8013194:	290a      	cmp	r1, #10
 8013196:	d015      	beq.n	80131c4 <_puts_r+0x8c>
 8013198:	6823      	ldr	r3, [r4, #0]
 801319a:	1c5a      	adds	r2, r3, #1
 801319c:	6022      	str	r2, [r4, #0]
 801319e:	7019      	strb	r1, [r3, #0]
 80131a0:	68a3      	ldr	r3, [r4, #8]
 80131a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80131a6:	3b01      	subs	r3, #1
 80131a8:	60a3      	str	r3, [r4, #8]
 80131aa:	2900      	cmp	r1, #0
 80131ac:	d1ed      	bne.n	801318a <_puts_r+0x52>
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	da11      	bge.n	80131d6 <_puts_r+0x9e>
 80131b2:	4622      	mov	r2, r4
 80131b4:	210a      	movs	r1, #10
 80131b6:	4628      	mov	r0, r5
 80131b8:	f000 f85f 	bl	801327a <__swbuf_r>
 80131bc:	3001      	adds	r0, #1
 80131be:	d0d7      	beq.n	8013170 <_puts_r+0x38>
 80131c0:	250a      	movs	r5, #10
 80131c2:	e7d7      	b.n	8013174 <_puts_r+0x3c>
 80131c4:	4622      	mov	r2, r4
 80131c6:	4628      	mov	r0, r5
 80131c8:	f000 f857 	bl	801327a <__swbuf_r>
 80131cc:	3001      	adds	r0, #1
 80131ce:	d1e7      	bne.n	80131a0 <_puts_r+0x68>
 80131d0:	e7ce      	b.n	8013170 <_puts_r+0x38>
 80131d2:	3e01      	subs	r6, #1
 80131d4:	e7e4      	b.n	80131a0 <_puts_r+0x68>
 80131d6:	6823      	ldr	r3, [r4, #0]
 80131d8:	1c5a      	adds	r2, r3, #1
 80131da:	6022      	str	r2, [r4, #0]
 80131dc:	220a      	movs	r2, #10
 80131de:	701a      	strb	r2, [r3, #0]
 80131e0:	e7ee      	b.n	80131c0 <_puts_r+0x88>
	...

080131e4 <puts>:
 80131e4:	4b02      	ldr	r3, [pc, #8]	@ (80131f0 <puts+0xc>)
 80131e6:	4601      	mov	r1, r0
 80131e8:	6818      	ldr	r0, [r3, #0]
 80131ea:	f7ff bfa5 	b.w	8013138 <_puts_r>
 80131ee:	bf00      	nop
 80131f0:	20000018 	.word	0x20000018

080131f4 <__sread>:
 80131f4:	b510      	push	{r4, lr}
 80131f6:	460c      	mov	r4, r1
 80131f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131fc:	f000 f910 	bl	8013420 <_read_r>
 8013200:	2800      	cmp	r0, #0
 8013202:	bfab      	itete	ge
 8013204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013206:	89a3      	ldrhlt	r3, [r4, #12]
 8013208:	181b      	addge	r3, r3, r0
 801320a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801320e:	bfac      	ite	ge
 8013210:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013212:	81a3      	strhlt	r3, [r4, #12]
 8013214:	bd10      	pop	{r4, pc}

08013216 <__swrite>:
 8013216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801321a:	461f      	mov	r7, r3
 801321c:	898b      	ldrh	r3, [r1, #12]
 801321e:	05db      	lsls	r3, r3, #23
 8013220:	4605      	mov	r5, r0
 8013222:	460c      	mov	r4, r1
 8013224:	4616      	mov	r6, r2
 8013226:	d505      	bpl.n	8013234 <__swrite+0x1e>
 8013228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801322c:	2302      	movs	r3, #2
 801322e:	2200      	movs	r2, #0
 8013230:	f000 f8e4 	bl	80133fc <_lseek_r>
 8013234:	89a3      	ldrh	r3, [r4, #12]
 8013236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801323a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801323e:	81a3      	strh	r3, [r4, #12]
 8013240:	4632      	mov	r2, r6
 8013242:	463b      	mov	r3, r7
 8013244:	4628      	mov	r0, r5
 8013246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801324a:	f000 b8fb 	b.w	8013444 <_write_r>

0801324e <__sseek>:
 801324e:	b510      	push	{r4, lr}
 8013250:	460c      	mov	r4, r1
 8013252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013256:	f000 f8d1 	bl	80133fc <_lseek_r>
 801325a:	1c43      	adds	r3, r0, #1
 801325c:	89a3      	ldrh	r3, [r4, #12]
 801325e:	bf15      	itete	ne
 8013260:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801326a:	81a3      	strheq	r3, [r4, #12]
 801326c:	bf18      	it	ne
 801326e:	81a3      	strhne	r3, [r4, #12]
 8013270:	bd10      	pop	{r4, pc}

08013272 <__sclose>:
 8013272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013276:	f000 b8b1 	b.w	80133dc <_close_r>

0801327a <__swbuf_r>:
 801327a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801327c:	460e      	mov	r6, r1
 801327e:	4614      	mov	r4, r2
 8013280:	4605      	mov	r5, r0
 8013282:	b118      	cbz	r0, 801328c <__swbuf_r+0x12>
 8013284:	6a03      	ldr	r3, [r0, #32]
 8013286:	b90b      	cbnz	r3, 801328c <__swbuf_r+0x12>
 8013288:	f7ff ff0e 	bl	80130a8 <__sinit>
 801328c:	69a3      	ldr	r3, [r4, #24]
 801328e:	60a3      	str	r3, [r4, #8]
 8013290:	89a3      	ldrh	r3, [r4, #12]
 8013292:	071a      	lsls	r2, r3, #28
 8013294:	d501      	bpl.n	801329a <__swbuf_r+0x20>
 8013296:	6923      	ldr	r3, [r4, #16]
 8013298:	b943      	cbnz	r3, 80132ac <__swbuf_r+0x32>
 801329a:	4621      	mov	r1, r4
 801329c:	4628      	mov	r0, r5
 801329e:	f000 f82b 	bl	80132f8 <__swsetup_r>
 80132a2:	b118      	cbz	r0, 80132ac <__swbuf_r+0x32>
 80132a4:	f04f 37ff 	mov.w	r7, #4294967295
 80132a8:	4638      	mov	r0, r7
 80132aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132ac:	6823      	ldr	r3, [r4, #0]
 80132ae:	6922      	ldr	r2, [r4, #16]
 80132b0:	1a98      	subs	r0, r3, r2
 80132b2:	6963      	ldr	r3, [r4, #20]
 80132b4:	b2f6      	uxtb	r6, r6
 80132b6:	4283      	cmp	r3, r0
 80132b8:	4637      	mov	r7, r6
 80132ba:	dc05      	bgt.n	80132c8 <__swbuf_r+0x4e>
 80132bc:	4621      	mov	r1, r4
 80132be:	4628      	mov	r0, r5
 80132c0:	f000 fd4a 	bl	8013d58 <_fflush_r>
 80132c4:	2800      	cmp	r0, #0
 80132c6:	d1ed      	bne.n	80132a4 <__swbuf_r+0x2a>
 80132c8:	68a3      	ldr	r3, [r4, #8]
 80132ca:	3b01      	subs	r3, #1
 80132cc:	60a3      	str	r3, [r4, #8]
 80132ce:	6823      	ldr	r3, [r4, #0]
 80132d0:	1c5a      	adds	r2, r3, #1
 80132d2:	6022      	str	r2, [r4, #0]
 80132d4:	701e      	strb	r6, [r3, #0]
 80132d6:	6962      	ldr	r2, [r4, #20]
 80132d8:	1c43      	adds	r3, r0, #1
 80132da:	429a      	cmp	r2, r3
 80132dc:	d004      	beq.n	80132e8 <__swbuf_r+0x6e>
 80132de:	89a3      	ldrh	r3, [r4, #12]
 80132e0:	07db      	lsls	r3, r3, #31
 80132e2:	d5e1      	bpl.n	80132a8 <__swbuf_r+0x2e>
 80132e4:	2e0a      	cmp	r6, #10
 80132e6:	d1df      	bne.n	80132a8 <__swbuf_r+0x2e>
 80132e8:	4621      	mov	r1, r4
 80132ea:	4628      	mov	r0, r5
 80132ec:	f000 fd34 	bl	8013d58 <_fflush_r>
 80132f0:	2800      	cmp	r0, #0
 80132f2:	d0d9      	beq.n	80132a8 <__swbuf_r+0x2e>
 80132f4:	e7d6      	b.n	80132a4 <__swbuf_r+0x2a>
	...

080132f8 <__swsetup_r>:
 80132f8:	b538      	push	{r3, r4, r5, lr}
 80132fa:	4b29      	ldr	r3, [pc, #164]	@ (80133a0 <__swsetup_r+0xa8>)
 80132fc:	4605      	mov	r5, r0
 80132fe:	6818      	ldr	r0, [r3, #0]
 8013300:	460c      	mov	r4, r1
 8013302:	b118      	cbz	r0, 801330c <__swsetup_r+0x14>
 8013304:	6a03      	ldr	r3, [r0, #32]
 8013306:	b90b      	cbnz	r3, 801330c <__swsetup_r+0x14>
 8013308:	f7ff fece 	bl	80130a8 <__sinit>
 801330c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013310:	0719      	lsls	r1, r3, #28
 8013312:	d422      	bmi.n	801335a <__swsetup_r+0x62>
 8013314:	06da      	lsls	r2, r3, #27
 8013316:	d407      	bmi.n	8013328 <__swsetup_r+0x30>
 8013318:	2209      	movs	r2, #9
 801331a:	602a      	str	r2, [r5, #0]
 801331c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013320:	81a3      	strh	r3, [r4, #12]
 8013322:	f04f 30ff 	mov.w	r0, #4294967295
 8013326:	e033      	b.n	8013390 <__swsetup_r+0x98>
 8013328:	0758      	lsls	r0, r3, #29
 801332a:	d512      	bpl.n	8013352 <__swsetup_r+0x5a>
 801332c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801332e:	b141      	cbz	r1, 8013342 <__swsetup_r+0x4a>
 8013330:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013334:	4299      	cmp	r1, r3
 8013336:	d002      	beq.n	801333e <__swsetup_r+0x46>
 8013338:	4628      	mov	r0, r5
 801333a:	f000 f8c3 	bl	80134c4 <_free_r>
 801333e:	2300      	movs	r3, #0
 8013340:	6363      	str	r3, [r4, #52]	@ 0x34
 8013342:	89a3      	ldrh	r3, [r4, #12]
 8013344:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013348:	81a3      	strh	r3, [r4, #12]
 801334a:	2300      	movs	r3, #0
 801334c:	6063      	str	r3, [r4, #4]
 801334e:	6923      	ldr	r3, [r4, #16]
 8013350:	6023      	str	r3, [r4, #0]
 8013352:	89a3      	ldrh	r3, [r4, #12]
 8013354:	f043 0308 	orr.w	r3, r3, #8
 8013358:	81a3      	strh	r3, [r4, #12]
 801335a:	6923      	ldr	r3, [r4, #16]
 801335c:	b94b      	cbnz	r3, 8013372 <__swsetup_r+0x7a>
 801335e:	89a3      	ldrh	r3, [r4, #12]
 8013360:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013364:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013368:	d003      	beq.n	8013372 <__swsetup_r+0x7a>
 801336a:	4621      	mov	r1, r4
 801336c:	4628      	mov	r0, r5
 801336e:	f000 fd41 	bl	8013df4 <__smakebuf_r>
 8013372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013376:	f013 0201 	ands.w	r2, r3, #1
 801337a:	d00a      	beq.n	8013392 <__swsetup_r+0x9a>
 801337c:	2200      	movs	r2, #0
 801337e:	60a2      	str	r2, [r4, #8]
 8013380:	6962      	ldr	r2, [r4, #20]
 8013382:	4252      	negs	r2, r2
 8013384:	61a2      	str	r2, [r4, #24]
 8013386:	6922      	ldr	r2, [r4, #16]
 8013388:	b942      	cbnz	r2, 801339c <__swsetup_r+0xa4>
 801338a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801338e:	d1c5      	bne.n	801331c <__swsetup_r+0x24>
 8013390:	bd38      	pop	{r3, r4, r5, pc}
 8013392:	0799      	lsls	r1, r3, #30
 8013394:	bf58      	it	pl
 8013396:	6962      	ldrpl	r2, [r4, #20]
 8013398:	60a2      	str	r2, [r4, #8]
 801339a:	e7f4      	b.n	8013386 <__swsetup_r+0x8e>
 801339c:	2000      	movs	r0, #0
 801339e:	e7f7      	b.n	8013390 <__swsetup_r+0x98>
 80133a0:	20000018 	.word	0x20000018

080133a4 <memset>:
 80133a4:	4402      	add	r2, r0
 80133a6:	4603      	mov	r3, r0
 80133a8:	4293      	cmp	r3, r2
 80133aa:	d100      	bne.n	80133ae <memset+0xa>
 80133ac:	4770      	bx	lr
 80133ae:	f803 1b01 	strb.w	r1, [r3], #1
 80133b2:	e7f9      	b.n	80133a8 <memset+0x4>

080133b4 <strncpy>:
 80133b4:	b510      	push	{r4, lr}
 80133b6:	3901      	subs	r1, #1
 80133b8:	4603      	mov	r3, r0
 80133ba:	b132      	cbz	r2, 80133ca <strncpy+0x16>
 80133bc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80133c0:	f803 4b01 	strb.w	r4, [r3], #1
 80133c4:	3a01      	subs	r2, #1
 80133c6:	2c00      	cmp	r4, #0
 80133c8:	d1f7      	bne.n	80133ba <strncpy+0x6>
 80133ca:	441a      	add	r2, r3
 80133cc:	2100      	movs	r1, #0
 80133ce:	4293      	cmp	r3, r2
 80133d0:	d100      	bne.n	80133d4 <strncpy+0x20>
 80133d2:	bd10      	pop	{r4, pc}
 80133d4:	f803 1b01 	strb.w	r1, [r3], #1
 80133d8:	e7f9      	b.n	80133ce <strncpy+0x1a>
	...

080133dc <_close_r>:
 80133dc:	b538      	push	{r3, r4, r5, lr}
 80133de:	4d06      	ldr	r5, [pc, #24]	@ (80133f8 <_close_r+0x1c>)
 80133e0:	2300      	movs	r3, #0
 80133e2:	4604      	mov	r4, r0
 80133e4:	4608      	mov	r0, r1
 80133e6:	602b      	str	r3, [r5, #0]
 80133e8:	f7fd fc65 	bl	8010cb6 <_close>
 80133ec:	1c43      	adds	r3, r0, #1
 80133ee:	d102      	bne.n	80133f6 <_close_r+0x1a>
 80133f0:	682b      	ldr	r3, [r5, #0]
 80133f2:	b103      	cbz	r3, 80133f6 <_close_r+0x1a>
 80133f4:	6023      	str	r3, [r4, #0]
 80133f6:	bd38      	pop	{r3, r4, r5, pc}
 80133f8:	20000294 	.word	0x20000294

080133fc <_lseek_r>:
 80133fc:	b538      	push	{r3, r4, r5, lr}
 80133fe:	4d07      	ldr	r5, [pc, #28]	@ (801341c <_lseek_r+0x20>)
 8013400:	4604      	mov	r4, r0
 8013402:	4608      	mov	r0, r1
 8013404:	4611      	mov	r1, r2
 8013406:	2200      	movs	r2, #0
 8013408:	602a      	str	r2, [r5, #0]
 801340a:	461a      	mov	r2, r3
 801340c:	f7fd fc7a 	bl	8010d04 <_lseek>
 8013410:	1c43      	adds	r3, r0, #1
 8013412:	d102      	bne.n	801341a <_lseek_r+0x1e>
 8013414:	682b      	ldr	r3, [r5, #0]
 8013416:	b103      	cbz	r3, 801341a <_lseek_r+0x1e>
 8013418:	6023      	str	r3, [r4, #0]
 801341a:	bd38      	pop	{r3, r4, r5, pc}
 801341c:	20000294 	.word	0x20000294

08013420 <_read_r>:
 8013420:	b538      	push	{r3, r4, r5, lr}
 8013422:	4d07      	ldr	r5, [pc, #28]	@ (8013440 <_read_r+0x20>)
 8013424:	4604      	mov	r4, r0
 8013426:	4608      	mov	r0, r1
 8013428:	4611      	mov	r1, r2
 801342a:	2200      	movs	r2, #0
 801342c:	602a      	str	r2, [r5, #0]
 801342e:	461a      	mov	r2, r3
 8013430:	f7fd fc08 	bl	8010c44 <_read>
 8013434:	1c43      	adds	r3, r0, #1
 8013436:	d102      	bne.n	801343e <_read_r+0x1e>
 8013438:	682b      	ldr	r3, [r5, #0]
 801343a:	b103      	cbz	r3, 801343e <_read_r+0x1e>
 801343c:	6023      	str	r3, [r4, #0]
 801343e:	bd38      	pop	{r3, r4, r5, pc}
 8013440:	20000294 	.word	0x20000294

08013444 <_write_r>:
 8013444:	b538      	push	{r3, r4, r5, lr}
 8013446:	4d07      	ldr	r5, [pc, #28]	@ (8013464 <_write_r+0x20>)
 8013448:	4604      	mov	r4, r0
 801344a:	4608      	mov	r0, r1
 801344c:	4611      	mov	r1, r2
 801344e:	2200      	movs	r2, #0
 8013450:	602a      	str	r2, [r5, #0]
 8013452:	461a      	mov	r2, r3
 8013454:	f7fd fc13 	bl	8010c7e <_write>
 8013458:	1c43      	adds	r3, r0, #1
 801345a:	d102      	bne.n	8013462 <_write_r+0x1e>
 801345c:	682b      	ldr	r3, [r5, #0]
 801345e:	b103      	cbz	r3, 8013462 <_write_r+0x1e>
 8013460:	6023      	str	r3, [r4, #0]
 8013462:	bd38      	pop	{r3, r4, r5, pc}
 8013464:	20000294 	.word	0x20000294

08013468 <__errno>:
 8013468:	4b01      	ldr	r3, [pc, #4]	@ (8013470 <__errno+0x8>)
 801346a:	6818      	ldr	r0, [r3, #0]
 801346c:	4770      	bx	lr
 801346e:	bf00      	nop
 8013470:	20000018 	.word	0x20000018

08013474 <__libc_init_array>:
 8013474:	b570      	push	{r4, r5, r6, lr}
 8013476:	4d0d      	ldr	r5, [pc, #52]	@ (80134ac <__libc_init_array+0x38>)
 8013478:	4c0d      	ldr	r4, [pc, #52]	@ (80134b0 <__libc_init_array+0x3c>)
 801347a:	1b64      	subs	r4, r4, r5
 801347c:	10a4      	asrs	r4, r4, #2
 801347e:	2600      	movs	r6, #0
 8013480:	42a6      	cmp	r6, r4
 8013482:	d109      	bne.n	8013498 <__libc_init_array+0x24>
 8013484:	4d0b      	ldr	r5, [pc, #44]	@ (80134b4 <__libc_init_array+0x40>)
 8013486:	4c0c      	ldr	r4, [pc, #48]	@ (80134b8 <__libc_init_array+0x44>)
 8013488:	f000 fd22 	bl	8013ed0 <_init>
 801348c:	1b64      	subs	r4, r4, r5
 801348e:	10a4      	asrs	r4, r4, #2
 8013490:	2600      	movs	r6, #0
 8013492:	42a6      	cmp	r6, r4
 8013494:	d105      	bne.n	80134a2 <__libc_init_array+0x2e>
 8013496:	bd70      	pop	{r4, r5, r6, pc}
 8013498:	f855 3b04 	ldr.w	r3, [r5], #4
 801349c:	4798      	blx	r3
 801349e:	3601      	adds	r6, #1
 80134a0:	e7ee      	b.n	8013480 <__libc_init_array+0xc>
 80134a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80134a6:	4798      	blx	r3
 80134a8:	3601      	adds	r6, #1
 80134aa:	e7f2      	b.n	8013492 <__libc_init_array+0x1e>
 80134ac:	08013fc4 	.word	0x08013fc4
 80134b0:	08013fc4 	.word	0x08013fc4
 80134b4:	08013fc4 	.word	0x08013fc4
 80134b8:	08013fc8 	.word	0x08013fc8

080134bc <__retarget_lock_init_recursive>:
 80134bc:	4770      	bx	lr

080134be <__retarget_lock_acquire_recursive>:
 80134be:	4770      	bx	lr

080134c0 <__retarget_lock_release_recursive>:
 80134c0:	4770      	bx	lr
	...

080134c4 <_free_r>:
 80134c4:	b538      	push	{r3, r4, r5, lr}
 80134c6:	4605      	mov	r5, r0
 80134c8:	2900      	cmp	r1, #0
 80134ca:	d041      	beq.n	8013550 <_free_r+0x8c>
 80134cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134d0:	1f0c      	subs	r4, r1, #4
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	bfb8      	it	lt
 80134d6:	18e4      	addlt	r4, r4, r3
 80134d8:	f000 f8e0 	bl	801369c <__malloc_lock>
 80134dc:	4a1d      	ldr	r2, [pc, #116]	@ (8013554 <_free_r+0x90>)
 80134de:	6813      	ldr	r3, [r2, #0]
 80134e0:	b933      	cbnz	r3, 80134f0 <_free_r+0x2c>
 80134e2:	6063      	str	r3, [r4, #4]
 80134e4:	6014      	str	r4, [r2, #0]
 80134e6:	4628      	mov	r0, r5
 80134e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134ec:	f000 b8dc 	b.w	80136a8 <__malloc_unlock>
 80134f0:	42a3      	cmp	r3, r4
 80134f2:	d908      	bls.n	8013506 <_free_r+0x42>
 80134f4:	6820      	ldr	r0, [r4, #0]
 80134f6:	1821      	adds	r1, r4, r0
 80134f8:	428b      	cmp	r3, r1
 80134fa:	bf01      	itttt	eq
 80134fc:	6819      	ldreq	r1, [r3, #0]
 80134fe:	685b      	ldreq	r3, [r3, #4]
 8013500:	1809      	addeq	r1, r1, r0
 8013502:	6021      	streq	r1, [r4, #0]
 8013504:	e7ed      	b.n	80134e2 <_free_r+0x1e>
 8013506:	461a      	mov	r2, r3
 8013508:	685b      	ldr	r3, [r3, #4]
 801350a:	b10b      	cbz	r3, 8013510 <_free_r+0x4c>
 801350c:	42a3      	cmp	r3, r4
 801350e:	d9fa      	bls.n	8013506 <_free_r+0x42>
 8013510:	6811      	ldr	r1, [r2, #0]
 8013512:	1850      	adds	r0, r2, r1
 8013514:	42a0      	cmp	r0, r4
 8013516:	d10b      	bne.n	8013530 <_free_r+0x6c>
 8013518:	6820      	ldr	r0, [r4, #0]
 801351a:	4401      	add	r1, r0
 801351c:	1850      	adds	r0, r2, r1
 801351e:	4283      	cmp	r3, r0
 8013520:	6011      	str	r1, [r2, #0]
 8013522:	d1e0      	bne.n	80134e6 <_free_r+0x22>
 8013524:	6818      	ldr	r0, [r3, #0]
 8013526:	685b      	ldr	r3, [r3, #4]
 8013528:	6053      	str	r3, [r2, #4]
 801352a:	4408      	add	r0, r1
 801352c:	6010      	str	r0, [r2, #0]
 801352e:	e7da      	b.n	80134e6 <_free_r+0x22>
 8013530:	d902      	bls.n	8013538 <_free_r+0x74>
 8013532:	230c      	movs	r3, #12
 8013534:	602b      	str	r3, [r5, #0]
 8013536:	e7d6      	b.n	80134e6 <_free_r+0x22>
 8013538:	6820      	ldr	r0, [r4, #0]
 801353a:	1821      	adds	r1, r4, r0
 801353c:	428b      	cmp	r3, r1
 801353e:	bf04      	itt	eq
 8013540:	6819      	ldreq	r1, [r3, #0]
 8013542:	685b      	ldreq	r3, [r3, #4]
 8013544:	6063      	str	r3, [r4, #4]
 8013546:	bf04      	itt	eq
 8013548:	1809      	addeq	r1, r1, r0
 801354a:	6021      	streq	r1, [r4, #0]
 801354c:	6054      	str	r4, [r2, #4]
 801354e:	e7ca      	b.n	80134e6 <_free_r+0x22>
 8013550:	bd38      	pop	{r3, r4, r5, pc}
 8013552:	bf00      	nop
 8013554:	200002a0 	.word	0x200002a0

08013558 <sbrk_aligned>:
 8013558:	b570      	push	{r4, r5, r6, lr}
 801355a:	4e0f      	ldr	r6, [pc, #60]	@ (8013598 <sbrk_aligned+0x40>)
 801355c:	460c      	mov	r4, r1
 801355e:	6831      	ldr	r1, [r6, #0]
 8013560:	4605      	mov	r5, r0
 8013562:	b911      	cbnz	r1, 801356a <sbrk_aligned+0x12>
 8013564:	f000 fca4 	bl	8013eb0 <_sbrk_r>
 8013568:	6030      	str	r0, [r6, #0]
 801356a:	4621      	mov	r1, r4
 801356c:	4628      	mov	r0, r5
 801356e:	f000 fc9f 	bl	8013eb0 <_sbrk_r>
 8013572:	1c43      	adds	r3, r0, #1
 8013574:	d103      	bne.n	801357e <sbrk_aligned+0x26>
 8013576:	f04f 34ff 	mov.w	r4, #4294967295
 801357a:	4620      	mov	r0, r4
 801357c:	bd70      	pop	{r4, r5, r6, pc}
 801357e:	1cc4      	adds	r4, r0, #3
 8013580:	f024 0403 	bic.w	r4, r4, #3
 8013584:	42a0      	cmp	r0, r4
 8013586:	d0f8      	beq.n	801357a <sbrk_aligned+0x22>
 8013588:	1a21      	subs	r1, r4, r0
 801358a:	4628      	mov	r0, r5
 801358c:	f000 fc90 	bl	8013eb0 <_sbrk_r>
 8013590:	3001      	adds	r0, #1
 8013592:	d1f2      	bne.n	801357a <sbrk_aligned+0x22>
 8013594:	e7ef      	b.n	8013576 <sbrk_aligned+0x1e>
 8013596:	bf00      	nop
 8013598:	2000029c 	.word	0x2000029c

0801359c <_malloc_r>:
 801359c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135a0:	1ccd      	adds	r5, r1, #3
 80135a2:	f025 0503 	bic.w	r5, r5, #3
 80135a6:	3508      	adds	r5, #8
 80135a8:	2d0c      	cmp	r5, #12
 80135aa:	bf38      	it	cc
 80135ac:	250c      	movcc	r5, #12
 80135ae:	2d00      	cmp	r5, #0
 80135b0:	4606      	mov	r6, r0
 80135b2:	db01      	blt.n	80135b8 <_malloc_r+0x1c>
 80135b4:	42a9      	cmp	r1, r5
 80135b6:	d904      	bls.n	80135c2 <_malloc_r+0x26>
 80135b8:	230c      	movs	r3, #12
 80135ba:	6033      	str	r3, [r6, #0]
 80135bc:	2000      	movs	r0, #0
 80135be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013698 <_malloc_r+0xfc>
 80135c6:	f000 f869 	bl	801369c <__malloc_lock>
 80135ca:	f8d8 3000 	ldr.w	r3, [r8]
 80135ce:	461c      	mov	r4, r3
 80135d0:	bb44      	cbnz	r4, 8013624 <_malloc_r+0x88>
 80135d2:	4629      	mov	r1, r5
 80135d4:	4630      	mov	r0, r6
 80135d6:	f7ff ffbf 	bl	8013558 <sbrk_aligned>
 80135da:	1c43      	adds	r3, r0, #1
 80135dc:	4604      	mov	r4, r0
 80135de:	d158      	bne.n	8013692 <_malloc_r+0xf6>
 80135e0:	f8d8 4000 	ldr.w	r4, [r8]
 80135e4:	4627      	mov	r7, r4
 80135e6:	2f00      	cmp	r7, #0
 80135e8:	d143      	bne.n	8013672 <_malloc_r+0xd6>
 80135ea:	2c00      	cmp	r4, #0
 80135ec:	d04b      	beq.n	8013686 <_malloc_r+0xea>
 80135ee:	6823      	ldr	r3, [r4, #0]
 80135f0:	4639      	mov	r1, r7
 80135f2:	4630      	mov	r0, r6
 80135f4:	eb04 0903 	add.w	r9, r4, r3
 80135f8:	f000 fc5a 	bl	8013eb0 <_sbrk_r>
 80135fc:	4581      	cmp	r9, r0
 80135fe:	d142      	bne.n	8013686 <_malloc_r+0xea>
 8013600:	6821      	ldr	r1, [r4, #0]
 8013602:	1a6d      	subs	r5, r5, r1
 8013604:	4629      	mov	r1, r5
 8013606:	4630      	mov	r0, r6
 8013608:	f7ff ffa6 	bl	8013558 <sbrk_aligned>
 801360c:	3001      	adds	r0, #1
 801360e:	d03a      	beq.n	8013686 <_malloc_r+0xea>
 8013610:	6823      	ldr	r3, [r4, #0]
 8013612:	442b      	add	r3, r5
 8013614:	6023      	str	r3, [r4, #0]
 8013616:	f8d8 3000 	ldr.w	r3, [r8]
 801361a:	685a      	ldr	r2, [r3, #4]
 801361c:	bb62      	cbnz	r2, 8013678 <_malloc_r+0xdc>
 801361e:	f8c8 7000 	str.w	r7, [r8]
 8013622:	e00f      	b.n	8013644 <_malloc_r+0xa8>
 8013624:	6822      	ldr	r2, [r4, #0]
 8013626:	1b52      	subs	r2, r2, r5
 8013628:	d420      	bmi.n	801366c <_malloc_r+0xd0>
 801362a:	2a0b      	cmp	r2, #11
 801362c:	d917      	bls.n	801365e <_malloc_r+0xc2>
 801362e:	1961      	adds	r1, r4, r5
 8013630:	42a3      	cmp	r3, r4
 8013632:	6025      	str	r5, [r4, #0]
 8013634:	bf18      	it	ne
 8013636:	6059      	strne	r1, [r3, #4]
 8013638:	6863      	ldr	r3, [r4, #4]
 801363a:	bf08      	it	eq
 801363c:	f8c8 1000 	streq.w	r1, [r8]
 8013640:	5162      	str	r2, [r4, r5]
 8013642:	604b      	str	r3, [r1, #4]
 8013644:	4630      	mov	r0, r6
 8013646:	f000 f82f 	bl	80136a8 <__malloc_unlock>
 801364a:	f104 000b 	add.w	r0, r4, #11
 801364e:	1d23      	adds	r3, r4, #4
 8013650:	f020 0007 	bic.w	r0, r0, #7
 8013654:	1ac2      	subs	r2, r0, r3
 8013656:	bf1c      	itt	ne
 8013658:	1a1b      	subne	r3, r3, r0
 801365a:	50a3      	strne	r3, [r4, r2]
 801365c:	e7af      	b.n	80135be <_malloc_r+0x22>
 801365e:	6862      	ldr	r2, [r4, #4]
 8013660:	42a3      	cmp	r3, r4
 8013662:	bf0c      	ite	eq
 8013664:	f8c8 2000 	streq.w	r2, [r8]
 8013668:	605a      	strne	r2, [r3, #4]
 801366a:	e7eb      	b.n	8013644 <_malloc_r+0xa8>
 801366c:	4623      	mov	r3, r4
 801366e:	6864      	ldr	r4, [r4, #4]
 8013670:	e7ae      	b.n	80135d0 <_malloc_r+0x34>
 8013672:	463c      	mov	r4, r7
 8013674:	687f      	ldr	r7, [r7, #4]
 8013676:	e7b6      	b.n	80135e6 <_malloc_r+0x4a>
 8013678:	461a      	mov	r2, r3
 801367a:	685b      	ldr	r3, [r3, #4]
 801367c:	42a3      	cmp	r3, r4
 801367e:	d1fb      	bne.n	8013678 <_malloc_r+0xdc>
 8013680:	2300      	movs	r3, #0
 8013682:	6053      	str	r3, [r2, #4]
 8013684:	e7de      	b.n	8013644 <_malloc_r+0xa8>
 8013686:	230c      	movs	r3, #12
 8013688:	6033      	str	r3, [r6, #0]
 801368a:	4630      	mov	r0, r6
 801368c:	f000 f80c 	bl	80136a8 <__malloc_unlock>
 8013690:	e794      	b.n	80135bc <_malloc_r+0x20>
 8013692:	6005      	str	r5, [r0, #0]
 8013694:	e7d6      	b.n	8013644 <_malloc_r+0xa8>
 8013696:	bf00      	nop
 8013698:	200002a0 	.word	0x200002a0

0801369c <__malloc_lock>:
 801369c:	4801      	ldr	r0, [pc, #4]	@ (80136a4 <__malloc_lock+0x8>)
 801369e:	f7ff bf0e 	b.w	80134be <__retarget_lock_acquire_recursive>
 80136a2:	bf00      	nop
 80136a4:	20000298 	.word	0x20000298

080136a8 <__malloc_unlock>:
 80136a8:	4801      	ldr	r0, [pc, #4]	@ (80136b0 <__malloc_unlock+0x8>)
 80136aa:	f7ff bf09 	b.w	80134c0 <__retarget_lock_release_recursive>
 80136ae:	bf00      	nop
 80136b0:	20000298 	.word	0x20000298

080136b4 <__sfputc_r>:
 80136b4:	6893      	ldr	r3, [r2, #8]
 80136b6:	3b01      	subs	r3, #1
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	b410      	push	{r4}
 80136bc:	6093      	str	r3, [r2, #8]
 80136be:	da08      	bge.n	80136d2 <__sfputc_r+0x1e>
 80136c0:	6994      	ldr	r4, [r2, #24]
 80136c2:	42a3      	cmp	r3, r4
 80136c4:	db01      	blt.n	80136ca <__sfputc_r+0x16>
 80136c6:	290a      	cmp	r1, #10
 80136c8:	d103      	bne.n	80136d2 <__sfputc_r+0x1e>
 80136ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80136ce:	f7ff bdd4 	b.w	801327a <__swbuf_r>
 80136d2:	6813      	ldr	r3, [r2, #0]
 80136d4:	1c58      	adds	r0, r3, #1
 80136d6:	6010      	str	r0, [r2, #0]
 80136d8:	7019      	strb	r1, [r3, #0]
 80136da:	4608      	mov	r0, r1
 80136dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80136e0:	4770      	bx	lr

080136e2 <__sfputs_r>:
 80136e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136e4:	4606      	mov	r6, r0
 80136e6:	460f      	mov	r7, r1
 80136e8:	4614      	mov	r4, r2
 80136ea:	18d5      	adds	r5, r2, r3
 80136ec:	42ac      	cmp	r4, r5
 80136ee:	d101      	bne.n	80136f4 <__sfputs_r+0x12>
 80136f0:	2000      	movs	r0, #0
 80136f2:	e007      	b.n	8013704 <__sfputs_r+0x22>
 80136f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136f8:	463a      	mov	r2, r7
 80136fa:	4630      	mov	r0, r6
 80136fc:	f7ff ffda 	bl	80136b4 <__sfputc_r>
 8013700:	1c43      	adds	r3, r0, #1
 8013702:	d1f3      	bne.n	80136ec <__sfputs_r+0xa>
 8013704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013708 <_vfiprintf_r>:
 8013708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801370c:	460d      	mov	r5, r1
 801370e:	b09d      	sub	sp, #116	@ 0x74
 8013710:	4614      	mov	r4, r2
 8013712:	4698      	mov	r8, r3
 8013714:	4606      	mov	r6, r0
 8013716:	b118      	cbz	r0, 8013720 <_vfiprintf_r+0x18>
 8013718:	6a03      	ldr	r3, [r0, #32]
 801371a:	b90b      	cbnz	r3, 8013720 <_vfiprintf_r+0x18>
 801371c:	f7ff fcc4 	bl	80130a8 <__sinit>
 8013720:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013722:	07d9      	lsls	r1, r3, #31
 8013724:	d405      	bmi.n	8013732 <_vfiprintf_r+0x2a>
 8013726:	89ab      	ldrh	r3, [r5, #12]
 8013728:	059a      	lsls	r2, r3, #22
 801372a:	d402      	bmi.n	8013732 <_vfiprintf_r+0x2a>
 801372c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801372e:	f7ff fec6 	bl	80134be <__retarget_lock_acquire_recursive>
 8013732:	89ab      	ldrh	r3, [r5, #12]
 8013734:	071b      	lsls	r3, r3, #28
 8013736:	d501      	bpl.n	801373c <_vfiprintf_r+0x34>
 8013738:	692b      	ldr	r3, [r5, #16]
 801373a:	b99b      	cbnz	r3, 8013764 <_vfiprintf_r+0x5c>
 801373c:	4629      	mov	r1, r5
 801373e:	4630      	mov	r0, r6
 8013740:	f7ff fdda 	bl	80132f8 <__swsetup_r>
 8013744:	b170      	cbz	r0, 8013764 <_vfiprintf_r+0x5c>
 8013746:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013748:	07dc      	lsls	r4, r3, #31
 801374a:	d504      	bpl.n	8013756 <_vfiprintf_r+0x4e>
 801374c:	f04f 30ff 	mov.w	r0, #4294967295
 8013750:	b01d      	add	sp, #116	@ 0x74
 8013752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013756:	89ab      	ldrh	r3, [r5, #12]
 8013758:	0598      	lsls	r0, r3, #22
 801375a:	d4f7      	bmi.n	801374c <_vfiprintf_r+0x44>
 801375c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801375e:	f7ff feaf 	bl	80134c0 <__retarget_lock_release_recursive>
 8013762:	e7f3      	b.n	801374c <_vfiprintf_r+0x44>
 8013764:	2300      	movs	r3, #0
 8013766:	9309      	str	r3, [sp, #36]	@ 0x24
 8013768:	2320      	movs	r3, #32
 801376a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801376e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013772:	2330      	movs	r3, #48	@ 0x30
 8013774:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013924 <_vfiprintf_r+0x21c>
 8013778:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801377c:	f04f 0901 	mov.w	r9, #1
 8013780:	4623      	mov	r3, r4
 8013782:	469a      	mov	sl, r3
 8013784:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013788:	b10a      	cbz	r2, 801378e <_vfiprintf_r+0x86>
 801378a:	2a25      	cmp	r2, #37	@ 0x25
 801378c:	d1f9      	bne.n	8013782 <_vfiprintf_r+0x7a>
 801378e:	ebba 0b04 	subs.w	fp, sl, r4
 8013792:	d00b      	beq.n	80137ac <_vfiprintf_r+0xa4>
 8013794:	465b      	mov	r3, fp
 8013796:	4622      	mov	r2, r4
 8013798:	4629      	mov	r1, r5
 801379a:	4630      	mov	r0, r6
 801379c:	f7ff ffa1 	bl	80136e2 <__sfputs_r>
 80137a0:	3001      	adds	r0, #1
 80137a2:	f000 80a7 	beq.w	80138f4 <_vfiprintf_r+0x1ec>
 80137a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80137a8:	445a      	add	r2, fp
 80137aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80137ac:	f89a 3000 	ldrb.w	r3, [sl]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	f000 809f 	beq.w	80138f4 <_vfiprintf_r+0x1ec>
 80137b6:	2300      	movs	r3, #0
 80137b8:	f04f 32ff 	mov.w	r2, #4294967295
 80137bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80137c0:	f10a 0a01 	add.w	sl, sl, #1
 80137c4:	9304      	str	r3, [sp, #16]
 80137c6:	9307      	str	r3, [sp, #28]
 80137c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80137cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80137ce:	4654      	mov	r4, sl
 80137d0:	2205      	movs	r2, #5
 80137d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137d6:	4853      	ldr	r0, [pc, #332]	@ (8013924 <_vfiprintf_r+0x21c>)
 80137d8:	f7fc fd0a 	bl	80101f0 <memchr>
 80137dc:	9a04      	ldr	r2, [sp, #16]
 80137de:	b9d8      	cbnz	r0, 8013818 <_vfiprintf_r+0x110>
 80137e0:	06d1      	lsls	r1, r2, #27
 80137e2:	bf44      	itt	mi
 80137e4:	2320      	movmi	r3, #32
 80137e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80137ea:	0713      	lsls	r3, r2, #28
 80137ec:	bf44      	itt	mi
 80137ee:	232b      	movmi	r3, #43	@ 0x2b
 80137f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80137f4:	f89a 3000 	ldrb.w	r3, [sl]
 80137f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80137fa:	d015      	beq.n	8013828 <_vfiprintf_r+0x120>
 80137fc:	9a07      	ldr	r2, [sp, #28]
 80137fe:	4654      	mov	r4, sl
 8013800:	2000      	movs	r0, #0
 8013802:	f04f 0c0a 	mov.w	ip, #10
 8013806:	4621      	mov	r1, r4
 8013808:	f811 3b01 	ldrb.w	r3, [r1], #1
 801380c:	3b30      	subs	r3, #48	@ 0x30
 801380e:	2b09      	cmp	r3, #9
 8013810:	d94b      	bls.n	80138aa <_vfiprintf_r+0x1a2>
 8013812:	b1b0      	cbz	r0, 8013842 <_vfiprintf_r+0x13a>
 8013814:	9207      	str	r2, [sp, #28]
 8013816:	e014      	b.n	8013842 <_vfiprintf_r+0x13a>
 8013818:	eba0 0308 	sub.w	r3, r0, r8
 801381c:	fa09 f303 	lsl.w	r3, r9, r3
 8013820:	4313      	orrs	r3, r2
 8013822:	9304      	str	r3, [sp, #16]
 8013824:	46a2      	mov	sl, r4
 8013826:	e7d2      	b.n	80137ce <_vfiprintf_r+0xc6>
 8013828:	9b03      	ldr	r3, [sp, #12]
 801382a:	1d19      	adds	r1, r3, #4
 801382c:	681b      	ldr	r3, [r3, #0]
 801382e:	9103      	str	r1, [sp, #12]
 8013830:	2b00      	cmp	r3, #0
 8013832:	bfbb      	ittet	lt
 8013834:	425b      	neglt	r3, r3
 8013836:	f042 0202 	orrlt.w	r2, r2, #2
 801383a:	9307      	strge	r3, [sp, #28]
 801383c:	9307      	strlt	r3, [sp, #28]
 801383e:	bfb8      	it	lt
 8013840:	9204      	strlt	r2, [sp, #16]
 8013842:	7823      	ldrb	r3, [r4, #0]
 8013844:	2b2e      	cmp	r3, #46	@ 0x2e
 8013846:	d10a      	bne.n	801385e <_vfiprintf_r+0x156>
 8013848:	7863      	ldrb	r3, [r4, #1]
 801384a:	2b2a      	cmp	r3, #42	@ 0x2a
 801384c:	d132      	bne.n	80138b4 <_vfiprintf_r+0x1ac>
 801384e:	9b03      	ldr	r3, [sp, #12]
 8013850:	1d1a      	adds	r2, r3, #4
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	9203      	str	r2, [sp, #12]
 8013856:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801385a:	3402      	adds	r4, #2
 801385c:	9305      	str	r3, [sp, #20]
 801385e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013934 <_vfiprintf_r+0x22c>
 8013862:	7821      	ldrb	r1, [r4, #0]
 8013864:	2203      	movs	r2, #3
 8013866:	4650      	mov	r0, sl
 8013868:	f7fc fcc2 	bl	80101f0 <memchr>
 801386c:	b138      	cbz	r0, 801387e <_vfiprintf_r+0x176>
 801386e:	9b04      	ldr	r3, [sp, #16]
 8013870:	eba0 000a 	sub.w	r0, r0, sl
 8013874:	2240      	movs	r2, #64	@ 0x40
 8013876:	4082      	lsls	r2, r0
 8013878:	4313      	orrs	r3, r2
 801387a:	3401      	adds	r4, #1
 801387c:	9304      	str	r3, [sp, #16]
 801387e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013882:	4829      	ldr	r0, [pc, #164]	@ (8013928 <_vfiprintf_r+0x220>)
 8013884:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013888:	2206      	movs	r2, #6
 801388a:	f7fc fcb1 	bl	80101f0 <memchr>
 801388e:	2800      	cmp	r0, #0
 8013890:	d03f      	beq.n	8013912 <_vfiprintf_r+0x20a>
 8013892:	4b26      	ldr	r3, [pc, #152]	@ (801392c <_vfiprintf_r+0x224>)
 8013894:	bb1b      	cbnz	r3, 80138de <_vfiprintf_r+0x1d6>
 8013896:	9b03      	ldr	r3, [sp, #12]
 8013898:	3307      	adds	r3, #7
 801389a:	f023 0307 	bic.w	r3, r3, #7
 801389e:	3308      	adds	r3, #8
 80138a0:	9303      	str	r3, [sp, #12]
 80138a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80138a4:	443b      	add	r3, r7
 80138a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80138a8:	e76a      	b.n	8013780 <_vfiprintf_r+0x78>
 80138aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80138ae:	460c      	mov	r4, r1
 80138b0:	2001      	movs	r0, #1
 80138b2:	e7a8      	b.n	8013806 <_vfiprintf_r+0xfe>
 80138b4:	2300      	movs	r3, #0
 80138b6:	3401      	adds	r4, #1
 80138b8:	9305      	str	r3, [sp, #20]
 80138ba:	4619      	mov	r1, r3
 80138bc:	f04f 0c0a 	mov.w	ip, #10
 80138c0:	4620      	mov	r0, r4
 80138c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80138c6:	3a30      	subs	r2, #48	@ 0x30
 80138c8:	2a09      	cmp	r2, #9
 80138ca:	d903      	bls.n	80138d4 <_vfiprintf_r+0x1cc>
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d0c6      	beq.n	801385e <_vfiprintf_r+0x156>
 80138d0:	9105      	str	r1, [sp, #20]
 80138d2:	e7c4      	b.n	801385e <_vfiprintf_r+0x156>
 80138d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80138d8:	4604      	mov	r4, r0
 80138da:	2301      	movs	r3, #1
 80138dc:	e7f0      	b.n	80138c0 <_vfiprintf_r+0x1b8>
 80138de:	ab03      	add	r3, sp, #12
 80138e0:	9300      	str	r3, [sp, #0]
 80138e2:	462a      	mov	r2, r5
 80138e4:	4b12      	ldr	r3, [pc, #72]	@ (8013930 <_vfiprintf_r+0x228>)
 80138e6:	a904      	add	r1, sp, #16
 80138e8:	4630      	mov	r0, r6
 80138ea:	f3af 8000 	nop.w
 80138ee:	4607      	mov	r7, r0
 80138f0:	1c78      	adds	r0, r7, #1
 80138f2:	d1d6      	bne.n	80138a2 <_vfiprintf_r+0x19a>
 80138f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80138f6:	07d9      	lsls	r1, r3, #31
 80138f8:	d405      	bmi.n	8013906 <_vfiprintf_r+0x1fe>
 80138fa:	89ab      	ldrh	r3, [r5, #12]
 80138fc:	059a      	lsls	r2, r3, #22
 80138fe:	d402      	bmi.n	8013906 <_vfiprintf_r+0x1fe>
 8013900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013902:	f7ff fddd 	bl	80134c0 <__retarget_lock_release_recursive>
 8013906:	89ab      	ldrh	r3, [r5, #12]
 8013908:	065b      	lsls	r3, r3, #25
 801390a:	f53f af1f 	bmi.w	801374c <_vfiprintf_r+0x44>
 801390e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013910:	e71e      	b.n	8013750 <_vfiprintf_r+0x48>
 8013912:	ab03      	add	r3, sp, #12
 8013914:	9300      	str	r3, [sp, #0]
 8013916:	462a      	mov	r2, r5
 8013918:	4b05      	ldr	r3, [pc, #20]	@ (8013930 <_vfiprintf_r+0x228>)
 801391a:	a904      	add	r1, sp, #16
 801391c:	4630      	mov	r0, r6
 801391e:	f000 f879 	bl	8013a14 <_printf_i>
 8013922:	e7e4      	b.n	80138ee <_vfiprintf_r+0x1e6>
 8013924:	08013f88 	.word	0x08013f88
 8013928:	08013f92 	.word	0x08013f92
 801392c:	00000000 	.word	0x00000000
 8013930:	080136e3 	.word	0x080136e3
 8013934:	08013f8e 	.word	0x08013f8e

08013938 <_printf_common>:
 8013938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801393c:	4616      	mov	r6, r2
 801393e:	4698      	mov	r8, r3
 8013940:	688a      	ldr	r2, [r1, #8]
 8013942:	690b      	ldr	r3, [r1, #16]
 8013944:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013948:	4293      	cmp	r3, r2
 801394a:	bfb8      	it	lt
 801394c:	4613      	movlt	r3, r2
 801394e:	6033      	str	r3, [r6, #0]
 8013950:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013954:	4607      	mov	r7, r0
 8013956:	460c      	mov	r4, r1
 8013958:	b10a      	cbz	r2, 801395e <_printf_common+0x26>
 801395a:	3301      	adds	r3, #1
 801395c:	6033      	str	r3, [r6, #0]
 801395e:	6823      	ldr	r3, [r4, #0]
 8013960:	0699      	lsls	r1, r3, #26
 8013962:	bf42      	ittt	mi
 8013964:	6833      	ldrmi	r3, [r6, #0]
 8013966:	3302      	addmi	r3, #2
 8013968:	6033      	strmi	r3, [r6, #0]
 801396a:	6825      	ldr	r5, [r4, #0]
 801396c:	f015 0506 	ands.w	r5, r5, #6
 8013970:	d106      	bne.n	8013980 <_printf_common+0x48>
 8013972:	f104 0a19 	add.w	sl, r4, #25
 8013976:	68e3      	ldr	r3, [r4, #12]
 8013978:	6832      	ldr	r2, [r6, #0]
 801397a:	1a9b      	subs	r3, r3, r2
 801397c:	42ab      	cmp	r3, r5
 801397e:	dc26      	bgt.n	80139ce <_printf_common+0x96>
 8013980:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013984:	6822      	ldr	r2, [r4, #0]
 8013986:	3b00      	subs	r3, #0
 8013988:	bf18      	it	ne
 801398a:	2301      	movne	r3, #1
 801398c:	0692      	lsls	r2, r2, #26
 801398e:	d42b      	bmi.n	80139e8 <_printf_common+0xb0>
 8013990:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013994:	4641      	mov	r1, r8
 8013996:	4638      	mov	r0, r7
 8013998:	47c8      	blx	r9
 801399a:	3001      	adds	r0, #1
 801399c:	d01e      	beq.n	80139dc <_printf_common+0xa4>
 801399e:	6823      	ldr	r3, [r4, #0]
 80139a0:	6922      	ldr	r2, [r4, #16]
 80139a2:	f003 0306 	and.w	r3, r3, #6
 80139a6:	2b04      	cmp	r3, #4
 80139a8:	bf02      	ittt	eq
 80139aa:	68e5      	ldreq	r5, [r4, #12]
 80139ac:	6833      	ldreq	r3, [r6, #0]
 80139ae:	1aed      	subeq	r5, r5, r3
 80139b0:	68a3      	ldr	r3, [r4, #8]
 80139b2:	bf0c      	ite	eq
 80139b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80139b8:	2500      	movne	r5, #0
 80139ba:	4293      	cmp	r3, r2
 80139bc:	bfc4      	itt	gt
 80139be:	1a9b      	subgt	r3, r3, r2
 80139c0:	18ed      	addgt	r5, r5, r3
 80139c2:	2600      	movs	r6, #0
 80139c4:	341a      	adds	r4, #26
 80139c6:	42b5      	cmp	r5, r6
 80139c8:	d11a      	bne.n	8013a00 <_printf_common+0xc8>
 80139ca:	2000      	movs	r0, #0
 80139cc:	e008      	b.n	80139e0 <_printf_common+0xa8>
 80139ce:	2301      	movs	r3, #1
 80139d0:	4652      	mov	r2, sl
 80139d2:	4641      	mov	r1, r8
 80139d4:	4638      	mov	r0, r7
 80139d6:	47c8      	blx	r9
 80139d8:	3001      	adds	r0, #1
 80139da:	d103      	bne.n	80139e4 <_printf_common+0xac>
 80139dc:	f04f 30ff 	mov.w	r0, #4294967295
 80139e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139e4:	3501      	adds	r5, #1
 80139e6:	e7c6      	b.n	8013976 <_printf_common+0x3e>
 80139e8:	18e1      	adds	r1, r4, r3
 80139ea:	1c5a      	adds	r2, r3, #1
 80139ec:	2030      	movs	r0, #48	@ 0x30
 80139ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80139f2:	4422      	add	r2, r4
 80139f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80139f8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80139fc:	3302      	adds	r3, #2
 80139fe:	e7c7      	b.n	8013990 <_printf_common+0x58>
 8013a00:	2301      	movs	r3, #1
 8013a02:	4622      	mov	r2, r4
 8013a04:	4641      	mov	r1, r8
 8013a06:	4638      	mov	r0, r7
 8013a08:	47c8      	blx	r9
 8013a0a:	3001      	adds	r0, #1
 8013a0c:	d0e6      	beq.n	80139dc <_printf_common+0xa4>
 8013a0e:	3601      	adds	r6, #1
 8013a10:	e7d9      	b.n	80139c6 <_printf_common+0x8e>
	...

08013a14 <_printf_i>:
 8013a14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a18:	7e0f      	ldrb	r7, [r1, #24]
 8013a1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013a1c:	2f78      	cmp	r7, #120	@ 0x78
 8013a1e:	4691      	mov	r9, r2
 8013a20:	4680      	mov	r8, r0
 8013a22:	460c      	mov	r4, r1
 8013a24:	469a      	mov	sl, r3
 8013a26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013a2a:	d807      	bhi.n	8013a3c <_printf_i+0x28>
 8013a2c:	2f62      	cmp	r7, #98	@ 0x62
 8013a2e:	d80a      	bhi.n	8013a46 <_printf_i+0x32>
 8013a30:	2f00      	cmp	r7, #0
 8013a32:	f000 80d1 	beq.w	8013bd8 <_printf_i+0x1c4>
 8013a36:	2f58      	cmp	r7, #88	@ 0x58
 8013a38:	f000 80b8 	beq.w	8013bac <_printf_i+0x198>
 8013a3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013a44:	e03a      	b.n	8013abc <_printf_i+0xa8>
 8013a46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013a4a:	2b15      	cmp	r3, #21
 8013a4c:	d8f6      	bhi.n	8013a3c <_printf_i+0x28>
 8013a4e:	a101      	add	r1, pc, #4	@ (adr r1, 8013a54 <_printf_i+0x40>)
 8013a50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013a54:	08013aad 	.word	0x08013aad
 8013a58:	08013ac1 	.word	0x08013ac1
 8013a5c:	08013a3d 	.word	0x08013a3d
 8013a60:	08013a3d 	.word	0x08013a3d
 8013a64:	08013a3d 	.word	0x08013a3d
 8013a68:	08013a3d 	.word	0x08013a3d
 8013a6c:	08013ac1 	.word	0x08013ac1
 8013a70:	08013a3d 	.word	0x08013a3d
 8013a74:	08013a3d 	.word	0x08013a3d
 8013a78:	08013a3d 	.word	0x08013a3d
 8013a7c:	08013a3d 	.word	0x08013a3d
 8013a80:	08013bbf 	.word	0x08013bbf
 8013a84:	08013aeb 	.word	0x08013aeb
 8013a88:	08013b79 	.word	0x08013b79
 8013a8c:	08013a3d 	.word	0x08013a3d
 8013a90:	08013a3d 	.word	0x08013a3d
 8013a94:	08013be1 	.word	0x08013be1
 8013a98:	08013a3d 	.word	0x08013a3d
 8013a9c:	08013aeb 	.word	0x08013aeb
 8013aa0:	08013a3d 	.word	0x08013a3d
 8013aa4:	08013a3d 	.word	0x08013a3d
 8013aa8:	08013b81 	.word	0x08013b81
 8013aac:	6833      	ldr	r3, [r6, #0]
 8013aae:	1d1a      	adds	r2, r3, #4
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	6032      	str	r2, [r6, #0]
 8013ab4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013ab8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013abc:	2301      	movs	r3, #1
 8013abe:	e09c      	b.n	8013bfa <_printf_i+0x1e6>
 8013ac0:	6833      	ldr	r3, [r6, #0]
 8013ac2:	6820      	ldr	r0, [r4, #0]
 8013ac4:	1d19      	adds	r1, r3, #4
 8013ac6:	6031      	str	r1, [r6, #0]
 8013ac8:	0606      	lsls	r6, r0, #24
 8013aca:	d501      	bpl.n	8013ad0 <_printf_i+0xbc>
 8013acc:	681d      	ldr	r5, [r3, #0]
 8013ace:	e003      	b.n	8013ad8 <_printf_i+0xc4>
 8013ad0:	0645      	lsls	r5, r0, #25
 8013ad2:	d5fb      	bpl.n	8013acc <_printf_i+0xb8>
 8013ad4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013ad8:	2d00      	cmp	r5, #0
 8013ada:	da03      	bge.n	8013ae4 <_printf_i+0xd0>
 8013adc:	232d      	movs	r3, #45	@ 0x2d
 8013ade:	426d      	negs	r5, r5
 8013ae0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013ae4:	4858      	ldr	r0, [pc, #352]	@ (8013c48 <_printf_i+0x234>)
 8013ae6:	230a      	movs	r3, #10
 8013ae8:	e011      	b.n	8013b0e <_printf_i+0xfa>
 8013aea:	6821      	ldr	r1, [r4, #0]
 8013aec:	6833      	ldr	r3, [r6, #0]
 8013aee:	0608      	lsls	r0, r1, #24
 8013af0:	f853 5b04 	ldr.w	r5, [r3], #4
 8013af4:	d402      	bmi.n	8013afc <_printf_i+0xe8>
 8013af6:	0649      	lsls	r1, r1, #25
 8013af8:	bf48      	it	mi
 8013afa:	b2ad      	uxthmi	r5, r5
 8013afc:	2f6f      	cmp	r7, #111	@ 0x6f
 8013afe:	4852      	ldr	r0, [pc, #328]	@ (8013c48 <_printf_i+0x234>)
 8013b00:	6033      	str	r3, [r6, #0]
 8013b02:	bf14      	ite	ne
 8013b04:	230a      	movne	r3, #10
 8013b06:	2308      	moveq	r3, #8
 8013b08:	2100      	movs	r1, #0
 8013b0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013b0e:	6866      	ldr	r6, [r4, #4]
 8013b10:	60a6      	str	r6, [r4, #8]
 8013b12:	2e00      	cmp	r6, #0
 8013b14:	db05      	blt.n	8013b22 <_printf_i+0x10e>
 8013b16:	6821      	ldr	r1, [r4, #0]
 8013b18:	432e      	orrs	r6, r5
 8013b1a:	f021 0104 	bic.w	r1, r1, #4
 8013b1e:	6021      	str	r1, [r4, #0]
 8013b20:	d04b      	beq.n	8013bba <_printf_i+0x1a6>
 8013b22:	4616      	mov	r6, r2
 8013b24:	fbb5 f1f3 	udiv	r1, r5, r3
 8013b28:	fb03 5711 	mls	r7, r3, r1, r5
 8013b2c:	5dc7      	ldrb	r7, [r0, r7]
 8013b2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013b32:	462f      	mov	r7, r5
 8013b34:	42bb      	cmp	r3, r7
 8013b36:	460d      	mov	r5, r1
 8013b38:	d9f4      	bls.n	8013b24 <_printf_i+0x110>
 8013b3a:	2b08      	cmp	r3, #8
 8013b3c:	d10b      	bne.n	8013b56 <_printf_i+0x142>
 8013b3e:	6823      	ldr	r3, [r4, #0]
 8013b40:	07df      	lsls	r7, r3, #31
 8013b42:	d508      	bpl.n	8013b56 <_printf_i+0x142>
 8013b44:	6923      	ldr	r3, [r4, #16]
 8013b46:	6861      	ldr	r1, [r4, #4]
 8013b48:	4299      	cmp	r1, r3
 8013b4a:	bfde      	ittt	le
 8013b4c:	2330      	movle	r3, #48	@ 0x30
 8013b4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013b52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013b56:	1b92      	subs	r2, r2, r6
 8013b58:	6122      	str	r2, [r4, #16]
 8013b5a:	f8cd a000 	str.w	sl, [sp]
 8013b5e:	464b      	mov	r3, r9
 8013b60:	aa03      	add	r2, sp, #12
 8013b62:	4621      	mov	r1, r4
 8013b64:	4640      	mov	r0, r8
 8013b66:	f7ff fee7 	bl	8013938 <_printf_common>
 8013b6a:	3001      	adds	r0, #1
 8013b6c:	d14a      	bne.n	8013c04 <_printf_i+0x1f0>
 8013b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b72:	b004      	add	sp, #16
 8013b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b78:	6823      	ldr	r3, [r4, #0]
 8013b7a:	f043 0320 	orr.w	r3, r3, #32
 8013b7e:	6023      	str	r3, [r4, #0]
 8013b80:	4832      	ldr	r0, [pc, #200]	@ (8013c4c <_printf_i+0x238>)
 8013b82:	2778      	movs	r7, #120	@ 0x78
 8013b84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013b88:	6823      	ldr	r3, [r4, #0]
 8013b8a:	6831      	ldr	r1, [r6, #0]
 8013b8c:	061f      	lsls	r7, r3, #24
 8013b8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8013b92:	d402      	bmi.n	8013b9a <_printf_i+0x186>
 8013b94:	065f      	lsls	r7, r3, #25
 8013b96:	bf48      	it	mi
 8013b98:	b2ad      	uxthmi	r5, r5
 8013b9a:	6031      	str	r1, [r6, #0]
 8013b9c:	07d9      	lsls	r1, r3, #31
 8013b9e:	bf44      	itt	mi
 8013ba0:	f043 0320 	orrmi.w	r3, r3, #32
 8013ba4:	6023      	strmi	r3, [r4, #0]
 8013ba6:	b11d      	cbz	r5, 8013bb0 <_printf_i+0x19c>
 8013ba8:	2310      	movs	r3, #16
 8013baa:	e7ad      	b.n	8013b08 <_printf_i+0xf4>
 8013bac:	4826      	ldr	r0, [pc, #152]	@ (8013c48 <_printf_i+0x234>)
 8013bae:	e7e9      	b.n	8013b84 <_printf_i+0x170>
 8013bb0:	6823      	ldr	r3, [r4, #0]
 8013bb2:	f023 0320 	bic.w	r3, r3, #32
 8013bb6:	6023      	str	r3, [r4, #0]
 8013bb8:	e7f6      	b.n	8013ba8 <_printf_i+0x194>
 8013bba:	4616      	mov	r6, r2
 8013bbc:	e7bd      	b.n	8013b3a <_printf_i+0x126>
 8013bbe:	6833      	ldr	r3, [r6, #0]
 8013bc0:	6825      	ldr	r5, [r4, #0]
 8013bc2:	6961      	ldr	r1, [r4, #20]
 8013bc4:	1d18      	adds	r0, r3, #4
 8013bc6:	6030      	str	r0, [r6, #0]
 8013bc8:	062e      	lsls	r6, r5, #24
 8013bca:	681b      	ldr	r3, [r3, #0]
 8013bcc:	d501      	bpl.n	8013bd2 <_printf_i+0x1be>
 8013bce:	6019      	str	r1, [r3, #0]
 8013bd0:	e002      	b.n	8013bd8 <_printf_i+0x1c4>
 8013bd2:	0668      	lsls	r0, r5, #25
 8013bd4:	d5fb      	bpl.n	8013bce <_printf_i+0x1ba>
 8013bd6:	8019      	strh	r1, [r3, #0]
 8013bd8:	2300      	movs	r3, #0
 8013bda:	6123      	str	r3, [r4, #16]
 8013bdc:	4616      	mov	r6, r2
 8013bde:	e7bc      	b.n	8013b5a <_printf_i+0x146>
 8013be0:	6833      	ldr	r3, [r6, #0]
 8013be2:	1d1a      	adds	r2, r3, #4
 8013be4:	6032      	str	r2, [r6, #0]
 8013be6:	681e      	ldr	r6, [r3, #0]
 8013be8:	6862      	ldr	r2, [r4, #4]
 8013bea:	2100      	movs	r1, #0
 8013bec:	4630      	mov	r0, r6
 8013bee:	f7fc faff 	bl	80101f0 <memchr>
 8013bf2:	b108      	cbz	r0, 8013bf8 <_printf_i+0x1e4>
 8013bf4:	1b80      	subs	r0, r0, r6
 8013bf6:	6060      	str	r0, [r4, #4]
 8013bf8:	6863      	ldr	r3, [r4, #4]
 8013bfa:	6123      	str	r3, [r4, #16]
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c02:	e7aa      	b.n	8013b5a <_printf_i+0x146>
 8013c04:	6923      	ldr	r3, [r4, #16]
 8013c06:	4632      	mov	r2, r6
 8013c08:	4649      	mov	r1, r9
 8013c0a:	4640      	mov	r0, r8
 8013c0c:	47d0      	blx	sl
 8013c0e:	3001      	adds	r0, #1
 8013c10:	d0ad      	beq.n	8013b6e <_printf_i+0x15a>
 8013c12:	6823      	ldr	r3, [r4, #0]
 8013c14:	079b      	lsls	r3, r3, #30
 8013c16:	d413      	bmi.n	8013c40 <_printf_i+0x22c>
 8013c18:	68e0      	ldr	r0, [r4, #12]
 8013c1a:	9b03      	ldr	r3, [sp, #12]
 8013c1c:	4298      	cmp	r0, r3
 8013c1e:	bfb8      	it	lt
 8013c20:	4618      	movlt	r0, r3
 8013c22:	e7a6      	b.n	8013b72 <_printf_i+0x15e>
 8013c24:	2301      	movs	r3, #1
 8013c26:	4632      	mov	r2, r6
 8013c28:	4649      	mov	r1, r9
 8013c2a:	4640      	mov	r0, r8
 8013c2c:	47d0      	blx	sl
 8013c2e:	3001      	adds	r0, #1
 8013c30:	d09d      	beq.n	8013b6e <_printf_i+0x15a>
 8013c32:	3501      	adds	r5, #1
 8013c34:	68e3      	ldr	r3, [r4, #12]
 8013c36:	9903      	ldr	r1, [sp, #12]
 8013c38:	1a5b      	subs	r3, r3, r1
 8013c3a:	42ab      	cmp	r3, r5
 8013c3c:	dcf2      	bgt.n	8013c24 <_printf_i+0x210>
 8013c3e:	e7eb      	b.n	8013c18 <_printf_i+0x204>
 8013c40:	2500      	movs	r5, #0
 8013c42:	f104 0619 	add.w	r6, r4, #25
 8013c46:	e7f5      	b.n	8013c34 <_printf_i+0x220>
 8013c48:	08013f99 	.word	0x08013f99
 8013c4c:	08013faa 	.word	0x08013faa

08013c50 <__sflush_r>:
 8013c50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c58:	0716      	lsls	r6, r2, #28
 8013c5a:	4605      	mov	r5, r0
 8013c5c:	460c      	mov	r4, r1
 8013c5e:	d454      	bmi.n	8013d0a <__sflush_r+0xba>
 8013c60:	684b      	ldr	r3, [r1, #4]
 8013c62:	2b00      	cmp	r3, #0
 8013c64:	dc02      	bgt.n	8013c6c <__sflush_r+0x1c>
 8013c66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	dd48      	ble.n	8013cfe <__sflush_r+0xae>
 8013c6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c6e:	2e00      	cmp	r6, #0
 8013c70:	d045      	beq.n	8013cfe <__sflush_r+0xae>
 8013c72:	2300      	movs	r3, #0
 8013c74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013c78:	682f      	ldr	r7, [r5, #0]
 8013c7a:	6a21      	ldr	r1, [r4, #32]
 8013c7c:	602b      	str	r3, [r5, #0]
 8013c7e:	d030      	beq.n	8013ce2 <__sflush_r+0x92>
 8013c80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013c82:	89a3      	ldrh	r3, [r4, #12]
 8013c84:	0759      	lsls	r1, r3, #29
 8013c86:	d505      	bpl.n	8013c94 <__sflush_r+0x44>
 8013c88:	6863      	ldr	r3, [r4, #4]
 8013c8a:	1ad2      	subs	r2, r2, r3
 8013c8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013c8e:	b10b      	cbz	r3, 8013c94 <__sflush_r+0x44>
 8013c90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013c92:	1ad2      	subs	r2, r2, r3
 8013c94:	2300      	movs	r3, #0
 8013c96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013c98:	6a21      	ldr	r1, [r4, #32]
 8013c9a:	4628      	mov	r0, r5
 8013c9c:	47b0      	blx	r6
 8013c9e:	1c43      	adds	r3, r0, #1
 8013ca0:	89a3      	ldrh	r3, [r4, #12]
 8013ca2:	d106      	bne.n	8013cb2 <__sflush_r+0x62>
 8013ca4:	6829      	ldr	r1, [r5, #0]
 8013ca6:	291d      	cmp	r1, #29
 8013ca8:	d82b      	bhi.n	8013d02 <__sflush_r+0xb2>
 8013caa:	4a2a      	ldr	r2, [pc, #168]	@ (8013d54 <__sflush_r+0x104>)
 8013cac:	40ca      	lsrs	r2, r1
 8013cae:	07d6      	lsls	r6, r2, #31
 8013cb0:	d527      	bpl.n	8013d02 <__sflush_r+0xb2>
 8013cb2:	2200      	movs	r2, #0
 8013cb4:	6062      	str	r2, [r4, #4]
 8013cb6:	04d9      	lsls	r1, r3, #19
 8013cb8:	6922      	ldr	r2, [r4, #16]
 8013cba:	6022      	str	r2, [r4, #0]
 8013cbc:	d504      	bpl.n	8013cc8 <__sflush_r+0x78>
 8013cbe:	1c42      	adds	r2, r0, #1
 8013cc0:	d101      	bne.n	8013cc6 <__sflush_r+0x76>
 8013cc2:	682b      	ldr	r3, [r5, #0]
 8013cc4:	b903      	cbnz	r3, 8013cc8 <__sflush_r+0x78>
 8013cc6:	6560      	str	r0, [r4, #84]	@ 0x54
 8013cc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013cca:	602f      	str	r7, [r5, #0]
 8013ccc:	b1b9      	cbz	r1, 8013cfe <__sflush_r+0xae>
 8013cce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013cd2:	4299      	cmp	r1, r3
 8013cd4:	d002      	beq.n	8013cdc <__sflush_r+0x8c>
 8013cd6:	4628      	mov	r0, r5
 8013cd8:	f7ff fbf4 	bl	80134c4 <_free_r>
 8013cdc:	2300      	movs	r3, #0
 8013cde:	6363      	str	r3, [r4, #52]	@ 0x34
 8013ce0:	e00d      	b.n	8013cfe <__sflush_r+0xae>
 8013ce2:	2301      	movs	r3, #1
 8013ce4:	4628      	mov	r0, r5
 8013ce6:	47b0      	blx	r6
 8013ce8:	4602      	mov	r2, r0
 8013cea:	1c50      	adds	r0, r2, #1
 8013cec:	d1c9      	bne.n	8013c82 <__sflush_r+0x32>
 8013cee:	682b      	ldr	r3, [r5, #0]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	d0c6      	beq.n	8013c82 <__sflush_r+0x32>
 8013cf4:	2b1d      	cmp	r3, #29
 8013cf6:	d001      	beq.n	8013cfc <__sflush_r+0xac>
 8013cf8:	2b16      	cmp	r3, #22
 8013cfa:	d11e      	bne.n	8013d3a <__sflush_r+0xea>
 8013cfc:	602f      	str	r7, [r5, #0]
 8013cfe:	2000      	movs	r0, #0
 8013d00:	e022      	b.n	8013d48 <__sflush_r+0xf8>
 8013d02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d06:	b21b      	sxth	r3, r3
 8013d08:	e01b      	b.n	8013d42 <__sflush_r+0xf2>
 8013d0a:	690f      	ldr	r7, [r1, #16]
 8013d0c:	2f00      	cmp	r7, #0
 8013d0e:	d0f6      	beq.n	8013cfe <__sflush_r+0xae>
 8013d10:	0793      	lsls	r3, r2, #30
 8013d12:	680e      	ldr	r6, [r1, #0]
 8013d14:	bf08      	it	eq
 8013d16:	694b      	ldreq	r3, [r1, #20]
 8013d18:	600f      	str	r7, [r1, #0]
 8013d1a:	bf18      	it	ne
 8013d1c:	2300      	movne	r3, #0
 8013d1e:	eba6 0807 	sub.w	r8, r6, r7
 8013d22:	608b      	str	r3, [r1, #8]
 8013d24:	f1b8 0f00 	cmp.w	r8, #0
 8013d28:	dde9      	ble.n	8013cfe <__sflush_r+0xae>
 8013d2a:	6a21      	ldr	r1, [r4, #32]
 8013d2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013d2e:	4643      	mov	r3, r8
 8013d30:	463a      	mov	r2, r7
 8013d32:	4628      	mov	r0, r5
 8013d34:	47b0      	blx	r6
 8013d36:	2800      	cmp	r0, #0
 8013d38:	dc08      	bgt.n	8013d4c <__sflush_r+0xfc>
 8013d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d42:	81a3      	strh	r3, [r4, #12]
 8013d44:	f04f 30ff 	mov.w	r0, #4294967295
 8013d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d4c:	4407      	add	r7, r0
 8013d4e:	eba8 0800 	sub.w	r8, r8, r0
 8013d52:	e7e7      	b.n	8013d24 <__sflush_r+0xd4>
 8013d54:	20400001 	.word	0x20400001

08013d58 <_fflush_r>:
 8013d58:	b538      	push	{r3, r4, r5, lr}
 8013d5a:	690b      	ldr	r3, [r1, #16]
 8013d5c:	4605      	mov	r5, r0
 8013d5e:	460c      	mov	r4, r1
 8013d60:	b913      	cbnz	r3, 8013d68 <_fflush_r+0x10>
 8013d62:	2500      	movs	r5, #0
 8013d64:	4628      	mov	r0, r5
 8013d66:	bd38      	pop	{r3, r4, r5, pc}
 8013d68:	b118      	cbz	r0, 8013d72 <_fflush_r+0x1a>
 8013d6a:	6a03      	ldr	r3, [r0, #32]
 8013d6c:	b90b      	cbnz	r3, 8013d72 <_fflush_r+0x1a>
 8013d6e:	f7ff f99b 	bl	80130a8 <__sinit>
 8013d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d0f3      	beq.n	8013d62 <_fflush_r+0xa>
 8013d7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013d7c:	07d0      	lsls	r0, r2, #31
 8013d7e:	d404      	bmi.n	8013d8a <_fflush_r+0x32>
 8013d80:	0599      	lsls	r1, r3, #22
 8013d82:	d402      	bmi.n	8013d8a <_fflush_r+0x32>
 8013d84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013d86:	f7ff fb9a 	bl	80134be <__retarget_lock_acquire_recursive>
 8013d8a:	4628      	mov	r0, r5
 8013d8c:	4621      	mov	r1, r4
 8013d8e:	f7ff ff5f 	bl	8013c50 <__sflush_r>
 8013d92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013d94:	07da      	lsls	r2, r3, #31
 8013d96:	4605      	mov	r5, r0
 8013d98:	d4e4      	bmi.n	8013d64 <_fflush_r+0xc>
 8013d9a:	89a3      	ldrh	r3, [r4, #12]
 8013d9c:	059b      	lsls	r3, r3, #22
 8013d9e:	d4e1      	bmi.n	8013d64 <_fflush_r+0xc>
 8013da0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013da2:	f7ff fb8d 	bl	80134c0 <__retarget_lock_release_recursive>
 8013da6:	e7dd      	b.n	8013d64 <_fflush_r+0xc>

08013da8 <__swhatbuf_r>:
 8013da8:	b570      	push	{r4, r5, r6, lr}
 8013daa:	460c      	mov	r4, r1
 8013dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013db0:	2900      	cmp	r1, #0
 8013db2:	b096      	sub	sp, #88	@ 0x58
 8013db4:	4615      	mov	r5, r2
 8013db6:	461e      	mov	r6, r3
 8013db8:	da0d      	bge.n	8013dd6 <__swhatbuf_r+0x2e>
 8013dba:	89a3      	ldrh	r3, [r4, #12]
 8013dbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013dc0:	f04f 0100 	mov.w	r1, #0
 8013dc4:	bf14      	ite	ne
 8013dc6:	2340      	movne	r3, #64	@ 0x40
 8013dc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013dcc:	2000      	movs	r0, #0
 8013dce:	6031      	str	r1, [r6, #0]
 8013dd0:	602b      	str	r3, [r5, #0]
 8013dd2:	b016      	add	sp, #88	@ 0x58
 8013dd4:	bd70      	pop	{r4, r5, r6, pc}
 8013dd6:	466a      	mov	r2, sp
 8013dd8:	f000 f848 	bl	8013e6c <_fstat_r>
 8013ddc:	2800      	cmp	r0, #0
 8013dde:	dbec      	blt.n	8013dba <__swhatbuf_r+0x12>
 8013de0:	9901      	ldr	r1, [sp, #4]
 8013de2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013de6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013dea:	4259      	negs	r1, r3
 8013dec:	4159      	adcs	r1, r3
 8013dee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013df2:	e7eb      	b.n	8013dcc <__swhatbuf_r+0x24>

08013df4 <__smakebuf_r>:
 8013df4:	898b      	ldrh	r3, [r1, #12]
 8013df6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013df8:	079d      	lsls	r5, r3, #30
 8013dfa:	4606      	mov	r6, r0
 8013dfc:	460c      	mov	r4, r1
 8013dfe:	d507      	bpl.n	8013e10 <__smakebuf_r+0x1c>
 8013e00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013e04:	6023      	str	r3, [r4, #0]
 8013e06:	6123      	str	r3, [r4, #16]
 8013e08:	2301      	movs	r3, #1
 8013e0a:	6163      	str	r3, [r4, #20]
 8013e0c:	b003      	add	sp, #12
 8013e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013e10:	ab01      	add	r3, sp, #4
 8013e12:	466a      	mov	r2, sp
 8013e14:	f7ff ffc8 	bl	8013da8 <__swhatbuf_r>
 8013e18:	9f00      	ldr	r7, [sp, #0]
 8013e1a:	4605      	mov	r5, r0
 8013e1c:	4639      	mov	r1, r7
 8013e1e:	4630      	mov	r0, r6
 8013e20:	f7ff fbbc 	bl	801359c <_malloc_r>
 8013e24:	b948      	cbnz	r0, 8013e3a <__smakebuf_r+0x46>
 8013e26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013e2a:	059a      	lsls	r2, r3, #22
 8013e2c:	d4ee      	bmi.n	8013e0c <__smakebuf_r+0x18>
 8013e2e:	f023 0303 	bic.w	r3, r3, #3
 8013e32:	f043 0302 	orr.w	r3, r3, #2
 8013e36:	81a3      	strh	r3, [r4, #12]
 8013e38:	e7e2      	b.n	8013e00 <__smakebuf_r+0xc>
 8013e3a:	89a3      	ldrh	r3, [r4, #12]
 8013e3c:	6020      	str	r0, [r4, #0]
 8013e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013e42:	81a3      	strh	r3, [r4, #12]
 8013e44:	9b01      	ldr	r3, [sp, #4]
 8013e46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8013e4a:	b15b      	cbz	r3, 8013e64 <__smakebuf_r+0x70>
 8013e4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013e50:	4630      	mov	r0, r6
 8013e52:	f000 f81d 	bl	8013e90 <_isatty_r>
 8013e56:	b128      	cbz	r0, 8013e64 <__smakebuf_r+0x70>
 8013e58:	89a3      	ldrh	r3, [r4, #12]
 8013e5a:	f023 0303 	bic.w	r3, r3, #3
 8013e5e:	f043 0301 	orr.w	r3, r3, #1
 8013e62:	81a3      	strh	r3, [r4, #12]
 8013e64:	89a3      	ldrh	r3, [r4, #12]
 8013e66:	431d      	orrs	r5, r3
 8013e68:	81a5      	strh	r5, [r4, #12]
 8013e6a:	e7cf      	b.n	8013e0c <__smakebuf_r+0x18>

08013e6c <_fstat_r>:
 8013e6c:	b538      	push	{r3, r4, r5, lr}
 8013e6e:	4d07      	ldr	r5, [pc, #28]	@ (8013e8c <_fstat_r+0x20>)
 8013e70:	2300      	movs	r3, #0
 8013e72:	4604      	mov	r4, r0
 8013e74:	4608      	mov	r0, r1
 8013e76:	4611      	mov	r1, r2
 8013e78:	602b      	str	r3, [r5, #0]
 8013e7a:	f7fc ff28 	bl	8010cce <_fstat>
 8013e7e:	1c43      	adds	r3, r0, #1
 8013e80:	d102      	bne.n	8013e88 <_fstat_r+0x1c>
 8013e82:	682b      	ldr	r3, [r5, #0]
 8013e84:	b103      	cbz	r3, 8013e88 <_fstat_r+0x1c>
 8013e86:	6023      	str	r3, [r4, #0]
 8013e88:	bd38      	pop	{r3, r4, r5, pc}
 8013e8a:	bf00      	nop
 8013e8c:	20000294 	.word	0x20000294

08013e90 <_isatty_r>:
 8013e90:	b538      	push	{r3, r4, r5, lr}
 8013e92:	4d06      	ldr	r5, [pc, #24]	@ (8013eac <_isatty_r+0x1c>)
 8013e94:	2300      	movs	r3, #0
 8013e96:	4604      	mov	r4, r0
 8013e98:	4608      	mov	r0, r1
 8013e9a:	602b      	str	r3, [r5, #0]
 8013e9c:	f7fc ff27 	bl	8010cee <_isatty>
 8013ea0:	1c43      	adds	r3, r0, #1
 8013ea2:	d102      	bne.n	8013eaa <_isatty_r+0x1a>
 8013ea4:	682b      	ldr	r3, [r5, #0]
 8013ea6:	b103      	cbz	r3, 8013eaa <_isatty_r+0x1a>
 8013ea8:	6023      	str	r3, [r4, #0]
 8013eaa:	bd38      	pop	{r3, r4, r5, pc}
 8013eac:	20000294 	.word	0x20000294

08013eb0 <_sbrk_r>:
 8013eb0:	b538      	push	{r3, r4, r5, lr}
 8013eb2:	4d06      	ldr	r5, [pc, #24]	@ (8013ecc <_sbrk_r+0x1c>)
 8013eb4:	2300      	movs	r3, #0
 8013eb6:	4604      	mov	r4, r0
 8013eb8:	4608      	mov	r0, r1
 8013eba:	602b      	str	r3, [r5, #0]
 8013ebc:	f7fc ff30 	bl	8010d20 <_sbrk>
 8013ec0:	1c43      	adds	r3, r0, #1
 8013ec2:	d102      	bne.n	8013eca <_sbrk_r+0x1a>
 8013ec4:	682b      	ldr	r3, [r5, #0]
 8013ec6:	b103      	cbz	r3, 8013eca <_sbrk_r+0x1a>
 8013ec8:	6023      	str	r3, [r4, #0]
 8013eca:	bd38      	pop	{r3, r4, r5, pc}
 8013ecc:	20000294 	.word	0x20000294

08013ed0 <_init>:
 8013ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ed2:	bf00      	nop
 8013ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ed6:	bc08      	pop	{r3}
 8013ed8:	469e      	mov	lr, r3
 8013eda:	4770      	bx	lr

08013edc <_fini>:
 8013edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ede:	bf00      	nop
 8013ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ee2:	bc08      	pop	{r3}
 8013ee4:	469e      	mov	lr, r3
 8013ee6:	4770      	bx	lr
