<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LampCtrl138.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LampCtrl_138.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LampCtrl_138.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="LampCtrl_138.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LampCtrl_138.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_138.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LampCtrl_138.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LampCtrl_138.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LampCtrl_138.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LampCtrl_138.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LampCtrl_138.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LampCtrl_138.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_138.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LampCtrl_138.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LampCtrl_138.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LampCtrl_138.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LampCtrl_138.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LampCtrl_138.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LampCtrl_138.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LampCtrl_138.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LampCtrl_138.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LampCtrl_138.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LampCtrl_138.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_138_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl_138_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl_138_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_138_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LampCtrl_138_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_138_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_138_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LampCtrl_138_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LampCtrl_138_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_138_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LampCtrl_138_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LampCtrl_138_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LampCtrl_138_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_138_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lampctrl_138.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lampctrl_138.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lampctrl_138.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1571381885" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1571381885">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382175" xil_pn:in_ck="-983833621911703426" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1571382175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="LampCtrl_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1571381912" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2995380151802966699" xil_pn:start_ts="1571381912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571381918" xil_pn:in_ck="1182005930133793382" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3708611034430784009" xil_pn:start_ts="1571381912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1571381918" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6778130927872904720" xil_pn:start_ts="1571381918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382175" xil_pn:in_ck="-5206703987308389950" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1571382175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_74LS138.vf"/>
      <outfile xil_pn:name="LampCtrl_138.vf"/>
      <outfile xil_pn:name="LampCtrl_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1571382182" xil_pn:in_ck="-5206703987308389950" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4854023263011763115" xil_pn:start_ts="1571382175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1571382182" xil_pn:in_ck="-598683142077407788" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6567978897815056594" xil_pn:start_ts="1571382182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1571382609" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1571382609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:in_ck="1182005930133793382" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2198510509639739774" xil_pn:start_ts="1571382609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_138.vf"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6778130927872904720" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6808136513696053642" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382613" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="834469379346433754" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382632" xil_pn:in_ck="4426978621684009943" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="430220756510488433" xil_pn:start_ts="1571382613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_138.jhd"/>
      <outfile xil_pn:name="LampCtrl_138.lso"/>
      <outfile xil_pn:name="LampCtrl_138.ngc"/>
      <outfile xil_pn:name="LampCtrl_138.ngr"/>
      <outfile xil_pn:name="LampCtrl_138.prj"/>
      <outfile xil_pn:name="LampCtrl_138.stx"/>
      <outfile xil_pn:name="LampCtrl_138.syr"/>
      <outfile xil_pn:name="LampCtrl_138.xst"/>
      <outfile xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_138_LampCtrl_138_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_138_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1571382873" xil_pn:in_ck="1182005930133795558" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9115284148550563812" xil_pn:start_ts="1571382873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382892" xil_pn:in_ck="6230775253812283526" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="861842826912633260" xil_pn:start_ts="1571382873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_138.bld"/>
      <outfile xil_pn:name="LampCtrl_138.ngd"/>
      <outfile xil_pn:name="LampCtrl_138_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571382930" xil_pn:in_ck="2405446158599088775" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1571382892">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_138.pcf"/>
      <outfile xil_pn:name="LampCtrl_138_map.map"/>
      <outfile xil_pn:name="LampCtrl_138_map.mrp"/>
      <outfile xil_pn:name="LampCtrl_138_map.ncd"/>
      <outfile xil_pn:name="LampCtrl_138_map.ngm"/>
      <outfile xil_pn:name="LampCtrl_138_map.xrpt"/>
      <outfile xil_pn:name="LampCtrl_138_summary.xml"/>
      <outfile xil_pn:name="LampCtrl_138_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571382984" xil_pn:in_ck="-3419624146825507040" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1571382930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_138.ncd"/>
      <outfile xil_pn:name="LampCtrl_138.pad"/>
      <outfile xil_pn:name="LampCtrl_138.par"/>
      <outfile xil_pn:name="LampCtrl_138.ptwx"/>
      <outfile xil_pn:name="LampCtrl_138.unroutes"/>
      <outfile xil_pn:name="LampCtrl_138.xpi"/>
      <outfile xil_pn:name="LampCtrl_138_pad.csv"/>
      <outfile xil_pn:name="LampCtrl_138_pad.txt"/>
      <outfile xil_pn:name="LampCtrl_138_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1571383043" xil_pn:in_ck="1182005930133787933" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1571382984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_138.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lampctrl_138.bgn"/>
      <outfile xil_pn:name="lampctrl_138.bit"/>
      <outfile xil_pn:name="lampctrl_138.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1571383043" xil_pn:in_ck="-6499979139727504601" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1571383043">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1571382984" xil_pn:in_ck="-9159947337126649341" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1571382963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_138.twr"/>
      <outfile xil_pn:name="LampCtrl_138.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
