Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:27:23 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.105    0.168 1.37e+07    0.287 100.0
  U0_CLK_GATE (CLK_GATE)               3.12e-02 5.46e-03 4.48e+04 3.68e-02  12.8
  U0_ALU (ALU)                         1.91e-03 1.25e-02 6.30e+06 2.07e-02   7.2
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.6
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.38e+05 2.38e-04   0.1
    div_52 (ALU_DW_div_uns_0)             0.000    0.000 3.02e+06 3.02e-03   1.1
  U0_RegFile (RegFile)                 1.50e-02    0.104 3.78e+06    0.123  42.9
  U0_SYS_CTRL (SYS_CTRL)               3.85e-03 2.60e-02 1.07e+06 3.09e-02  10.8
    U0_CTRL_TX (CTRL_TX)               3.00e-04 2.22e-03 2.10e+05 2.73e-03   1.0
    U0_CTRL_RX (CTRL_RX)               3.08e-03 2.38e-02 8.38e+05 2.77e-02   9.6
  U0_UART (UART)                       1.01e-02 5.75e-03 1.78e+06 1.76e-02   6.1
    U0_UART_RX (UART_RX)               7.72e-03 5.00e-03 9.69e+05 1.37e-02   4.8
      U0_stp_chk (stp_chk)                0.000 1.50e-04 1.79e+04 1.67e-04   0.1
      U0_par_chk (par_chk)             3.46e-06 1.51e-04 1.20e+05 2.74e-04   0.1
      U0_strt_chk (strt_chk)           5.10e-06 1.54e-04 1.77e+04 1.77e-04   0.1
      U0_deserializer (deserializer)   6.81e-04 1.23e-03 1.38e+05 2.05e-03   0.7
      U0_data_sampling (data_sampling) 1.23e-03 8.54e-04 2.83e+05 2.37e-03   0.8
      U0_edge_bit_counter (edge_bit_counter)
                                       3.20e-03 1.62e-03 2.06e+05 5.02e-03   1.7
      U0_uart_fsm (uart_rx_fsm)        1.94e-03 8.18e-04 1.79e+05 2.94e-03   1.0
    U0_UART_TX (UART_TX)               2.16e-03 7.26e-04 8.02e+05 3.68e-03   1.3
      U0_parity_calc (parity_calc)        0.000 2.17e-04 2.97e+05 5.14e-04   0.2
      U0_mux (mux)                     1.51e-05 5.70e-05 2.91e+04 1.01e-04   0.0
      U0_Serializer (Serializer)       8.88e-04 3.04e-04 3.19e+05 1.51e-03   0.5
      U0_fsm (uart_tx_fsm)                0.000 9.43e-05 1.38e+05 2.33e-04   0.1
  U0_ClkDiv (ClkDiv)                   3.91e-03 1.42e-03 2.61e+05 5.59e-03   1.9
  U1_uart_sync (data_sync_1)           9.86e-04 3.23e-04 1.85e+05 1.49e-03   0.5
  U0_ref_sync (data_sync_0)            1.31e-03 8.81e-03 2.06e+05 1.03e-02   3.6
  U1_RST_SYNC (RST_SYNC_1)             1.84e-04 2.28e-03 2.53e+04 2.49e-03   0.9
  U0_RST_SYNC (RST_SYNC_0)             1.39e-04 5.57e-04 2.47e+04 7.20e-04   0.3
1
