module WB_stage (
    input               mem2reg,
    input       [31:0]  data_from_dmem,
    input       [31:0]  alu_result,

    output      [31:0]  data_write2reg
);

endmodule