strict digraph G {
subgraph cluster_scheduler_sched00 {
label=sched00;
processor_processor_0 [label=processor_0, shape=square];
}

subgraph cluster_scheduler_sched01 {
label=sched01;
processor_processor_1 [label=processor_1, shape=square];
}

subgraph cluster_scheduler_sched02 {
label=sched02;
processor_processor_2 [label=processor_2, shape=square];
}

subgraph cluster_scheduler_sched03 {
label=sched03;
processor_processor_3 [label=processor_3, shape=square];
}

primitive_prim_test_chip_shared_memory_1 [label=prim_test_chip_shared_memory_1];
processor_processor_0 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_1 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_2 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
processor_processor_3 -> primitive_prim_test_chip_shared_memory_1  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_0  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_1  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_2  [minlen=5.1588830833596715];
primitive_prim_test_chip_shared_memory_1 -> processor_processor_3  [minlen=5.1588830833596715];
}
