# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../divisor.srcs/sources_1/new/controlpath.vhd" \
"../../../../divisor.srcs/sources_1/new/shift_register.vhd" \
"../../../../divisor.srcs/sources_1/new/datapath.vhd" \
"../../../../divisor.srcs/sources_1/new/top_level.vhd" \
"../../../../divisor.srcs/sim_1/new/toplevel_tb.vhd" \

# Do not sort compile order
nosort
