\doxysection{DMA\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ NDTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ M0\+AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ M1\+AR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

\doxysubsection{Field Documentation}
\label{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

DMA stream x configuration register ~\newline
 \label{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{FCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FCR}

DMA stream x FIFO control register ~\newline
 \label{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M0AR@{M0AR}}
\index{M0AR@{M0AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{M0AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t M0\+AR}

DMA stream x memory 0 address register ~\newline
 \label{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M1AR@{M1AR}}
\index{M1AR@{M1AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{M1AR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t M1\+AR}

DMA stream x memory 1 address register ~\newline
 \label{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!NDTR@{NDTR}}
\index{NDTR@{NDTR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{NDTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t NDTR}

DMA stream x number of data register ~\newline
 \label{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!PAR@{PAR}}
\index{PAR@{PAR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\doxysubsubsection{PAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PAR}

DMA stream x peripheral address register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
