--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Users/Felipe/Desktop/Xilinx/bin/nt/trce.exe -ise
c:\users\felipe\desktop\leitura_digital_2_niveis_logicos\leitura_digital_2_niveis_logicos.ise
-intstyle ise -e 3 -l 3 -s 4 -xml leitura_digitais_2_niveis
leitura_digitais_2_niveis.ncd -o leitura_digitais_2_niveis.twr
leitura_digitais_2_niveis.pcf


Design file:              leitura_digitais_2_niveis.ncd
Physical constraint file: leitura_digitais_2_niveis.pcf
Device,speed:             xc3s500e,-4 (ADVANCED 1.13 2005-05-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 10 ns HIGH 50%;

 681 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.677ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.677|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 681 paths, 0 nets, and 172 connections

Design statistics:
   Minimum period:   8.677ns (Maximum frequency: 115.247MHz)


Analysis completed Wed Mar 27 20:32:42 2024
--------------------------------------------------------------------------------



Peak Memory Usage: 183 MB
