#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Nov 13 10:58:49 2023
# Process ID: 19924
# Current directory: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28716 C:\Users\Miles\Desktop\Interface_Technology\Verilog_1\project_2.xpr
# Log file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/vivado.log
# Journal file: C:/Users/Miles/Desktop/Interface_Technology/Verilog_1\vivado.jou
# Running On: Chenxuan-RazerBlade, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 16540 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.xpr
open_bd_design {C:/Users/Miles/Desktop/Interface_Technology/Verilog_1/project_2.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Display:1.0 Display_0
endgroup
set_property location {3 739 808} [get_bd_cells Display_0]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Display_0/s00_axi_aresetn]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Display_0/s00_axi_aclk]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins Display_0/s00_axi]
delete_bd_objs [get_bd_nets PWM_w_Int_v1_0_0_AN] [get_bd_nets PWM_w_Int_v1_0_0_Digits_Bits] [get_bd_cells PWM_w_Int_v1_0_0]
connect_bd_net [get_bd_ports AN] [get_bd_pins Display_0/AN]
connect_bd_net [get_bd_ports Digits_Bits] [get_bd_pins Display_0/Digits_Bits]
set_property location {2 657 706} [get_bd_cells Display_0]
save_bd_design
set_property  ip_repo_paths  c:/Users/Miles/Desktop/Interface_Technology/lab_src [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src C:/Users/Miles/Desktop/Interface_Technology/Display} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo} [current_project]
update_ip_catalog
create_peripheral xilinx.com user PWM 1.0 -dir C:/Users/Miles/Desktop/Interface_Technology/PWM
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:PWM:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM:1.0]
set_property  ip_repo_paths  {C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_v1_0 -directory C:/Users/Miles/Desktop/Interface_Technology/PWM c:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_Controller.v w ]
add_files C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_Controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src C:/Users/Miles/Desktop/Interface_Technology/Display} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
ipx::remove_file ../PWM_Controller.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::add_file_group -type synthesis {} [ipx::current_core]
ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
ipx::update_ip_instances -delete_project true
create_peripheral xilinx.com user PWM 1.0 -dir C:/Users/Miles/Desktop/Interface_Technology/PWM
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:PWM:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:PWM:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:PWM:1.0]
set_property  ip_repo_paths  {C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0 C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0 c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_PWM_v1_0 -directory C:/Users/Miles/Desktop/Interface_Technology/PWM c:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0/component.xml
update_compile_order -fileset sources_1
current_project project_2
close_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_Controller_Int.v w ]
add_files C:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_Controller_Int.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
set_property  ip_repo_paths  {c:/Users/Miles/Desktop/Interface_Technology/lab_src c:/Users/Miles/Desktop/Interface_Technology/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/Miles/Desktop/Interface_Technology/lab_src [current_project]
update_ip_catalog
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::reorder_files -after ../PWM_Controller_Int.v ../PWM_Controller_Int.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::unload_core c:/Users/Miles/Desktop/Interface_Technology/PWM/PWM_1_0/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
