Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jul 30 11:00:32 2023
| Host         : LAPTOP-UFGHG504 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4896 register/latch pins with no clock driven by root clock pin: bit_mode_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[0].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[1].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[2].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[3].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[4].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[5].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[6].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_window_t/Windows_t[7].u_window/pip_cnt_back_max0_i_1/CO[2] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5088 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.574        0.000                      0                39631        0.034        0.000                      0                39631        3.870        0.000                       0                 24358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.574        0.000                      0                38908        0.034        0.000                      0                38908        3.870        0.000                       0                 24358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.320        0.000                      0                  723        0.334        0.000                      0                  723  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 1.230ns (13.102%)  route 8.158ns (86.898%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        8.158    13.350    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X93Y98         LUT5 (Prop_lut5_I4_O)        0.235    13.585 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46/O
                         net (fo=1, routed)           0.000    13.585    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.917 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49/CO[3]
                         net (fo=1, routed)           0.000    13.917    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.182 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49/O[1]
                         net (fo=1, routed)           0.000    14.182    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49_n_6
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.345    14.487    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[20]/C
                         clock pessimism              0.246    14.732    
                         clock uncertainty           -0.035    14.697    
    SLICE_X93Y99         FDCE (Setup_fdce_C_D)        0.059    14.756    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[20]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.225ns (13.056%)  route 8.158ns (86.944%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        8.158    13.350    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X93Y98         LUT5 (Prop_lut5_I4_O)        0.235    13.585 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46/O
                         net (fo=1, routed)           0.000    13.585    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.917 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49/CO[3]
                         net (fo=1, routed)           0.000    13.917    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    14.177 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49/O[3]
                         net (fo=1, routed)           0.000    14.177    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49_n_4
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.345    14.487    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]/C
                         clock pessimism              0.246    14.732    
                         clock uncertainty           -0.035    14.697    
    SLICE_X93Y99         FDCE (Setup_fdce_C_D)        0.059    14.756    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 1.355ns (14.499%)  route 7.990ns (85.501%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 14.449 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        7.990    13.183    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X68Y44         LUT5 (Prop_lut5_I3_O)        0.235    13.418 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A[22]_i_8__58/O
                         net (fo=1, routed)           0.000    13.418    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A[22]_i_8__58_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.875 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[22]_i_1__61/CO[3]
                         net (fo=1, routed)           0.000    13.875    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[22]_i_1__61_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.140 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]_i_1__61/O[1]
                         net (fo=1, routed)           0.000    14.140    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]_i_1__61_n_6
    SLICE_X68Y45         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.308    14.449    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X68Y45         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.258    14.707    
                         clock uncertainty           -0.035    14.672    
    SLICE_X68Y45         FDCE (Setup_fdce_C_D)        0.059    14.731    u_Mul_Add_Tree/DSP48E1_AaBaCmD[8].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.404ns (15.091%)  route 7.900ns (84.909%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns = ( 14.378 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        7.900    13.092    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.235    13.327 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A[14]_i_6__98/O
                         net (fo=1, routed)           0.000    13.327    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A[14]_i_6__98_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.641 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[14]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    13.641    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[14]_i_1__98_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.741 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[18]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    13.741    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[18]_i_1__98_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.841 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[22]_i_1__98/CO[3]
                         net (fo=1, routed)           0.000    13.841    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[22]_i_1__98_n_0
    SLICE_X38Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    14.098 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]_i_1__98/O[1]
                         net (fo=1, routed)           0.000    14.098    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]_i_1__98_n_6
    SLICE_X38Y97         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.236    14.378    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X38Y97         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.246    14.623    
                         clock uncertainty           -0.035    14.588    
    SLICE_X38Y97         FDCE (Setup_fdce_C_D)        0.101    14.689    u_Mul_Add_Tree/DSP48E1_AaBaCmD[45].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.689    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.509ns  (logic 1.649ns (17.342%)  route 7.860ns (82.658%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 14.642 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        7.860    13.052    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X95Y102        LUT3 (Prop_lut3_I1_O)        0.235    13.287 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A[10]_i_7__114/O
                         net (fo=1, routed)           0.000    13.287    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A[10]_i_7__114_n_0
    SLICE_X95Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.744 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[10]_i_1__114/CO[3]
                         net (fo=1, routed)           0.000    13.744    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[10]_i_1__114_n_0
    SLICE_X95Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.842 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[14]_i_1__114/CO[3]
                         net (fo=1, routed)           0.000    13.842    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[14]_i_1__114_n_0
    SLICE_X95Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.940 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[18]_i_1__114/CO[3]
                         net (fo=1, routed)           0.000    13.940    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[18]_i_1__114_n_0
    SLICE_X95Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.038 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[22]_i_1__114/CO[3]
                         net (fo=1, routed)           0.000    14.038    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[22]_i_1__114_n_0
    SLICE_X95Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.303 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]_i_1__114/O[1]
                         net (fo=1, routed)           0.000    14.303    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]_i_1__114_n_6
    SLICE_X95Y106        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.501    14.642    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X95Y106        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.246    14.888    
                         clock uncertainty           -0.035    14.853    
    SLICE_X95Y106        FDCE (Setup_fdce_C_D)        0.059    14.912    u_Mul_Add_Tree/DSP48E1_AaBaCmD[42].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 1.634ns (17.321%)  route 7.800ns (82.679%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.529 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        7.800    12.992    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X36Y107        LUT3 (Prop_lut3_I1_O)        0.235    13.227 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A[10]_i_7__12/O
                         net (fo=1, routed)           0.000    13.227    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A[10]_i_7__12_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.671 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[10]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.671    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[10]_i_1__12_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.771 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[14]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.771    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[14]_i_1__12_n_0
    SLICE_X36Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.871 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[18]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.871    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[18]_i_1__12_n_0
    SLICE_X36Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.971 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[22]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    13.971    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[22]_i_1__12_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    14.228 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]_i_1__12/O[1]
                         net (fo=1, routed)           0.000    14.228    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]_i_1__12_n_6
    SLICE_X36Y111        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.388    14.529    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X36Y111        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.246    14.775    
                         clock uncertainty           -0.035    14.740    
    SLICE_X36Y111        FDCE (Setup_fdce_C_D)        0.101    14.841    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 1.355ns (14.260%)  route 8.147ns (85.740%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 14.641 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        8.146    13.339    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X93Y99         LUT5 (Prop_lut5_I3_O)        0.235    13.574 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[22]_i_8__46/O
                         net (fo=1, routed)           0.000    13.574    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[22]_i_8__46_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.031 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49/CO[3]
                         net (fo=1, routed)           0.001    14.031    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.296 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]_i_1__49/O[1]
                         net (fo=1, routed)           0.000    14.296    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]_i_1__49_n_6
    SLICE_X93Y100        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.500    14.641    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X93Y100        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.246    14.887    
                         clock uncertainty           -0.035    14.852    
    SLICE_X93Y100        FDCE (Setup_fdce_C_D)        0.059    14.911    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 1.453ns (15.472%)  route 7.938ns (84.529%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 14.531 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        7.938    13.131    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X37Y107        LUT5 (Prop_lut5_I4_O)        0.235    13.366 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A[18]_i_8__4/O
                         net (fo=1, routed)           0.000    13.366    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A[18]_i_8__4_n_0
    SLICE_X37Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.823 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[18]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.823    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[18]_i_1__4_n_0
    SLICE_X37Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.921 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[22]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.921    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[22]_i_1__4_n_0
    SLICE_X37Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.186 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    14.186    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]_i_1__4_n_6
    SLICE_X37Y109        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.390    14.531    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X37Y109        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]/C
                         clock pessimism              0.246    14.777    
                         clock uncertainty           -0.035    14.742    
    SLICE_X37Y109        FDCE (Setup_fdce_C_D)        0.059    14.801    u_Mul_Add_Tree/DSP48E1_AaBaCmD[49].u_Mul_8bit_4bit/A_reg[24]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 1.165ns (12.496%)  route 8.158ns (87.504%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        8.158    13.350    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X93Y98         LUT5 (Prop_lut5_I4_O)        0.235    13.585 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46/O
                         net (fo=1, routed)           0.000    13.585    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.917 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49/CO[3]
                         net (fo=1, routed)           0.000    13.917    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    14.117 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49/O[2]
                         net (fo=1, routed)           0.000    14.117    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49_n_5
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.345    14.487    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[21]/C
                         clock pessimism              0.246    14.732    
                         clock uncertainty           -0.035    14.697    
    SLICE_X93Y99         FDCE (Setup_fdce_C_D)        0.059    14.756    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[21]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.117    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 u_conv_t/Convs[0].u_conv/conv_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 1.146ns (12.317%)  route 8.158ns (87.683%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.487ns = ( 14.487 - 10.000 ) 
    Source Clock Delay      (SCD):    4.794ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.407     4.794    u_conv_t/Convs[0].u_conv/sys_clk_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  u_conv_t/Convs[0].u_conv/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDCE (Prop_fdce_C_Q)         0.398     5.192 r  u_conv_t/Convs[0].u_conv/conv_flag_reg/Q
                         net (fo=6486, routed)        8.158    13.350    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/conv_req_ma_tree
    SLICE_X93Y98         LUT5 (Prop_lut5_I4_O)        0.235    13.585 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46/O
                         net (fo=1, routed)           0.000    13.585    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A[18]_i_7__46_n_0
    SLICE_X93Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    13.917 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49/CO[3]
                         net (fo=1, routed)           0.000    13.917    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[18]_i_1__49_n_0
    SLICE_X93Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    14.098 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49/O[0]
                         net (fo=1, routed)           0.000    14.098    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[22]_i_1__49_n_7
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.345    14.487    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X93Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[19]/C
                         clock pessimism              0.246    14.732    
                         clock uncertainty           -0.035    14.697    
    SLICE_X93Y99         FDCE (Setup_fdce_C_D)        0.059    14.756    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/A_reg[19]
  -------------------------------------------------------------------
                         required time                         14.756    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/bd_pre_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.252ns (52.027%)  route 0.232ns (47.973%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.584     1.550    u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X81Y99         FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/bd_pre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDCE (Prop_fdce_C_Q)         0.141     1.691 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[115].u_Mul_8bit_4bit/bd_pre_reg[6]/Q
                         net (fo=2, routed)           0.232     1.923    u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/bd_channel[1]_341[6]
    SLICE_X67Y103        LUT2 (Prop_lut2_I0_O)        0.045     1.968 r  u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip[7]_i_4/O
                         net (fo=1, routed)           0.000     1.968    u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip[7]_i_4_n_0
    SLICE_X67Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.034 r  u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.034    u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[7]_i_1_n_5
    SLICE_X67Y103        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.934     2.148    u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X67Y103        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[6]/C
                         clock pessimism             -0.253     1.895    
    SLICE_X67Y103        FDRE (Hold_fdre_C_D)         0.105     2.000    u_Mul_Add_Tree/ADDER_TREE_BD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_b/out_sum_pip_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/ad_pre_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/out_sum_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.566%)  route 0.196ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.615     1.581    u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X104Y49        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/ad_pre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.164     1.745 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[141].u_Mul_8bit_4bit/ad_pre_reg[1]/Q
                         net (fo=1, routed)           0.196     1.941    u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/ad_channel[1]_340[1]
    SLICE_X105Y50        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/out_sum_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.880     2.094    u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/sys_clk_IBUF_BUFG
    SLICE_X105Y50        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/out_sum_r_reg[1]/C
                         clock pessimism             -0.248     1.846    
    SLICE_X105Y50        FDRE (Hold_fdre_C_D)         0.046     1.892    u_Mul_Add_Tree/ADDER_TREE_AD[1].u_AdderTree/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_b/AdderTree_a/out_sum_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.347ns (67.921%)  route 0.164ns (32.079%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.584     1.550    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/sys_clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/Q
                         net (fo=2, routed)           0.163     1.854    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a_n_5
    SLICE_X89Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.967 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[3]_i_1_n_0
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[7]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.061 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.061    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]_i_1_n_7
    SLICE_X89Y100        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.940     2.154    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[8]/C
                         clock pessimism             -0.253     1.901    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.006    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.980%)  route 0.172ns (55.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.662     1.628    u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X64Y100        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141     1.769 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[3]/Q
                         net (fo=1, routed)           0.172     1.942    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/cd_channel[1]_342[3]
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.849     2.063    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[3]/C
                         clock pessimism             -0.253     1.810    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.070     1.880    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.618%)  route 0.175ns (55.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.662     1.628    u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X64Y100        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141     1.769 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[4]/Q
                         net (fo=1, routed)           0.175     1.944    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/cd_channel[1]_342[4]
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.849     2.063    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[4]/C
                         clock pessimism             -0.253     1.810    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.072     1.882    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_window_t/Windows_t[6].u_window/men_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_window_t/Windows_t[6].u_window/men_reg[78][0]_srl15_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.353%)  route 0.117ns (41.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.564     1.530    u_window_t/Windows_t[6].u_window/sys_clk_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  u_window_t/Windows_t[6].u_window/men_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  u_window_t/Windows_t[6].u_window/men_reg[63][0]/Q
                         net (fo=2, routed)           0.117     1.811    u_window_t/Windows_t[6].u_window/men_reg[63]__0[0]
    SLICE_X34Y47         SRLC32E                                      r  u_window_t/Windows_t[6].u_window/men_reg[78][0]_srl15_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.831     2.045    u_window_t/Windows_t[6].u_window/sys_clk_IBUF_BUFG
    SLICE_X34Y47         SRLC32E                                      r  u_window_t/Windows_t[6].u_window/men_reg[78][0]_srl15_lopt_merged/CLK
                         clock pessimism             -0.481     1.564    
    SLICE_X34Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.747    u_window_t/Windows_t[6].u_window/men_reg[78][0]_srl15_lopt_merged
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/cd_pre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/out_sum_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.343%)  route 0.170ns (54.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.639     1.605    u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X43Y101        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/cd_pre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDCE (Prop_fdce_C_Q)         0.141     1.746 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[121].u_Mul_8bit_4bit/cd_pre_reg[2]/Q
                         net (fo=1, routed)           0.170     1.916    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/cd_channel[1]_342[2]
    SLICE_X44Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/out_sum_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.825     2.039    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/sys_clk_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/out_sum_r_reg[2]/C
                         clock pessimism             -0.253     1.786    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.066     1.852    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_b/AdderTree_b/AdderTree_a/AdderTree_a/out_sum_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.358ns (68.597%)  route 0.164ns (31.403%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.584     1.550    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/sys_clk_IBUF_BUFG
    SLICE_X87Y98         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/out_sum_pip_reg[3]/Q
                         net (fo=2, routed)           0.163     1.854    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a_n_5
    SLICE_X89Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.967 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.967    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[3]_i_1_n_0
    SLICE_X89Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.006 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.007    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[7]_i_1_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.072 r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]_i_1_n_5
    SLICE_X89Y100        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.940     2.154    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X89Y100        FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]/C
                         clock pessimism             -0.253     1.901    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.006    u_Mul_Add_Tree/ADDER_TREE_CD[0].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/out_sum_pip_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.978%)  route 0.172ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.662     1.628    u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/sys_clk_IBUF_BUFG
    SLICE_X64Y100        FDCE                                         r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141     1.769 r  u_Mul_Add_Tree/DSP48E1_AaBaCmD[113].u_Mul_8bit_4bit/cd_pre_reg[2]/Q
                         net (fo=1, routed)           0.172     1.942    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/cd_channel[1]_342[2]
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.849     2.063    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/sys_clk_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[2]/C
                         clock pessimism             -0.253     1.810    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.066     1.876    u_Mul_Add_Tree/ADDER_TREE_CD[1].u_AdderTree/AdderTree_b/AdderTree_a/AdderTree_a/AdderTree_b/AdderTree_a/AdderTree_b/out_sum_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_window_t/Windows_t[3].u_window/data_shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_window_t/Windows_t[3].u_window/men_reg[14][1]_srl15_lopt_merged/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.590     1.556    u_window_t/Windows_t[3].u_window/sys_clk_IBUF_BUFG
    SLICE_X27Y9          FDCE                                         r  u_window_t/Windows_t[3].u_window/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDCE (Prop_fdce_C_Q)         0.141     1.697 r  u_window_t/Windows_t[3].u_window/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.055     1.752    u_window_t/Windows_t[3].u_window/data_shift[1]
    SLICE_X26Y9          SRLC32E                                      r  u_window_t/Windows_t[3].u_window/men_reg[14][1]_srl15_lopt_merged/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.858     2.072    u_window_t/Windows_t[3].u_window/sys_clk_IBUF_BUFG
    SLICE_X26Y9          SRLC32E                                      r  u_window_t/Windows_t[3].u_window/men_reg[14][1]_srl15_lopt_merged/CLK
                         clock pessimism             -0.503     1.569    
    SLICE_X26Y9          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.686    u_window_t/Windows_t[3].u_window/men_reg[14][1]_srl15_lopt_merged
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X3Y28   u_Mul_Add_Tree/DSP48E1_AaBaCmD[108].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X2Y22   u_Mul_Add_Tree/DSP48E1_AaBaCmD[126].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X1Y13   u_Mul_Add_Tree/DSP48E1_AaBaCmD[32].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X3Y38   u_Mul_Add_Tree/DSP48E1_AaBaCmD[41].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X2Y35   u_Mul_Add_Tree/DSP48E1_AaBaCmD[50].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X2Y17   u_Mul_Add_Tree/DSP48E1_AaBaCmD[5].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X3Y20   u_Mul_Add_Tree/DSP48E1_AaBaCmD[78].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X2Y36   u_Mul_Add_Tree/DSP48E1_AaBaCmD[117].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X3Y23   u_Mul_Add_Tree/DSP48E1_AaBaCmD[135].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.997         10.000      7.003      DSP48_X3Y0    u_Mul_Add_Tree/DSP48E1_AaBaCmD[14].u_Mul_8bit_4bit/u_DSP48E1_AaDmB_2clk/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y16  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y14  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y14  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y15  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y14  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         5.000       3.870      SLICE_X22Y14  u_FIFO_BIAS_DRAM_16BIT_16DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.433ns (18.935%)  route 1.854ns (81.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.483     4.870    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y8          FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_fdpe_C_Q)         0.433     5.303 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          1.854     7.157    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X24Y2          FDPE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.321    14.462    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X24Y2          FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.342    14.804    
                         clock uncertainty           -0.035    14.769    
    SLICE_X24Y2          FDPE (Recov_fdpe_C_PRE)     -0.292    14.477    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.433ns (18.935%)  route 1.854ns (81.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 14.462 - 10.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.483     4.870    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y8          FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_fdpe_C_Q)         0.433     5.303 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          1.854     7.157    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X24Y2          FDPE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.321    14.462    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X24Y2          FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.342    14.804    
                         clock uncertainty           -0.035    14.769    
    SLICE_X24Y2          FDPE (Recov_fdpe_C_PRE)     -0.292    14.477    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.512%)  route 1.409ns (76.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 14.536 - 10.000 ) 
    Source Clock Delay      (SCD):    4.941ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.554     4.941    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y8           FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDPE (Prop_fdpe_C_Q)         0.433     5.374 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          1.409     6.783    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y5           FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.395    14.536    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y5           FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.342    14.878    
                         clock uncertainty           -0.035    14.843    
    SLICE_X7Y5           FDCE (Recov_fdce_C_CLR)     -0.331    14.512    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.433ns (24.118%)  route 1.362ns (75.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.469 - 10.000 ) 
    Source Clock Delay      (SCD):    4.870ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.483     4.870    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y8          FDPE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y8          FDPE (Prop_fdpe_C_Q)         0.433     5.303 f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=24, routed)          1.362     6.666    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X19Y1          FDCE                                         f  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U18                                               0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    13.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       1.328    14.469    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X19Y1          FDCE                                         r  FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.342    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X19Y1          FDCE (Recov_fdce_C_CLR)     -0.331    14.445    FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP[3].u_FIFO_ADD_QUANT_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  7.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.685%)  route 0.161ns (53.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.637     1.603    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y16        FDPE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.161     1.905    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y16        FDCE                                         f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.905     2.119    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y16        FDCE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.481     1.638    
    SLICE_X108Y16        FDCE (Remov_fdce_C_CLR)     -0.067     1.571    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.685%)  route 0.161ns (53.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.637     1.603    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y16        FDPE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.161     1.905    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y16        FDCE                                         f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.905     2.119    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y16        FDCE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.481     1.638    
    SLICE_X108Y16        FDCE (Remov_fdce_C_CLR)     -0.067     1.571    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.685%)  route 0.161ns (53.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.637     1.603    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y16        FDPE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDPE (Prop_fdpe_C_Q)         0.141     1.744 f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.161     1.905    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y16        FDCE                                         f  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.905     2.119    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y16        FDCE                                         r  FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.481     1.638    
    SLICE_X108Y16        FDCE (Remov_fdce_C_CLR)     -0.067     1.571    FIFO_MATRIX_BRAM_32BIT_512DEEP_b[0].u_FIFO_MATRIX_BRAM_32BIT_512DEEP_b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.450%)  route 0.184ns (56.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.558     1.524    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y14         FDPE                                         r  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.665 f  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.184     1.848    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y14         FDCE                                         f  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.824     2.038    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y14         FDCE                                         r  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.481     1.557    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.490    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.450%)  route 0.184ns (56.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.558     1.524    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y14         FDPE                                         r  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.665 f  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.184     1.848    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X36Y14         FDPE                                         f  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.824     2.038    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y14         FDPE                                         r  FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.481     1.557    
    SLICE_X36Y14         FDPE (Remov_fdpe_C_PRE)     -0.071     1.486    FIFO_WEIGHT_BRAM_32BIT_512DEEP[0].u_FIFO_WEIGHT_BRAN_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.351%)  route 0.145ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.616     1.582    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y20          FDPE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.723 f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.145     1.867    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y21          FDCE                                         f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.882     2.096    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y21          FDCE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.351%)  route 0.145ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.616     1.582    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y20          FDPE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.723 f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.145     1.867    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y21          FDCE                                         f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.882     2.096    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y21          FDCE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.351%)  route 0.145ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.616     1.582    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y20          FDPE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.723 f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.145     1.867    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y21          FDCE                                         f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.882     2.096    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y21          FDCE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.351%)  route 0.145ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.616     1.582    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y20          FDPE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.723 f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.145     1.867    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y21          FDCE                                         f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.882     2.096    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y21          FDCE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.351%)  route 0.145ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.616     1.582    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y20          FDPE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.723 f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.145     1.867    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X7Y21          FDCE                                         f  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=24357, routed)       0.882     2.096    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X7Y21          FDCE                                         r  FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.501     1.595    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.092     1.503    FIFO_MAP_BRAM_32BIT_512DEEP[1].u_FIFO_MAP_BRAM_32BIT_512DEEP/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.365    





