--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf
CPU_constraints.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4162456 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.534ns.
--------------------------------------------------------------------------------

Paths for end point Inst_my_ALU/ALU_Result_0 (SLICE_X12Y28.A2), 916948 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.479ns (Levels of Logic = 14)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y27.B3      net (fanout=4)        0.617   N32
    SLICE_X12Y27.B       Tilo                  0.254   N33
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW6
    SLICE_X12Y28.A2      net (fanout=1)        0.696   N155
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.479ns (4.080ns logic, 12.399ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.449ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X16Y23.C1      net (fanout=11)       0.584   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X16Y23.C       Tilo                  0.255   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o141
    SLICE_X16Y25.DX      net (fanout=5)        0.838   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[4]_GND_9_o_MUX_178_o
    SLICE_X16Y25.COUT    Tdxcy                 0.109   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y27.B3      net (fanout=4)        0.617   N32
    SLICE_X12Y27.B       Tilo                  0.254   N33
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW6
    SLICE_X12Y28.A2      net (fanout=1)        0.696   N155
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.449ns (4.088ns logic, 12.361ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_A_7 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.376ns (Levels of Logic = 14)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_A_7 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   Inst_register_32x8/o_OUT_A<7>
                                                       Inst_register_32x8/o_OUT_A_7
    SLICE_X14Y27.B1      net (fanout=19)       1.432   Inst_register_32x8/o_OUT_A<7>
    SLICE_X14Y27.B       Tilo                  0.235   N29
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X14Y26.D1      net (fanout=1)        0.732   N192
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y27.B3      net (fanout=4)        0.617   N32
    SLICE_X12Y27.B       Tilo                  0.254   N33
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW6
    SLICE_X12Y28.A2      net (fanout=1)        0.696   N155
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.376ns (4.151ns logic, 12.225ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_my_ALU/ALU_Result_0 (SLICE_X12Y28.A1), 916948 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.109ns (Levels of Logic = 14)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X13Y26.C6      net (fanout=4)        0.157   N32
    SLICE_X13Y26.C       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW0
    SLICE_X12Y28.A1      net (fanout=1)        0.781   N153
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.109ns (4.085ns logic, 12.024ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.079ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X16Y23.C1      net (fanout=11)       0.584   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X16Y23.C       Tilo                  0.255   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o141
    SLICE_X16Y25.DX      net (fanout=5)        0.838   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[4]_GND_9_o_MUX_178_o
    SLICE_X16Y25.COUT    Tdxcy                 0.109   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X13Y26.C6      net (fanout=4)        0.157   N32
    SLICE_X13Y26.C       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW0
    SLICE_X12Y28.A1      net (fanout=1)        0.781   N153
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.079ns (4.093ns logic, 11.986ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_A_7 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.006ns (Levels of Logic = 14)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_A_7 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   Inst_register_32x8/o_OUT_A<7>
                                                       Inst_register_32x8/o_OUT_A_7
    SLICE_X14Y27.B1      net (fanout=19)       1.432   Inst_register_32x8/o_OUT_A<7>
    SLICE_X14Y27.B       Tilo                  0.235   N29
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X14Y26.D1      net (fanout=1)        0.732   N192
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X13Y26.C6      net (fanout=4)        0.157   N32
    SLICE_X13Y26.C       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW0
    SLICE_X12Y28.A1      net (fanout=1)        0.781   N153
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.006ns (4.156ns logic, 11.850ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_my_ALU/ALU_Result_0 (SLICE_X12Y28.A5), 1038944 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.066ns (Levels of Logic = 14)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y28.B3      net (fanout=4)        0.653   N32
    SLICE_X12Y28.B       Tilo                  0.254   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW7
    SLICE_X12Y28.A5      net (fanout=1)        0.247   N156
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.066ns (4.080ns logic, 11.986ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_B_3_1 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      16.036ns (Levels of Logic = 15)
  Clock Path Skew:      -0.020ns (0.293 - 0.313)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_B_3_1 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   Inst_register_32x8/o_OUT_B_5_1
                                                       Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B4      net (fanout=2)        1.343   Inst_register_32x8/o_OUT_B_3_1
    SLICE_X15Y34.B       Tilo                  0.259   N99
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<6>11_SW1
    SLICE_X14Y26.D5      net (fanout=8)        0.995   N99
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X16Y23.C1      net (fanout=11)       0.584   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X16Y23.C       Tilo                  0.255   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o141
    SLICE_X16Y25.DX      net (fanout=5)        0.838   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[4]_GND_9_o_MUX_178_o
    SLICE_X16Y25.COUT    Tdxcy                 0.109   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X16Y26.CMUX    Tcinc                 0.279   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y28.B3      net (fanout=4)        0.653   N32
    SLICE_X12Y28.B       Tilo                  0.254   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW7
    SLICE_X12Y28.A5      net (fanout=1)        0.247   N156
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (4.088ns logic, 11.948ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_register_32x8/o_OUT_A_7 (FF)
  Destination:          Inst_my_ALU/ALU_Result_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      15.963ns (Levels of Logic = 14)
  Clock Path Skew:      -0.014ns (0.193 - 0.207)
  Source Clock:         i_CLK_BUFGP rising at 0.000ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_register_32x8/o_OUT_A_7 to Inst_my_ALU/ALU_Result_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.BQ      Tcko                  0.525   Inst_register_32x8/o_OUT_A<7>
                                                       Inst_register_32x8/o_OUT_A_7
    SLICE_X14Y27.B1      net (fanout=19)       1.432   Inst_register_32x8/o_OUT_A<7>
    SLICE_X14Y27.B       Tilo                  0.235   N29
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1_SW1
    SLICE_X14Y26.D1      net (fanout=1)        0.732   N192
    SLICE_X14Y26.D       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>1
    SLICE_X14Y16.CX      net (fanout=4)        1.168   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_lut<6>
    SLICE_X14Y16.CMUX    Tcxc                  0.192   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>11
    SLICE_X15Y29.A6      net (fanout=2)        1.254   Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_9_OUT_Madd_Madd_cy<6>
    SLICE_X15Y29.A       Tilo                  0.259   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[3]_GND_9_o_MUX_159_o
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_140_o171
    SLICE_X14Y22.A1      net (fanout=7)        1.217   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[7]_GND_9_o_MUX_133_o
    SLICE_X14Y22.A       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11_1
    SLICE_X14Y22.C1      net (fanout=2)        0.545   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>11
    SLICE_X14Y22.C       Tilo                  0.235   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<3>1
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B1      net (fanout=1)        0.727   Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>1
    SLICE_X14Y21.B       Tilo                  0.235   N56
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24_SW2
    SLICE_X16Y23.A5      net (fanout=8)        0.681   N56
    SLICE_X16Y23.A       Tilo                  0.254   N89
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<2>24
    SLICE_X13Y26.B4      net (fanout=11)       0.856   Inst_my_ALU/i_A[7]_i_B[7]_div_3_OUT<2>
    SLICE_X13Y26.B       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Mmux_a[0]_GND_9_o_MUX_182_o161
    SLICE_X16Y26.BX      net (fanout=6)        0.607   Inst_my_ALU/i_A[7]_i_B[7]_div_3/a[6]_GND_9_o_MUX_176_o
    SLICE_X16Y26.CMUX    Taxc                  0.376   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/Madd_GND_9_o_b[7]_add_15_OUT_Madd_Madd_xor<7>
    SLICE_X13Y27.A1      net (fanout=3)        1.219   Inst_my_ALU/i_A[7]_i_B[7]_div_3/GND_9_o_b[7]_add_15_OUT<7>
    SLICE_X13Y27.A       Tilo                  0.259   N151
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2_SW3
    SLICE_X13Y26.D4      net (fanout=1)        0.474   N151
    SLICE_X13Y26.D       Tilo                  0.259   N32
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>2_SW2
    SLICE_X12Y28.B3      net (fanout=4)        0.653   N32
    SLICE_X12Y28.B       Tilo                  0.254   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_A[7]_i_B[7]_div_3/o<0>1_SW7
    SLICE_X12Y28.A5      net (fanout=1)        0.247   N156
    SLICE_X12Y28.CLK     Tas                   0.339   Inst_my_ALU/ALU_Result<1>
                                                       Inst_my_ALU/i_ALU_sel<3>1
                                                       Inst_my_ALU/ALU_Result_0
    -------------------------------------------------  ---------------------------
    Total                                     15.963ns (4.151ns logic, 11.812ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_register_32x8/o_OUT_A_1 (SLICE_X16Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_register_32x8/Mram_r_REGISTER2_RAMA_D1 (RAM)
  Destination:          Inst_register_32x8/o_OUT_A_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_CLK_BUFGP rising at 31.250ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_register_32x8/Mram_r_REGISTER2_RAMA_D1 to Inst_register_32x8/o_OUT_A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.A       Tshcko                0.441   Inst_register_32x8/o_OUT_A_5_3
                                                       Inst_register_32x8/Mram_r_REGISTER2_RAMA_D1
    SLICE_X16Y27.AX      net (fanout=2)        0.221   Inst_register_32x8/i_ADDRESS_A[4]_read_port_1_OUT<1>
    SLICE_X16Y27.CLK     Tckdi       (-Th)    -0.041   Inst_register_32x8/o_OUT_A<5>
                                                       Inst_register_32x8/o_OUT_A_1
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.482ns logic, 0.221ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_my_ALU/ALU_Result_3 (SLICE_X18Y30.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.703ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_register_32x8/o_OUT_B_3 (FF)
  Destination:          Inst_my_ALU/ALU_Result_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         i_CLK_BUFGP rising at 31.250ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_register_32x8/o_OUT_B_3 to Inst_my_ALU/ALU_Result_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.198   Inst_register_32x8/o_OUT_B<3>
                                                       Inst_register_32x8/o_OUT_B_3
    SLICE_X18Y30.D4      net (fanout=31)       0.276   Inst_register_32x8/o_OUT_B<3>
    SLICE_X18Y30.CLK     Tah         (-Th)    -0.231   Inst_my_ALU/ALU_Result<3>
                                                       Inst_my_ALU/Mmux_i_ALU_sel[3]_GND_7_o_wide_mux_15_OUT65_F
                                                       Inst_my_ALU/Mmux_i_ALU_sel[3]_GND_7_o_wide_mux_15_OUT65
                                                       Inst_my_ALU/ALU_Result_3
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.429ns logic, 0.276ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_register_32x8/o_OUT_A_3 (SLICE_X16Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_register_32x8/Mram_r_REGISTER2_RAMB_D1 (RAM)
  Destination:          Inst_register_32x8/o_OUT_A_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.710ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_CLK_BUFGP rising at 31.250ns
  Destination Clock:    i_CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_register_32x8/Mram_r_REGISTER2_RAMB_D1 to Inst_register_32x8/o_OUT_A_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.B       Tshcko                0.449   Inst_register_32x8/o_OUT_A_5_3
                                                       Inst_register_32x8/Mram_r_REGISTER2_RAMB_D1
    SLICE_X16Y27.BX      net (fanout=2)        0.220   Inst_register_32x8/i_ADDRESS_A[4]_read_port_1_OUT<3>
    SLICE_X16Y27.CLK     Tckdi       (-Th)    -0.041   Inst_register_32x8/o_OUT_A<5>
                                                       Inst_register_32x8/o_OUT_A_3
    -------------------------------------------------  ---------------------------
    Total                                      0.710ns (0.490ns logic, 0.220ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: i_CLK_BUFGP/BUFG/I0
  Logical resource: i_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: i_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: Inst_register_32x8/o_OUT_A_7_2/CLK
  Logical resource: Inst_register_32x8/Mram_r_REGISTER31/DP/CLK
  Location pin: SLICE_X12Y29.CLK
  Clock network: i_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: Inst_register_32x8/o_OUT_A_7_2/CLK
  Logical resource: Inst_register_32x8/Mram_r_REGISTER32/DP/CLK
  Location pin: SLICE_X12Y29.CLK
  Clock network: i_CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |   16.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4162456 paths, 0 nets, and 1102 connections

Design statistics:
   Minimum period:  16.534ns{1}   (Maximum frequency:  60.481MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 26 21:16:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



