

================================================================
== Vivado HLS Report for 'poly_Rq_to_S3'
================================================================
* Date:           Tue Aug 25 09:27:59 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3389|  3389|  3389|  3389|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1354|  1354|         2|          -|          -|   677|    no    |
        |- Loop 2  |  2031|  2031|         3|          -|          -|   677|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     456|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     119|
|Register         |        -|      -|      80|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      80|     575|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_1_cast_fu_511_p2       |     +    |      0|  0|  15|           8|           8|
    |a_assign_1_fu_505_p2            |     +    |      0|  0|  23|          16|          16|
    |fold1_i9_cast_fu_635_p2         |     +    |      0|  0|   9|           2|           2|
    |fold1_i_cast_fu_317_p2          |     +    |      0|  0|   9|           2|           2|
    |fold2_i1_cast_fu_673_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_i_cast_fu_353_p2          |     +    |      0|  0|  10|           2|           2|
    |fold_i5_cast_fu_593_p2          |     +    |      0|  0|   9|           4|           4|
    |fold_i_cast_fu_275_p2           |     +    |      0|  0|  13|           4|           4|
    |i_8_fu_157_p2                   |     +    |      0|  0|  17|          10|           1|
    |i_9_fu_440_p2                   |     +    |      0|  0|  17|          10|           1|
    |r_10_fu_681_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_4_fu_285_p2                   |     +    |      0|  0|  15|           6|           6|
    |r_5_fu_327_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_6_fu_365_p2                   |     +    |      0|  0|  12|           3|           3|
    |r_7_fu_541_p2                   |     +    |      0|  0|  16|           9|           9|
    |r_8_fu_603_p2                   |     +    |      0|  0|  15|           6|           6|
    |r_9_fu_654_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_fu_227_p2                     |     +    |      0|  0|  16|           9|           9|
    |t_1_fu_687_p2                   |     +    |      0|  0|  12|           3|           3|
    |t_fu_371_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp_122_fu_221_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_131_fu_535_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_164_fu_301_p2               |     +    |      0|  0|   9|           2|           2|
    |tmp_175_fu_192_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_177_fu_561_p2               |     +    |      0|  0|   9|           4|           4|
    |tmp_182_fu_587_p2               |     +    |      0|  0|  10|           2|           2|
    |tmp_183_fu_619_p2               |     +    |      0|  0|   9|           2|           2|
    |tmp_223_i1_fu_709_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_223_i_fu_393_p2             |    and   |      0|  0|   3|           3|           3|
    |tmp_225_i1_fu_733_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_225_i_fu_417_p2             |    and   |      0|  0|   3|           3|           3|
    |exitcond1_fu_151_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_434_p2              |   icmp   |      0|  0|  13|          10|          10|
    |c_6_cast_fu_701_p3              |  select  |      0|  0|   2|           1|           2|
    |c_cast_fu_385_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_224_i1_cast_cast_fu_725_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_224_i_cast_cast_fu_409_p3   |  select  |      0|  0|   2|           1|           2|
    |not_tmp_53_i1_fu_719_p2         |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_53_i_fu_403_p2          |    xor   |      0|  0|   2|           1|           2|
    |r_coeffs_d1                     |    xor   |      0|  0|  16|          16|          16|
    |tmp_172_fu_186_p2               |    xor   |      0|  0|  16|          16|          13|
    |tmp_226_i_fu_427_p2             |    xor   |      0|  0|  16|          16|          16|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 456|         238|         223|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_1_reg_140        |   9|          2|   10|         20|
    |i_reg_129          |   9|          2|   10|         20|
    |r_coeffs_address0  |  27|          5|   10|         50|
    |r_coeffs_address1  |  15|          3|   10|         30|
    |r_coeffs_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 119|         24|   57|        177|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |fold1_i9_cast_reg_803     |   2|   0|    2|          0|
    |fold2_i_cast_reg_779      |   2|   0|    2|          0|
    |i_1_reg_140               |  10|   0|   10|          0|
    |i_8_reg_753               |  10|   0|   10|          0|
    |i_9_reg_787               |  10|   0|   10|          0|
    |i_reg_129                 |  10|   0|   10|          0|
    |r_coeffs_addr_22_reg_792  |  10|   0|   10|          0|
    |tmp_124_reg_774           |   2|   0|    2|          0|
    |tmp_185_reg_809           |   2|   0|    2|          0|
    |tmp_219_i8_cast_reg_798   |   4|   0|    4|          0|
    |tmp_s_reg_758             |  10|   0|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  80|   0|  134|         54|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|r_coeffs_address0  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d1        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q1        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |    a_coeffs   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	4  / (exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond)
7 --> 
	8  / true
8 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [poly.c:157]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_8, %2 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.43ns)   --->   "%exitcond1 = icmp eq i10 %i, -347" [poly.c:157]   --->   Operation 11 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.74ns)   --->   "%i_8 = add i10 %i, 1" [poly.c:157]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [poly.c:157]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [poly.c:159]   --->   Operation 15 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [poly.c:159]   --->   Operation 16 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:159]   --->   Operation 17 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 676" [poly.c:163]   --->   Operation 18 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 19 'load' 'r_coeffs_load_5' <Predicate = (exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>

State 3 <SV = 2> <Delay = 7.38>
ST_3 : Operation 20 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [poly.c:159]   --->   Operation 20 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node tmp_175)   --->   "%tmp_125 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %a_coeffs_load, i32 10, i32 14)" [poly.c:159]   --->   Operation 21 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node tmp_175)   --->   "%tmp_171 = call i16 @_ssdm_op_BitConcatenate.i16.i5.i11(i5 %tmp_125, i11 0)" [poly.c:159]   --->   Operation 22 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_175)   --->   "%tmp_172 = xor i16 %tmp_171, 6144" [poly.c:159]   --->   Operation 23 'xor' 'tmp_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_coeffs_addr_21 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_s" [poly.c:159]   --->   Operation 24 'getelementptr' 'r_coeffs_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.84ns) (out node of the LUT)   --->   "%tmp_175 = add i16 %tmp_172, %a_coeffs_load" [poly.c:160]   --->   Operation 25 'add' 'tmp_175' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.77ns)   --->   "store i16 %tmp_175, i16* %r_coeffs_addr_21, align 2" [poly.c:160]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [poly.c:157]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.66>
ST_4 : Operation 28 [1/2] (2.77ns)   --->   "%r_coeffs_load_5 = load i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 28 'load' 'r_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_179 = trunc i16 %r_coeffs_load_5 to i8" [poly.c:5->poly.c:163]   --->   Operation 29 'trunc' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_121 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 15)" [poly.c:10->poly.c:163]   --->   Operation 30 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %tmp_121 to i9" [poly.c:10->poly.c:163]   --->   Operation 31 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_cast_32 = zext i8 %tmp_179 to i9" [poly.c:10->poly.c:163]   --->   Operation 32 'zext' 'tmp_i_cast_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.71ns)   --->   "%tmp_122 = add i8 %tmp_121, %tmp_179" [poly.c:10->poly.c:163]   --->   Operation 33 'add' 'tmp_122' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (1.71ns)   --->   "%r = add i9 %tmp_i_cast_32, %tmp_i_cast" [poly.c:10->poly.c:163]   --->   Operation 34 'add' 'r' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r, i32 4, i32 8)" [poly.c:11->poly.c:163]   --->   Operation 35 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_217_i_cast = zext i5 %tmp_123 to i6" [poly.c:11->poly.c:163]   --->   Operation 36 'zext' 'tmp_217_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 11)" [poly.c:163]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i16 %r_coeffs_load_5 to i4" [poly.c:163]   --->   Operation 38 'trunc' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_188 = trunc i16 %r_coeffs_load_5 to i2" [poly.c:163]   --->   Operation 39 'trunc' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_163 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_5, i32 8, i32 9)" [poly.c:163]   --->   Operation 40 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.49ns)   --->   "%fold_i_cast = add i4 %tmp_180, %tmp" [poly.c:11->poly.c:163]   --->   Operation 41 'add' 'fold_i_cast' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_218_i_cast = zext i4 %fold_i_cast to i6" [poly.c:11->poly.c:163]   --->   Operation 42 'zext' 'tmp_218_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.54ns)   --->   "%r_4 = add i6 %tmp_218_i_cast, %tmp_217_i_cast" [poly.c:11->poly.c:163]   --->   Operation 43 'add' 'r_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_219_i_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_4, i32 2, i32 5)" [poly.c:12->poly.c:163]   --->   Operation 44 'partselect' 'tmp_219_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_164 = add i2 %tmp_188, %tmp_163" [poly.c:163]   --->   Operation 45 'add' 'tmp_164' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_165 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_122, i32 4, i32 5)" [poly.c:10->poly.c:163]   --->   Operation 46 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i_cast = add i2 %tmp_165, %tmp_164" [poly.c:12->poly.c:163]   --->   Operation 47 'add' 'fold1_i_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_220_i_cast = zext i2 %fold1_i_cast to i4" [poly.c:12->poly.c:163]   --->   Operation 48 'zext' 'tmp_220_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.49ns)   --->   "%r_5 = add i4 %tmp_220_i_cast, %tmp_219_i_cast" [poly.c:12->poly.c:163]   --->   Operation 49 'add' 'r_5' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_124 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_5, i32 2, i32 3)" [poly.c:13->poly.c:163]   --->   Operation 50 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_166 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_4, i32 2, i32 3)" [poly.c:13->poly.c:163]   --->   Operation 51 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.20ns)   --->   "%fold2_i_cast = add i2 %fold1_i_cast, %tmp_166" [poly.c:13->poly.c:163]   --->   Operation 52 'add' 'fold2_i_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 3> <Delay = 6.13>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_221_i_cast = zext i2 %tmp_124 to i3" [poly.c:13->poly.c:163]   --->   Operation 53 'zext' 'tmp_221_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_222_i_cast = zext i2 %fold2_i_cast to i3" [poly.c:13->poly.c:163]   --->   Operation 54 'zext' 'tmp_222_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.20ns)   --->   "%r_6 = add i3 %tmp_222_i_cast, %tmp_221_i_cast" [poly.c:13->poly.c:163]   --->   Operation 55 'add' 'r_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_6" [poly.c:15->poly.c:163]   --->   Operation 56 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_189 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16->poly.c:163]   --->   Operation 57 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%c_cast = select i1 %tmp_189, i3 -1, i3 0" [poly.c:16->poly.c:163]   --->   Operation 58 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%tmp_223_i = and i3 %r_6, %c_cast" [poly.c:18->poly.c:163]   --->   Operation 59 'and' 'tmp_223_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%tmp_223_i_cast = zext i3 %tmp_223_i to i16" [poly.c:18->poly.c:163]   --->   Operation 60 'zext' 'tmp_223_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%not_tmp_53_i = xor i1 %tmp_189, true" [poly.c:16->poly.c:163]   --->   Operation 61 'xor' 'not_tmp_53_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%tmp_224_i_cast_cast = select i1 %not_tmp_53_i, i3 -1, i3 0" [poly.c:18->poly.c:163]   --->   Operation 62 'select' 'tmp_224_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%tmp_225_i = and i3 %t, %tmp_224_i_cast_cast" [poly.c:18->poly.c:163]   --->   Operation 63 'and' 'tmp_225_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i)   --->   "%tmp_225_i_cast = sext i3 %tmp_225_i to i16" [poly.c:18->poly.c:163]   --->   Operation 64 'sext' 'tmp_225_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_226_i = xor i16 %tmp_223_i_cast, %tmp_225_i_cast" [poly.c:18->poly.c:163]   --->   Operation 65 'xor' 'tmp_226_i' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.77ns)   --->   "store i16 %tmp_226_i, i16* %r_coeffs_addr, align 2" [poly.c:163]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_5 : Operation 67 [1/1] (1.35ns)   --->   "br label %4" [poly.c:164]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ 0, %3 ], [ %i_9, %5 ]"   --->   Operation 68 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i_1, -347" [poly.c:164]   --->   Operation 69 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 677, i64 677, i64 677)"   --->   Operation 70 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.74ns)   --->   "%i_9 = add i10 %i_1, 1" [poly.c:164]   --->   Operation 71 'add' 'i_9' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [poly.c:164]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_176 = zext i10 %i_1 to i64" [poly.c:165]   --->   Operation 73 'zext' 'tmp_176' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%r_coeffs_addr_22 = getelementptr [677 x i16]* %r_coeffs, i64 0, i64 %tmp_176" [poly.c:165]   --->   Operation 74 'getelementptr' 'r_coeffs_addr_22' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_22, align 2" [poly.c:165]   --->   Operation 75 'load' 'r_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_6 : Operation 76 [2/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:165]   --->   Operation 76 'load' 'r_coeffs_load_4' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [poly.c:166]   --->   Operation 77 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 8.73>
ST_7 : Operation 78 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr_22, align 2" [poly.c:165]   --->   Operation 78 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_7 : Operation 79 [1/2] (2.77ns)   --->   "%r_coeffs_load_4 = load i16* %r_coeffs_addr, align 2" [poly.c:165]   --->   Operation 79 'load' 'r_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_190 = shl i16 %r_coeffs_load_4, 1" [poly.c:165]   --->   Operation 80 'shl' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i16 %r_coeffs_load_4 to i7" [poly.c:165]   --->   Operation 81 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %tmp_191, i1 false)" [poly.c:165]   --->   Operation 82 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_192 = trunc i16 %r_coeffs_load to i8" [poly.c:165]   --->   Operation 83 'trunc' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i16 %r_coeffs_load to i4" [poly.c:165]   --->   Operation 84 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_194 = trunc i16 %r_coeffs_load_4 to i3" [poly.c:165]   --->   Operation 85 'trunc' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_173 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_194, i1 false)" [poly.c:165]   --->   Operation 86 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i16 %r_coeffs_load_4 to i1" [poly.c:165]   --->   Operation 87 'trunc' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_174 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_195, i1 false)" [poly.c:165]   --->   Operation 88 'bitconcatenate' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_196 = trunc i16 %r_coeffs_load to i2" [poly.c:165]   --->   Operation 89 'trunc' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.84ns) (out node of the LUT)   --->   "%a_assign_1 = add i16 %r_coeffs_load, %tmp_190" [poly.c:165]   --->   Operation 90 'add' 'a_assign_1' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (1.71ns)   --->   "%a_assign_1_cast = add i8 %tmp_170, %tmp_192" [poly.c:5->poly.c:165]   --->   Operation 91 'add' 'a_assign_1_cast' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %a_assign_1, i32 8, i32 15)" [poly.c:10->poly.c:165]   --->   Operation 92 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i8 %tmp_130 to i9" [poly.c:10->poly.c:165]   --->   Operation 93 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_i2_cast = zext i8 %a_assign_1_cast to i9" [poly.c:10->poly.c:165]   --->   Operation 94 'zext' 'tmp_i2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (1.71ns)   --->   "%tmp_131 = add i8 %a_assign_1_cast, %tmp_130" [poly.c:5->poly.c:165]   --->   Operation 95 'add' 'tmp_131' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (1.71ns)   --->   "%r_7 = add i9 %tmp_i1_cast, %tmp_i2_cast" [poly.c:10->poly.c:165]   --->   Operation 96 'add' 'r_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_132 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_7, i32 4, i32 8)" [poly.c:11->poly.c:165]   --->   Operation 97 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_217_i4_cast = zext i5 %tmp_132 to i6" [poly.c:11->poly.c:165]   --->   Operation 98 'zext' 'tmp_217_i4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_177 = add i4 %tmp_173, %tmp_193" [poly.c:165]   --->   Operation 99 'add' 'tmp_177' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_178 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %a_assign_1, i32 8, i32 11)" [poly.c:165]   --->   Operation 100 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_181 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %a_assign_1, i32 8, i32 9)" [poly.c:165]   --->   Operation 101 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.20ns)   --->   "%tmp_182 = add i2 %tmp_174, %tmp_196" [poly.c:165]   --->   Operation 102 'add' 'tmp_182' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (2.57ns) (root node of TernaryAdder)   --->   "%fold_i5_cast = add i4 %tmp_177, %tmp_178" [poly.c:11->poly.c:165]   --->   Operation 103 'add' 'fold_i5_cast' <Predicate = true> <Delay = 2.57> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_218_i6_cast = zext i4 %fold_i5_cast to i6" [poly.c:11->poly.c:165]   --->   Operation 104 'zext' 'tmp_218_i6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.54ns)   --->   "%r_8 = add i6 %tmp_217_i4_cast, %tmp_218_i6_cast" [poly.c:11->poly.c:165]   --->   Operation 105 'add' 'r_8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_219_i8_cast = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_8, i32 2, i32 5)" [poly.c:12->poly.c:165]   --->   Operation 106 'partselect' 'tmp_219_i8_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_183 = add i2 %tmp_182, %tmp_181" [poly.c:165]   --->   Operation 107 'add' 'tmp_183' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_184 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %tmp_131, i32 4, i32 5)" [poly.c:5->poly.c:165]   --->   Operation 108 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.67ns) (root node of TernaryAdder)   --->   "%fold1_i9_cast = add i2 %tmp_183, %tmp_184" [poly.c:12->poly.c:165]   --->   Operation 109 'add' 'fold1_i9_cast' <Predicate = true> <Delay = 1.67> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_185 = call i2 @_ssdm_op_PartSelect.i2.i6.i32.i32(i6 %r_8, i32 2, i32 3)" [poly.c:13->poly.c:165]   --->   Operation 110 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.62>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_220_i1_cast = zext i2 %fold1_i9_cast to i4" [poly.c:12->poly.c:165]   --->   Operation 111 'zext' 'tmp_220_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.49ns)   --->   "%r_9 = add i4 %tmp_219_i8_cast, %tmp_220_i1_cast" [poly.c:12->poly.c:165]   --->   Operation 112 'add' 'r_9' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_133 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_9, i32 2, i32 3)" [poly.c:13->poly.c:165]   --->   Operation 113 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_221_i1_cast = zext i2 %tmp_133 to i3" [poly.c:13->poly.c:165]   --->   Operation 114 'zext' 'tmp_221_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.20ns)   --->   "%fold2_i1_cast = add i2 %tmp_185, %fold1_i9_cast" [poly.c:13->poly.c:165]   --->   Operation 115 'add' 'fold2_i1_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_222_i1_cast = zext i2 %fold2_i1_cast to i3" [poly.c:13->poly.c:165]   --->   Operation 116 'zext' 'tmp_222_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.20ns)   --->   "%r_10 = add i3 %tmp_221_i1_cast, %tmp_222_i1_cast" [poly.c:13->poly.c:165]   --->   Operation 117 'add' 'r_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.34ns)   --->   "%t_1 = add i3 -3, %r_10" [poly.c:15->poly.c:165]   --->   Operation 118 'add' 't_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_197 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t_1, i32 2)" [poly.c:16->poly.c:165]   --->   Operation 119 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%c_6_cast = select i1 %tmp_197, i3 -1, i3 0" [poly.c:16->poly.c:165]   --->   Operation 120 'select' 'c_6_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%tmp_223_i1 = and i3 %r_10, %c_6_cast" [poly.c:18->poly.c:165]   --->   Operation 121 'and' 'tmp_223_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%tmp_223_i1_cast = zext i3 %tmp_223_i1 to i16" [poly.c:18->poly.c:165]   --->   Operation 122 'zext' 'tmp_223_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%not_tmp_53_i1 = xor i1 %tmp_197, true" [poly.c:16->poly.c:165]   --->   Operation 123 'xor' 'not_tmp_53_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%tmp_224_i1_cast_cast = select i1 %not_tmp_53_i1, i3 -1, i3 0" [poly.c:18->poly.c:165]   --->   Operation 124 'select' 'tmp_224_i1_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%tmp_225_i1 = and i3 %t_1, %tmp_224_i1_cast_cast" [poly.c:18->poly.c:165]   --->   Operation 125 'and' 'tmp_225_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_226_i1)   --->   "%tmp_225_i1_cast = sext i3 %tmp_225_i1 to i16" [poly.c:18->poly.c:165]   --->   Operation 126 'sext' 'tmp_225_i1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_226_i1 = xor i16 %tmp_223_i1_cast, %tmp_225_i1_cast" [poly.c:18->poly.c:165]   --->   Operation 127 'xor' 'tmp_226_i1' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (2.77ns)   --->   "store i16 %tmp_226_i1, i16* %r_coeffs_addr_22, align 2" [poly.c:165]   --->   Operation 128 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %4" [poly.c:164]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9           (br               ) [ 011100000]
i                    (phi              ) [ 001000000]
exitcond1            (icmp             ) [ 001100000]
empty                (speclooptripcount) [ 000000000]
i_8                  (add              ) [ 011100000]
StgValue_14          (br               ) [ 000000000]
tmp_s                (zext             ) [ 000100000]
a_coeffs_addr        (getelementptr    ) [ 000100000]
r_coeffs_addr        (getelementptr    ) [ 000011111]
a_coeffs_load        (load             ) [ 000000000]
tmp_125              (partselect       ) [ 000000000]
tmp_171              (bitconcatenate   ) [ 000000000]
tmp_172              (xor              ) [ 000000000]
r_coeffs_addr_21     (getelementptr    ) [ 000000000]
tmp_175              (add              ) [ 000000000]
StgValue_26          (store            ) [ 000000000]
StgValue_27          (br               ) [ 011100000]
r_coeffs_load_5      (load             ) [ 000000000]
tmp_179              (trunc            ) [ 000000000]
tmp_121              (partselect       ) [ 000000000]
tmp_i_cast           (zext             ) [ 000000000]
tmp_i_cast_32        (zext             ) [ 000000000]
tmp_122              (add              ) [ 000000000]
r                    (add              ) [ 000000000]
tmp_123              (partselect       ) [ 000000000]
tmp_217_i_cast       (zext             ) [ 000000000]
tmp                  (partselect       ) [ 000000000]
tmp_180              (trunc            ) [ 000000000]
tmp_188              (trunc            ) [ 000000000]
tmp_163              (partselect       ) [ 000000000]
fold_i_cast          (add              ) [ 000000000]
tmp_218_i_cast       (zext             ) [ 000000000]
r_4                  (add              ) [ 000000000]
tmp_219_i_cast       (partselect       ) [ 000000000]
tmp_164              (add              ) [ 000000000]
tmp_165              (partselect       ) [ 000000000]
fold1_i_cast         (add              ) [ 000000000]
tmp_220_i_cast       (zext             ) [ 000000000]
r_5                  (add              ) [ 000000000]
tmp_124              (partselect       ) [ 000001000]
tmp_166              (partselect       ) [ 000000000]
fold2_i_cast         (add              ) [ 000001000]
tmp_221_i_cast       (zext             ) [ 000000000]
tmp_222_i_cast       (zext             ) [ 000000000]
r_6                  (add              ) [ 000000000]
t                    (add              ) [ 000000000]
tmp_189              (bitselect        ) [ 000000000]
c_cast               (select           ) [ 000000000]
tmp_223_i            (and              ) [ 000000000]
tmp_223_i_cast       (zext             ) [ 000000000]
not_tmp_53_i         (xor              ) [ 000000000]
tmp_224_i_cast_cast  (select           ) [ 000000000]
tmp_225_i            (and              ) [ 000000000]
tmp_225_i_cast       (sext             ) [ 000000000]
tmp_226_i            (xor              ) [ 000000000]
StgValue_66          (store            ) [ 000000000]
StgValue_67          (br               ) [ 000001111]
i_1                  (phi              ) [ 000000100]
exitcond             (icmp             ) [ 000000111]
empty_33             (speclooptripcount) [ 000000000]
i_9                  (add              ) [ 000001111]
StgValue_72          (br               ) [ 000000000]
tmp_176              (zext             ) [ 000000000]
r_coeffs_addr_22     (getelementptr    ) [ 000000011]
StgValue_77          (ret              ) [ 000000000]
r_coeffs_load        (load             ) [ 000000000]
r_coeffs_load_4      (load             ) [ 000000000]
tmp_190              (shl              ) [ 000000000]
tmp_191              (trunc            ) [ 000000000]
tmp_170              (bitconcatenate   ) [ 000000000]
tmp_192              (trunc            ) [ 000000000]
tmp_193              (trunc            ) [ 000000000]
tmp_194              (trunc            ) [ 000000000]
tmp_173              (bitconcatenate   ) [ 000000000]
tmp_195              (trunc            ) [ 000000000]
tmp_174              (bitconcatenate   ) [ 000000000]
tmp_196              (trunc            ) [ 000000000]
a_assign_1           (add              ) [ 000000000]
a_assign_1_cast      (add              ) [ 000000000]
tmp_130              (partselect       ) [ 000000000]
tmp_i1_cast          (zext             ) [ 000000000]
tmp_i2_cast          (zext             ) [ 000000000]
tmp_131              (add              ) [ 000000000]
r_7                  (add              ) [ 000000000]
tmp_132              (partselect       ) [ 000000000]
tmp_217_i4_cast      (zext             ) [ 000000000]
tmp_177              (add              ) [ 000000000]
tmp_178              (partselect       ) [ 000000000]
tmp_181              (partselect       ) [ 000000000]
tmp_182              (add              ) [ 000000000]
fold_i5_cast         (add              ) [ 000000000]
tmp_218_i6_cast      (zext             ) [ 000000000]
r_8                  (add              ) [ 000000000]
tmp_219_i8_cast      (partselect       ) [ 000000001]
tmp_183              (add              ) [ 000000000]
tmp_184              (partselect       ) [ 000000000]
fold1_i9_cast        (add              ) [ 000000001]
tmp_185              (partselect       ) [ 000000001]
tmp_220_i1_cast      (zext             ) [ 000000000]
r_9                  (add              ) [ 000000000]
tmp_133              (partselect       ) [ 000000000]
tmp_221_i1_cast      (zext             ) [ 000000000]
fold2_i1_cast        (add              ) [ 000000000]
tmp_222_i1_cast      (zext             ) [ 000000000]
r_10                 (add              ) [ 000000000]
t_1                  (add              ) [ 000000000]
tmp_197              (bitselect        ) [ 000000000]
c_6_cast             (select           ) [ 000000000]
tmp_223_i1           (and              ) [ 000000000]
tmp_223_i1_cast      (zext             ) [ 000000000]
not_tmp_53_i1        (xor              ) [ 000000000]
tmp_224_i1_cast_cast (select           ) [ 000000000]
tmp_225_i1           (and              ) [ 000000000]
tmp_225_i1_cast      (sext             ) [ 000000000]
tmp_226_i1           (xor              ) [ 000000000]
StgValue_128         (store            ) [ 000000000]
StgValue_129         (br               ) [ 000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="a_coeffs_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="r_coeffs_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2"/>
<pin id="125" dir="0" index="4" bw="10" slack="0"/>
<pin id="126" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
<pin id="128" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="r_coeffs_load_5/2 StgValue_26/3 StgValue_66/5 r_coeffs_load/6 r_coeffs_load_4/6 StgValue_128/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_coeffs_addr_21_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="1"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_21/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="r_coeffs_addr_22_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_22/6 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="1"/>
<pin id="131" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_1_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_1_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_s_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_125_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_125/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_171_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_171/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_172_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_172/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_175_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_175/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_179_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_121_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="0" index="3" bw="5" slack="0"/>
<pin id="208" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_121/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_i_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_i_cast_32_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_32/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_122_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="r_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_123_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="0" index="1" bw="9" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_123/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_217_i_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_217_i_cast/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="5" slack="0"/>
<pin id="252" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_180_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_180/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_188_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_188/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_163_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="16" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="5" slack="0"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_163/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="fold_i_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_i_cast/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_218_i_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_218_i_cast/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="r_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_4/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_219_i_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="6" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="4" slack="0"/>
<pin id="296" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_219_i_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_164_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_164/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_165_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="0" index="2" bw="4" slack="0"/>
<pin id="311" dir="0" index="3" bw="4" slack="0"/>
<pin id="312" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_165/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="fold1_i_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="2" slack="0"/>
<pin id="320" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i_cast/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_220_i_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="2" slack="0"/>
<pin id="325" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_220_i_cast/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_5/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_124_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="0" index="2" bw="3" slack="0"/>
<pin id="337" dir="0" index="3" bw="3" slack="0"/>
<pin id="338" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_166_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="3" slack="0"/>
<pin id="348" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_166/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="fold2_i_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i_cast/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_221_i_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_221_i_cast/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_222_i_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222_i_cast/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="r_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="2" slack="0"/>
<pin id="368" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_6/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="t_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_189_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="3" slack="0"/>
<pin id="380" dir="0" index="2" bw="3" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_189/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="c_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="0" index="2" bw="3" slack="0"/>
<pin id="389" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_cast/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_223_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_223_i/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_223_i_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_223_i_cast/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="not_tmp_53_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_53_i/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_224_i_cast_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="0" index="2" bw="3" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_224_i_cast_cast/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_225_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_225_i/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_225_i_cast_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_225_i_cast/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_226_i_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="0"/>
<pin id="430" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_226_i/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_9_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_176_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_176/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_190_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_190/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_191_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_191/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_170_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_170/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_192_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_192/7 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_193_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_193/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_194_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_194/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_173_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_173/7 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_195_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="0"/>
<pin id="491" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_195/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_174_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_174/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_196_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_196/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="a_assign_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_1/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="a_assign_1_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_1_cast/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_130_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="5" slack="0"/>
<pin id="521" dir="0" index="3" bw="5" slack="0"/>
<pin id="522" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_130/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_i1_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_i2_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2_cast/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_131_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_131/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="r_7_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_7/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_132_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="0"/>
<pin id="549" dir="0" index="1" bw="9" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="0"/>
<pin id="551" dir="0" index="3" bw="5" slack="0"/>
<pin id="552" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_217_i4_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="0"/>
<pin id="559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_217_i4_cast/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_177_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_177/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_178_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="0"/>
<pin id="569" dir="0" index="1" bw="16" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="0" index="3" bw="5" slack="0"/>
<pin id="572" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_178/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_181_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="0" index="2" bw="5" slack="0"/>
<pin id="581" dir="0" index="3" bw="5" slack="0"/>
<pin id="582" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_181/7 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_182_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="0" index="1" bw="2" slack="0"/>
<pin id="590" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_182/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="fold_i5_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold_i5_cast/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_218_i6_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_218_i6_cast/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="r_8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="0"/>
<pin id="605" dir="0" index="1" bw="4" slack="0"/>
<pin id="606" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_8/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_219_i8_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="0" index="2" bw="3" slack="0"/>
<pin id="613" dir="0" index="3" bw="4" slack="0"/>
<pin id="614" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_219_i8_cast/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_183_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_183/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_184_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="0" index="3" bw="4" slack="0"/>
<pin id="630" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_184/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="fold1_i9_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="2" slack="0"/>
<pin id="637" dir="0" index="1" bw="2" slack="0"/>
<pin id="638" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold1_i9_cast/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_185_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="0"/>
<pin id="643" dir="0" index="1" bw="6" slack="0"/>
<pin id="644" dir="0" index="2" bw="3" slack="0"/>
<pin id="645" dir="0" index="3" bw="3" slack="0"/>
<pin id="646" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_220_i1_cast_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_220_i1_cast/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="r_9_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="1"/>
<pin id="656" dir="0" index="1" bw="2" slack="0"/>
<pin id="657" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_9/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_133_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="0" index="2" bw="3" slack="0"/>
<pin id="663" dir="0" index="3" bw="3" slack="0"/>
<pin id="664" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/8 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_221_i1_cast_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="2" slack="0"/>
<pin id="671" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_221_i1_cast/8 "/>
</bind>
</comp>

<comp id="673" class="1004" name="fold2_i1_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="0" index="1" bw="2" slack="1"/>
<pin id="676" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="fold2_i1_cast/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_222_i1_cast_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_222_i1_cast/8 "/>
</bind>
</comp>

<comp id="681" class="1004" name="r_10_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="2" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="0"/>
<pin id="684" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_10/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="t_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="3" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_197_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="3" slack="0"/>
<pin id="696" dir="0" index="2" bw="3" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_197/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="c_6_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="3" slack="0"/>
<pin id="704" dir="0" index="2" bw="3" slack="0"/>
<pin id="705" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_6_cast/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_223_i1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="0" index="1" bw="3" slack="0"/>
<pin id="712" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_223_i1/8 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_223_i1_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="0"/>
<pin id="717" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_223_i1_cast/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="not_tmp_53_i1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_53_i1/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_224_i1_cast_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="3" slack="0"/>
<pin id="728" dir="0" index="2" bw="3" slack="0"/>
<pin id="729" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_224_i1_cast_cast/8 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_225_i1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_225_i1/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_225_i1_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="3" slack="0"/>
<pin id="741" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_225_i1_cast/8 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_226_i1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_226_i1/8 "/>
</bind>
</comp>

<comp id="753" class="1005" name="i_8_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="0"/>
<pin id="755" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="758" class="1005" name="tmp_s_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="1"/>
<pin id="760" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="763" class="1005" name="a_coeffs_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="1"/>
<pin id="765" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="r_coeffs_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="10" slack="1"/>
<pin id="770" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_124_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="779" class="1005" name="fold2_i_cast_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="2" slack="1"/>
<pin id="781" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="fold2_i_cast "/>
</bind>
</comp>

<comp id="787" class="1005" name="i_9_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="792" class="1005" name="r_coeffs_addr_22_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="1"/>
<pin id="794" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_coeffs_addr_22 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_219_i8_cast_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="1"/>
<pin id="800" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_219_i8_cast "/>
</bind>
</comp>

<comp id="803" class="1005" name="fold1_i9_cast_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="2" slack="1"/>
<pin id="805" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="fold1_i9_cast "/>
</bind>
</comp>

<comp id="809" class="1005" name="tmp_185_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="1"/>
<pin id="811" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_185 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="108"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="133" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="133" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="133" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="89" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="168" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="89" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="192" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="202"><net_src comp="103" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="103" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="199" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="203" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="199" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="217" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="213" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="246"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="103" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="32" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="103" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="103" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="103" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="279"><net_src comp="257" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="247" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="243" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="305"><net_src comp="261" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="265" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="221" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="321"><net_src comp="307" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="301" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="291" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="56" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="285" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="357"><net_src comp="317" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="343" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="369"><net_src comp="362" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="365" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="385" pin="3"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="377" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="371" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="409" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="399" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="423" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="427" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="438"><net_src comp="144" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="6" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="144" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="12" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="144" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="455"><net_src comp="103" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="103" pin="7"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="74" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="76" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="103" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="103" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="103" pin="7"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="78" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="103" pin="7"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="76" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="103" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="103" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="451" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="461" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="469" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="523"><net_src comp="30" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="505" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="32" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="34" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="517" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="511" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="511" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="517" pin="4"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="527" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="531" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="36" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="38" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="32" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="560"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="481" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="473" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="40" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="505" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="32" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="576"><net_src comp="42" pin="0"/><net_sink comp="567" pin=3"/></net>

<net id="583"><net_src comp="44" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="505" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="586"><net_src comp="46" pin="0"/><net_sink comp="577" pin=3"/></net>

<net id="591"><net_src comp="493" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="501" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="561" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="567" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="557" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="615"><net_src comp="48" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="603" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="623"><net_src comp="587" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="577" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="54" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="535" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="639"><net_src comp="619" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="625" pin="4"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="60" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="603" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="650"><net_src comp="58" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="58" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="680"><net_src comp="673" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="669" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="62" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="64" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="50" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="706"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="66" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="68" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="713"><net_src comp="681" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="701" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="718"><net_src comp="709" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="693" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="70" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="719" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="66" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="68" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="687" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="725" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="715" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="2"/><net_sink comp="103" pin=4"/></net>

<net id="756"><net_src comp="157" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="761"><net_src comp="163" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="766"><net_src comp="82" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="771"><net_src comp="95" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="777"><net_src comp="333" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="782"><net_src comp="353" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="790"><net_src comp="440" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="795"><net_src comp="117" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="801"><net_src comp="609" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="806"><net_src comp="635" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="812"><net_src comp="641" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="673" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {3 5 8 }
 - Input state : 
	Port: poly_Rq_to_S3 : r_coeffs | {2 4 6 7 }
	Port: poly_Rq_to_S3 : a_coeffs | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_8 : 1
		StgValue_14 : 2
		tmp_s : 1
		a_coeffs_addr : 2
		a_coeffs_load : 3
		r_coeffs_load_5 : 1
	State 3
		tmp_125 : 1
		tmp_171 : 2
		tmp_172 : 3
		tmp_175 : 3
		StgValue_26 : 4
	State 4
		tmp_179 : 1
		tmp_121 : 1
		tmp_i_cast : 2
		tmp_i_cast_32 : 2
		tmp_122 : 2
		r : 3
		tmp_123 : 4
		tmp_217_i_cast : 5
		tmp : 1
		tmp_180 : 1
		tmp_188 : 1
		tmp_163 : 1
		fold_i_cast : 2
		tmp_218_i_cast : 3
		r_4 : 6
		tmp_219_i_cast : 7
		tmp_164 : 2
		tmp_165 : 3
		fold1_i_cast : 4
		tmp_220_i_cast : 5
		r_5 : 8
		tmp_124 : 9
		tmp_166 : 7
		fold2_i_cast : 8
	State 5
		r_6 : 1
		t : 2
		tmp_189 : 3
		c_cast : 4
		tmp_223_i : 5
		tmp_223_i_cast : 5
		not_tmp_53_i : 4
		tmp_224_i_cast_cast : 4
		tmp_225_i : 5
		tmp_225_i_cast : 5
		tmp_226_i : 6
		StgValue_66 : 6
	State 6
		exitcond : 1
		i_9 : 1
		StgValue_72 : 2
		tmp_176 : 1
		r_coeffs_addr_22 : 2
		r_coeffs_load : 3
	State 7
		tmp_190 : 1
		tmp_191 : 1
		tmp_170 : 2
		tmp_192 : 1
		tmp_193 : 1
		tmp_194 : 1
		tmp_173 : 2
		tmp_195 : 1
		tmp_174 : 2
		tmp_196 : 1
		a_assign_1 : 1
		a_assign_1_cast : 3
		tmp_130 : 2
		tmp_i1_cast : 3
		tmp_i2_cast : 4
		tmp_131 : 4
		r_7 : 5
		tmp_132 : 6
		tmp_217_i4_cast : 7
		tmp_177 : 3
		tmp_178 : 2
		tmp_181 : 2
		tmp_182 : 3
		fold_i5_cast : 4
		tmp_218_i6_cast : 5
		r_8 : 8
		tmp_219_i8_cast : 9
		tmp_183 : 4
		tmp_184 : 5
		fold1_i9_cast : 6
		tmp_185 : 9
	State 8
		r_9 : 1
		tmp_133 : 2
		tmp_221_i1_cast : 3
		tmp_222_i1_cast : 1
		r_10 : 4
		t_1 : 5
		tmp_197 : 6
		c_6_cast : 7
		tmp_223_i1 : 8
		tmp_223_i1_cast : 8
		not_tmp_53_i1 : 7
		tmp_224_i1_cast_cast : 7
		tmp_225_i1 : 8
		tmp_225_i1_cast : 8
		tmp_226_i1 : 9
		StgValue_128 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          i_8_fu_157         |    0    |    17   |
|          |        tmp_175_fu_192       |    0    |    23   |
|          |        tmp_122_fu_221       |    0    |    15   |
|          |           r_fu_227          |    0    |    15   |
|          |      fold_i_cast_fu_275     |    0    |    13   |
|          |          r_4_fu_285         |    0    |    15   |
|          |        tmp_164_fu_301       |    0    |    9    |
|          |     fold1_i_cast_fu_317     |    0    |    9    |
|          |          r_5_fu_327         |    0    |    13   |
|          |     fold2_i_cast_fu_353     |    0    |    10   |
|          |          r_6_fu_365         |    0    |    10   |
|          |           t_fu_371          |    0    |    12   |
|          |          i_9_fu_440         |    0    |    17   |
|    add   |      a_assign_1_fu_505      |    0    |    23   |
|          |    a_assign_1_cast_fu_511   |    0    |    15   |
|          |        tmp_131_fu_535       |    0    |    15   |
|          |          r_7_fu_541         |    0    |    15   |
|          |        tmp_177_fu_561       |    0    |    9    |
|          |        tmp_182_fu_587       |    0    |    10   |
|          |     fold_i5_cast_fu_593     |    0    |    9    |
|          |          r_8_fu_603         |    0    |    15   |
|          |        tmp_183_fu_619       |    0    |    9    |
|          |     fold1_i9_cast_fu_635    |    0    |    9    |
|          |          r_9_fu_654         |    0    |    13   |
|          |     fold2_i1_cast_fu_673    |    0    |    10   |
|          |         r_10_fu_681         |    0    |    10   |
|          |          t_1_fu_687         |    0    |    12   |
|----------|-----------------------------|---------|---------|
|          |        tmp_172_fu_186       |    0    |    16   |
|          |     not_tmp_53_i_fu_403     |    0    |    2    |
|    xor   |       tmp_226_i_fu_427      |    0    |    16   |
|          |     not_tmp_53_i1_fu_719    |    0    |    2    |
|          |      tmp_226_i1_fu_743      |    0    |    16   |
|----------|-----------------------------|---------|---------|
|   icmp   |       exitcond1_fu_151      |    0    |    13   |
|          |       exitcond_fu_434       |    0    |    13   |
|----------|-----------------------------|---------|---------|
|          |        c_cast_fu_385        |    0    |    3    |
|  select  |  tmp_224_i_cast_cast_fu_409 |    0    |    3    |
|          |       c_6_cast_fu_701       |    0    |    3    |
|          | tmp_224_i1_cast_cast_fu_725 |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |       tmp_223_i_fu_393      |    0    |    3    |
|    and   |       tmp_225_i_fu_417      |    0    |    3    |
|          |      tmp_223_i1_fu_709      |    0    |    3    |
|          |      tmp_225_i1_fu_733      |    0    |    3    |
|----------|-----------------------------|---------|---------|
|          |         tmp_s_fu_163        |    0    |    0    |
|          |      tmp_i_cast_fu_213      |    0    |    0    |
|          |     tmp_i_cast_32_fu_217    |    0    |    0    |
|          |    tmp_217_i_cast_fu_243    |    0    |    0    |
|          |    tmp_218_i_cast_fu_281    |    0    |    0    |
|          |    tmp_220_i_cast_fu_323    |    0    |    0    |
|          |    tmp_221_i_cast_fu_359    |    0    |    0    |
|          |    tmp_222_i_cast_fu_362    |    0    |    0    |
|   zext   |    tmp_223_i_cast_fu_399    |    0    |    0    |
|          |        tmp_176_fu_446       |    0    |    0    |
|          |      tmp_i1_cast_fu_527     |    0    |    0    |
|          |      tmp_i2_cast_fu_531     |    0    |    0    |
|          |    tmp_217_i4_cast_fu_557   |    0    |    0    |
|          |    tmp_218_i6_cast_fu_599   |    0    |    0    |
|          |    tmp_220_i1_cast_fu_651   |    0    |    0    |
|          |    tmp_221_i1_cast_fu_669   |    0    |    0    |
|          |    tmp_222_i1_cast_fu_677   |    0    |    0    |
|          |    tmp_223_i1_cast_fu_715   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_125_fu_168       |    0    |    0    |
|          |        tmp_121_fu_203       |    0    |    0    |
|          |        tmp_123_fu_233       |    0    |    0    |
|          |          tmp_fu_247         |    0    |    0    |
|          |        tmp_163_fu_265       |    0    |    0    |
|          |    tmp_219_i_cast_fu_291    |    0    |    0    |
|          |        tmp_165_fu_307       |    0    |    0    |
|          |        tmp_124_fu_333       |    0    |    0    |
|partselect|        tmp_166_fu_343       |    0    |    0    |
|          |        tmp_130_fu_517       |    0    |    0    |
|          |        tmp_132_fu_547       |    0    |    0    |
|          |        tmp_178_fu_567       |    0    |    0    |
|          |        tmp_181_fu_577       |    0    |    0    |
|          |    tmp_219_i8_cast_fu_609   |    0    |    0    |
|          |        tmp_184_fu_625       |    0    |    0    |
|          |        tmp_185_fu_641       |    0    |    0    |
|          |        tmp_133_fu_659       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_171_fu_178       |    0    |    0    |
|bitconcatenate|        tmp_170_fu_461       |    0    |    0    |
|          |        tmp_173_fu_481       |    0    |    0    |
|          |        tmp_174_fu_493       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_179_fu_199       |    0    |    0    |
|          |        tmp_180_fu_257       |    0    |    0    |
|          |        tmp_188_fu_261       |    0    |    0    |
|          |        tmp_191_fu_457       |    0    |    0    |
|   trunc  |        tmp_192_fu_469       |    0    |    0    |
|          |        tmp_193_fu_473       |    0    |    0    |
|          |        tmp_194_fu_477       |    0    |    0    |
|          |        tmp_195_fu_489       |    0    |    0    |
|          |        tmp_196_fu_501       |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_189_fu_377       |    0    |    0    |
|          |        tmp_197_fu_693       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    tmp_225_i_cast_fu_423    |    0    |    0    |
|          |    tmp_225_i1_cast_fu_739   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |        tmp_190_fu_451       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   454   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  a_coeffs_addr_reg_763 |   10   |
|  fold1_i9_cast_reg_803 |    2   |
|  fold2_i_cast_reg_779  |    2   |
|       i_1_reg_140      |   10   |
|       i_8_reg_753      |   10   |
|       i_9_reg_787      |   10   |
|        i_reg_129       |   10   |
|r_coeffs_addr_22_reg_792|   10   |
|  r_coeffs_addr_reg_768 |   10   |
|     tmp_124_reg_774    |    2   |
|     tmp_185_reg_809    |    2   |
| tmp_219_i8_cast_reg_798|    4   |
|      tmp_s_reg_758     |   64   |
+------------------------+--------+
|          Total         |   146  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_103 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_103 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  || 5.70525 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   454  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   54   |
|  Register |    -   |   146  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   146  |   508  |
+-----------+--------+--------+--------+
