Flow report for bias_card
Mon Oct 24 13:09:52 2011
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Flow Summary                                                               ;
+---------------------------+------------------------------------------------+
; Flow Status               ; Analyzed - Mon Oct 24 13:09:52 2011            ;
; Quartus II 64-Bit Version ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name             ; bias_card                                      ;
; Top-level Entity Name     ; bias_card                                      ;
; Family                    ; Stratix                                        ;
; Device                    ; EP1S10F780C5                                   ;
; Timing Models             ; Final                                          ;
; Met timing requirements   ; Yes                                            ;
; Total logic elements      ; 6,264 / 10,570 ( 59 % )                        ;
; Total pins                ; 209 / 427 ( 49 % )                             ;
; Total virtual pins        ; 0                                              ;
; Total memory bits         ; 133,120 / 920,448 ( 14 % )                     ;
; DSP block 9-bit elements  ; 8 / 48 ( 17 % )                                ;
; Total PLLs                ; 1 / 6 ( 17 % )                                 ;
; Total DLLs                ; 0 / 2 ( 0 % )                                  ;
+---------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/24/2011 13:07:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; bias_card           ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                         ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+
; Assignment Name                                   ; Value                                                ; Default Value                  ; Entity Name ; Section Id     ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+
; ADV_NETLIST_OPT_SYNTH_GATE_RETIME                 ; On                                                   ; Off                            ; --          ; --             ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                                                   ; Off                            ; --          ; --             ;
; AUTO_ENABLE_SMART_COMPILE                         ; Off                                                  ; --                             ; --          ; --             ;
; AUTO_PACKED_REGISTERS                             ; Normal                                               ; Off                            ; --          ; --             ;
; AUTO_PACKED_REGISTERS_CYCLONE                     ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_MAXII                       ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_STRATIX                     ; Normal                                               ; Auto                           ; --          ; --             ;
; AUTO_PACKED_REGISTERS_STRATIXII                   ; Normal                                               ; Auto                           ; --          ; --             ;
; COMPILER_SIGNATURE_ID                             ; 167739110428.131948683003204                         ; --                             ; --          ; --             ;
; DO_COMBINED_ANALYSIS                              ; On                                                   ; Off                            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION        ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_MAP_ILLEGAL_CHARACTERS                        ; On                                                   ; --                             ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                            ; Vhdl                                                 ; --                             ; --          ; eda_simulation ;
; ENABLE_CLOCK_LATENCY                              ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_DRC_SETTINGS                               ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_RECOVERY_REMOVAL_ANALYSIS                  ; On                                                   ; Off                            ; --          ; --             ;
; ENABLE_SIGNALTAP                                  ; Off                                                  ; --                             ; --          ; --             ;
; IGNORE_LCELL_BUFFERS                              ; On                                                   ; Off                            ; --          ; --             ;
; INCREMENTAL_COMPILATION                           ; Off                                                  ; FULL_INCREMENTAL_COMPILATION   ; --          ; --             ;
; MISC_FILE                                         ; C:/mce/cards/bias_card/bias_card/synth/bias_card.dpf ; --                             ; --          ; --             ;
; MUX_RESTRUCTURE                                   ; Off                                                  ; Auto                           ; --          ; --             ;
; OPTIMIZE_HOLD_TIMING                              ; All Paths                                            ; IO Paths and Minimum TPD Paths ; --          ; --             ;
; OPTIMIZE_MULTI_CORNER_TIMING                      ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_EFFORT                         ; Extra                                                ; Normal                         ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                   ; Off                            ; --          ; --             ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                   ; Off                            ; --          ; --             ;
; SAFE_STATE_MACHINE                                ; On                                                   ; Off                            ; --          ; --             ;
; STATE_MACHINE_PROCESSING                          ; One-Hot                                              ; Auto                           ; --          ; --             ;
; STRATIX_OPTIMIZATION_TECHNIQUE                    ; Speed                                                ; Balanced                       ; --          ; --             ;
; USE_SIGNALTAP_FILE                                ; upper.stp                                            ; --                             ; --          ; --             ;
+---------------------------------------------------+------------------------------------------------------+--------------------------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:47     ; 1.0                     ; 447 MB              ; 00:00:42                           ;
; Fitter                  ; 00:01:33     ; 1.5                     ; 499 MB              ; 00:01:41                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 338 MB              ; 00:00:02                           ;
; Classic Timing Analyzer ; 00:00:07     ; 1.0                     ; 292 MB              ; 00:00:07                           ;
; Design Assistant        ; 00:00:07     ; 1.0                     ; 279 MB              ; 00:00:07                           ;
; Total                   ; 00:02:36     ; --                      ; --                  ; 00:02:39                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+-------------------------+------------------+-----------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+-------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis    ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                  ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler               ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Classic Timing Analyzer ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
; Design Assistant        ; Amiskwi          ; Windows 7 ; 6.1        ; x86_64         ;
+-------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bias_card -c bias_card
quartus_fit --read_settings_files=off --write_settings_files=off bias_card -c bias_card
quartus_asm --read_settings_files=off --write_settings_files=off bias_card -c bias_card
quartus_tan --read_settings_files=off --write_settings_files=off bias_card -c bias_card --timing_analysis_only
quartus_drc --read_settings_files=off --write_settings_files=off bias_card -c bias_card



