

================================================================
== Vivado HLS Report for 'maxPooling'
================================================================
* Date:           Sat Dec 30 01:55:14 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MP1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.912|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3719906|  3719906|  3719906|  3719906|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    75360|    75360|       785|          -|          -|    96|    no    |
        | + Loop 1.1              |      783|      783|        29|          -|          -|    27|    no    |
        |  ++ Loop 1.1.1          |       27|       27|         1|          -|          -|    27|    no    |
        |- Loop 2                 |  3644544|  3644544|     37964|          -|          -|    96|    no    |
        | + Loop 2.1              |    37962|    37962|      1406|          -|          -|    27|    no    |
        |  ++ Loop 2.1.1          |     1404|     1404|        52|          -|          -|    27|    no    |
        |   +++ Loop 2.1.1.1      |       24|       24|         8|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.2      |       24|       24|         8|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.2.1  |        6|        6|         2|          -|          -|     3|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     681|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      32|       3|    -|
|Multiplexer      |        -|      -|       -|     266|    -|
|Register         |        -|      -|     389|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     421|     950|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |pool_values_V_U  |maxPooling_pool_vbkb  |        0|  32|   3|     9|   16|     1|          144|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total            |                      |        0|  32|   3|     9|   16|     1|          144|
    +-----------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_337_p2                     |     +    |      0|  0|  15|           7|           1|
    |c_2_fu_452_p2                     |     +    |      0|  0|  15|           7|           1|
    |i_1_fu_349_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_2_fu_464_p2                     |     +    |      0|  0|  15|           5|           1|
    |i_3_fu_671_p2                     |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_401_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_524_p2                     |     +    |      0|  0|  15|           5|           1|
    |j_3_fu_732_p2                     |     +    |      0|  0|   9|           2|           1|
    |next_mul1_fu_434_p2               |     +    |      0|  0|  19|          12|           5|
    |next_mul9_fu_440_p2               |     +    |      0|  0|  20|          13|           6|
    |next_mul_fu_325_p2                |     +    |      0|  0|  19|          12|           5|
    |pi_1_fu_548_p2                    |     +    |      0|  0|   9|           2|           1|
    |pj_1_fu_627_p2                    |     +    |      0|  0|   9|           2|           1|
    |tmp_11_fu_642_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_585_p2                  |     +    |      0|  0|  20|          13|          13|
    |tmp_1_fu_359_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_26_fu_637_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_27_fu_651_p2                  |     +    |      0|  0|  27|          20|          20|
    |tmp_28_fu_742_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_482_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_7_fu_576_p2                   |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_570_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_19_fu_611_p2                  |     -    |      0|  0|  27|          20|          20|
    |tmp_25_fu_693_p2                  |     -    |      0|  0|  15|           5|           5|
    |tmp_3_fu_389_p2                   |     -    |      0|  0|  71|          64|          64|
    |tmp_9_fu_512_p2                   |     -    |      0|  0|  71|          64|          64|
    |exitcond1_fu_331_p2               |   icmp   |      0|  0|  11|           7|           7|
    |exitcond2_fu_446_p2               |   icmp   |      0|  0|  11|           7|           7|
    |exitcond3_fu_343_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_i_fu_665_p2             |   icmp   |      0|  0|   8|           2|           2|
    |exitcond4_fu_458_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond5_fu_395_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond6_fu_518_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond7_fu_542_p2               |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_621_p2                |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_i_fu_726_p2              |   icmp   |      0|  0|   8|           2|           2|
    |tmp_13_i_fu_752_p2                |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_fu_410_p2                  |    or    |      0|  0|   5|           1|           5|
    |tmp_21_fu_702_p2                  |    or    |      0|  0|   5|           1|           5|
    |max_value_V_1_agg_re_1_fu_766_p3  |  select  |      0|  0|  16|           1|          16|
    |max_value_V_1_agg_re_fu_758_p3    |  select  |      0|  0|  16|           1|          16|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 681|         378|         359|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |agg_result_V_1_i_reg_290      |   9|          2|   16|         32|
    |agg_result_V_load4_i_reg_269  |   9|          2|   16|         32|
    |agg_result_V_load_i_reg_302   |   9|          2|   16|         32|
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |c4_reg_178                    |   9|          2|    7|         14|
    |c_reg_133                     |   9|          2|    7|         14|
    |i5_reg_213                    |   9|          2|    5|         10|
    |i_i_reg_279                   |   9|          2|    2|          4|
    |i_reg_156                     |   9|          2|    5|         10|
    |j6_reg_224                    |   9|          2|    5|         10|
    |j_i_reg_314                   |   9|          2|    2|          4|
    |j_reg_167                     |   9|          2|    5|         10|
    |max_value_V_1_reg_258         |   9|          2|   16|         32|
    |output_V_address0             |  15|          3|   17|         51|
    |output_V_d0                   |  15|          3|   16|         48|
    |phi_mul1_reg_201              |   9|          2|   12|         24|
    |phi_mul8_reg_189              |   9|          2|   13|         26|
    |phi_mul_reg_144               |   9|          2|   12|         24|
    |pi_reg_236                    |   9|          2|    2|          4|
    |pj_reg_247                    |   9|          2|    2|          4|
    |pool_values_V_address0        |  21|          4|    4|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 266|         59|  181|        416|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |agg_result_V_1_i_reg_290      |  16|   0|   16|          0|
    |agg_result_V_load4_i_reg_269  |  16|   0|   16|          0|
    |agg_result_V_load_i_reg_302   |  16|   0|   16|          0|
    |ap_CS_fsm                     |  14|   0|   14|          0|
    |c4_reg_178                    |   7|   0|    7|          0|
    |c_1_reg_787                   |   7|   0|    7|          0|
    |c_2_reg_827                   |   7|   0|    7|          0|
    |c_reg_133                     |   7|   0|    7|          0|
    |i5_reg_213                    |   5|   0|    5|          0|
    |i_1_reg_795                   |   5|   0|    5|          0|
    |i_2_reg_835                   |   5|   0|    5|          0|
    |i_3_reg_909                   |   2|   0|    2|          0|
    |i_i_reg_279                   |   2|   0|    2|          0|
    |i_reg_156                     |   5|   0|    5|          0|
    |j6_reg_224                    |   5|   0|    5|          0|
    |j_2_reg_854                   |   5|   0|    5|          0|
    |j_3_reg_922                   |   2|   0|    2|          0|
    |j_i_reg_314                   |   2|   0|    2|          0|
    |j_reg_167                     |   5|   0|    5|          0|
    |max_value_V_1_reg_258         |  16|   0|   16|          0|
    |next_mul1_reg_814             |  12|   0|   12|          0|
    |next_mul9_reg_819             |  13|   0|   13|          0|
    |next_mul_reg_779              |  12|   0|   12|          0|
    |phi_mul1_reg_201              |  12|   0|   12|          0|
    |phi_mul8_reg_189              |  13|   0|   13|          0|
    |phi_mul_reg_144               |  12|   0|   12|          0|
    |pi_1_reg_867                  |   2|   0|    2|          0|
    |pi_reg_236                    |   2|   0|    2|          0|
    |pj_1_reg_885                  |   2|   0|    2|          0|
    |pj_reg_247                    |   2|   0|    2|          0|
    |tmp_16_reg_872                |   5|   0|    5|          0|
    |tmp_19_reg_877                |  15|   0|   20|          5|
    |tmp_25_reg_914                |   5|   0|    5|          0|
    |tmp_26_reg_890                |   5|   0|    5|          0|
    |tmp_3_reg_800                 |  59|   0|   64|          5|
    |tmp_5_reg_840                 |   5|   0|    6|          1|
    |tmp_9_reg_845                 |  59|   0|   64|          5|
    |tmp_s_reg_859                 |   5|   0|    6|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 389|   0|  406|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  maxPooling  | return value |
|input_V_address0   | out |   19|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |   16|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |   17|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   16|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

