

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_89_1'
================================================================
* Date:           Wed Dec 20 21:42:51 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  136|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1  |      134|      134|         9|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     133|    -|
|Register         |        -|     -|     354|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     354|     269|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_142_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln91_1_fu_194_p2  |         +|   0|  0|  15|           8|           2|
    |add_ln91_fu_183_p2    |         +|   0|  0|  15|           8|           1|
    |empty_38_fu_172_p2    |         -|   0|  0|  15|           8|           8|
    |icmp_ln89_fu_136_p2   |      icmp|   0|  0|  11|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  72|          39|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7              |   9|          2|    7|         14|
    |delta_weights3_address0           |  13|          3|    8|         24|
    |delta_weights3_d0                 |  13|          3|   64|        192|
    |grp_fu_114_p1                     |  13|          3|   64|        192|
    |i_fu_46                           |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         30|  158|        453|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |activations2_load_reg_241         |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_38_reg_252                  |   8|   0|    8|          0|
    |i_7_reg_226                       |   7|   0|    7|          0|
    |i_fu_46                           |   7|   0|    7|          0|
    |icmp_ln89_reg_232                 |   1|   0|    1|          0|
    |mul_i3_1_reg_247                  |  64|   0|   64|          0|
    |reg_122                           |  64|   0|   64|          0|
    |i_7_reg_226                       |  64|  32|    7|          0|
    |icmp_ln89_reg_232                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 354|  64|  234|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6792_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_din0            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_din1            |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_dout0           |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|grp_fu_6796_p_ce              |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_VITIS_LOOP_89_1|  return value|
|activations2_address0         |  out|    6|   ap_memory|                       activations2|         array|
|activations2_ce0              |  out|    1|   ap_memory|                       activations2|         array|
|activations2_q0               |   in|   64|   ap_memory|                       activations2|         array|
|output_difference_0_1_reload  |   in|   64|     ap_none|       output_difference_0_1_reload|        scalar|
|delta_weights3_address0       |  out|    8|   ap_memory|                     delta_weights3|         array|
|delta_weights3_ce0            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_we0            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_d0             |  out|   64|   ap_memory|                     delta_weights3|         array|
|delta_weights3_address1       |  out|    8|   ap_memory|                     delta_weights3|         array|
|delta_weights3_ce1            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_we1            |  out|    1|   ap_memory|                     delta_weights3|         array|
|delta_weights3_d1             |  out|   64|   ap_memory|                     delta_weights3|         array|
|output_difference_1_1_reload  |   in|   64|     ap_none|       output_difference_1_1_reload|        scalar|
|output_difference_2_1_reload  |   in|   64|     ap_none|       output_difference_2_1_reload|        scalar|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload"   --->   Operation 13 'read' 'output_difference_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload"   --->   Operation 14 'read' 'output_difference_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload"   --->   Operation 15 'read' 'output_difference_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_90_2.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i"   --->   Operation 18 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln89 = icmp_eq  i7 %i_7, i7 64" [backprop.c:89]   --->   Operation 20 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.27ns)   --->   "%add_ln89 = add i7 %i_7, i7 1" [backprop.c:89]   --->   Operation 22 'add' 'add_ln89' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %VITIS_LOOP_90_2.i.split, void %VITIS_LOOP_103_2.i.preheader.exitStub" [backprop.c:89]   --->   Operation 23 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_22_cast32 = zext i7 %i_7"   --->   Operation 24 'zext' 'i_22_cast32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %i_22_cast32"   --->   Operation 25 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr"   --->   Operation 26 'load' 'activations2_load' <Predicate = (!icmp_ln89)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.84ns)   --->   "%store_ln89 = store i7 %add_ln89, i7 %i" [backprop.c:89]   --->   Operation 27 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 28 [1/2] (2.26ns)   --->   "%activations2_load = load i6 %activations2_addr"   --->   Operation 28 'load' 'activations2_load' <Predicate = (!icmp_ln89)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 29 [5/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 29 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [5/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 30 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 31 [4/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 31 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [4/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 32 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [5/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 33 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 34 [3/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 34 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [3/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 35 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [4/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 36 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 37 [2/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 37 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [2/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 38 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [3/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 39 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 40 [1/5] (7.14ns)   --->   "%mul_i3 = dmul i64 %activations2_load, i64 %output_difference_0_1_reload_read" [backprop.c:91]   --->   Operation 40 'dmul' 'mul_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/5] (7.14ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load, i64 %output_difference_1_1_reload_read" [backprop.c:91]   --->   Operation 41 'dmul' 'mul_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 42 [2/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 42 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%i_22_cast = zext i7 %i_7"   --->   Operation 43 'zext' 'i_22_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%empty_37 = trunc i7 %i_7"   --->   Operation 44 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_37, i2 0"   --->   Operation 45 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (1.35ns)   --->   "%empty_38 = sub i8 %p_shl, i8 %i_22_cast"   --->   Operation 46 'sub' 'empty_38' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_38"   --->   Operation 47 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %p_cast" [backprop.c:91]   --->   Operation 48 'getelementptr' 'delta_weights3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3, i8 %delta_weights3_addr" [backprop.c:91]   --->   Operation 49 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_8 : Operation 50 [1/1] (1.35ns)   --->   "%add_ln91 = add i8 %empty_38, i8 1" [backprop.c:91]   --->   Operation 50 'add' 'add_ln91' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91" [backprop.c:91]   --->   Operation 51 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%delta_weights3_addr_1 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91" [backprop.c:91]   --->   Operation 52 'getelementptr' 'delta_weights3_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3_1, i8 %delta_weights3_addr_1" [backprop.c:91]   --->   Operation 53 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_8 : Operation 54 [1/5] (7.14ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load, i64 %output_difference_2_1_reload_read" [backprop.c:91]   --->   Operation 54 'dmul' 'mul_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.62>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [backprop.c:88]   --->   Operation 55 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (1.35ns)   --->   "%add_ln91_1 = add i8 %empty_38, i8 2" [backprop.c:91]   --->   Operation 56 'add' 'add_ln91_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i8 %add_ln91_1" [backprop.c:91]   --->   Operation 57 'zext' 'zext_ln91_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%delta_weights3_addr_2 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91_1" [backprop.c:91]   --->   Operation 58 'getelementptr' 'delta_weights3_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (2.26ns)   --->   "%store_ln91 = store i64 %mul_i3_2, i8 %delta_weights3_addr_2" [backprop.c:91]   --->   Operation 59 'store' 'store_ln91' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln89 = br void %VITIS_LOOP_90_2.i" [backprop.c:89]   --->   Operation 60 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ activations2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_difference_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ output_difference_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 0100000000]
output_difference_2_1_reload_read (read             ) [ 0111111110]
output_difference_1_1_reload_read (read             ) [ 0111111100]
output_difference_0_1_reload_read (read             ) [ 0111111100]
store_ln0                         (store            ) [ 0000000000]
br_ln0                            (br               ) [ 0000000000]
i_7                               (load             ) [ 0111111110]
specpipeline_ln0                  (specpipeline     ) [ 0000000000]
icmp_ln89                         (icmp             ) [ 0111111100]
empty                             (speclooptripcount) [ 0000000000]
add_ln89                          (add              ) [ 0000000000]
br_ln89                           (br               ) [ 0000000000]
i_22_cast32                       (zext             ) [ 0000000000]
activations2_addr                 (getelementptr    ) [ 0010000000]
store_ln89                        (store            ) [ 0000000000]
activations2_load                 (load             ) [ 0111111110]
mul_i3                            (dmul             ) [ 0010000010]
mul_i3_1                          (dmul             ) [ 0010000010]
i_22_cast                         (zext             ) [ 0000000000]
empty_37                          (trunc            ) [ 0000000000]
p_shl                             (bitconcatenate   ) [ 0000000000]
empty_38                          (sub              ) [ 0100000001]
p_cast                            (zext             ) [ 0000000000]
delta_weights3_addr               (getelementptr    ) [ 0000000000]
store_ln91                        (store            ) [ 0000000000]
add_ln91                          (add              ) [ 0000000000]
zext_ln91                         (zext             ) [ 0000000000]
delta_weights3_addr_1             (getelementptr    ) [ 0000000000]
store_ln91                        (store            ) [ 0000000000]
mul_i3_2                          (dmul             ) [ 0100000001]
specloopname_ln88                 (specloopname     ) [ 0000000000]
add_ln91_1                        (add              ) [ 0000000000]
zext_ln91_1                       (zext             ) [ 0000000000]
delta_weights3_addr_2             (getelementptr    ) [ 0000000000]
store_ln91                        (store            ) [ 0000000000]
br_ln89                           (br               ) [ 0000000000]
ret_ln0                           (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="activations2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activations2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_difference_0_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delta_weights3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_weights3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_difference_1_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_difference_2_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_difference_2_1_reload_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="output_difference_1_1_reload_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_difference_0_1_reload_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="activations2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="7" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activations2_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="activations2_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="delta_weights3_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="8" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights3_addr/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="1"/>
<pin id="91" dir="0" index="2" bw="0" slack="0"/>
<pin id="93" dir="0" index="4" bw="8" slack="1"/>
<pin id="94" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="96" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 store_ln91/8 store_ln91/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="delta_weights3_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights3_addr_1/8 "/>
</bind>
</comp>

<comp id="106" class="1004" name="delta_weights3_addr_2_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights3_addr_2/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="1"/>
<pin id="116" dir="0" index="1" bw="64" slack="2"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i3/3 mul_i3_2/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="1"/>
<pin id="120" dir="0" index="1" bw="64" slack="2"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i3_1/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i3 mul_i3_2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="7" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_7_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="0"/>
<pin id="135" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln89_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="7" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln89_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="7" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_22_cast32_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_22_cast32/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln89_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_22_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="7"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_22_cast/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_37_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="7"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_shl_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="empty_38_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_38/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln91_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln91_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln91_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="1"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln91_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/9 "/>
</bind>
</comp>

<comp id="204" class="1005" name="i_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="211" class="1005" name="output_difference_2_1_reload_read_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="3"/>
<pin id="213" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="output_difference_2_1_reload_read "/>
</bind>
</comp>

<comp id="216" class="1005" name="output_difference_1_1_reload_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="2"/>
<pin id="218" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_difference_1_1_reload_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="output_difference_0_1_reload_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="2"/>
<pin id="223" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_difference_0_1_reload_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_7_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="7"/>
<pin id="228" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln89_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln89 "/>
</bind>
</comp>

<comp id="236" class="1005" name="activations2_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="1"/>
<pin id="238" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="activations2_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="activations2_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="activations2_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="mul_i3_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i3_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="empty_38_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="97"><net_src comp="81" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="133" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="157"><net_src comp="142" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="158" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="187"><net_src comp="172" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="207"><net_src comp="46" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="210"><net_src comp="204" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="214"><net_src comp="50" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="219"><net_src comp="56" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="224"><net_src comp="62" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="229"><net_src comp="133" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="235"><net_src comp="136" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="68" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="244"><net_src comp="75" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="250"><net_src comp="118" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="255"><net_src comp="172" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="194" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delta_weights3 | {8 9 }
 - Input state : 
	Port: backprop_Pipeline_VITIS_LOOP_89_1 : activations2 | {1 2 }
	Port: backprop_Pipeline_VITIS_LOOP_89_1 : output_difference_0_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_89_1 : output_difference_1_1_reload | {1 }
	Port: backprop_Pipeline_VITIS_LOOP_89_1 : output_difference_2_1_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln89 : 2
		add_ln89 : 2
		br_ln89 : 3
		i_22_cast32 : 2
		activations2_addr : 3
		activations2_load : 4
		store_ln89 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		p_shl : 1
		empty_38 : 2
		p_cast : 3
		delta_weights3_addr : 4
		store_ln91 : 5
		add_ln91 : 3
		zext_ln91 : 4
		delta_weights3_addr_1 : 5
		store_ln91 : 6
	State 9
		zext_ln91_1 : 1
		delta_weights3_addr_2 : 2
		store_ln91 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   dmul   |                  grp_fu_114                  |    11   |   299   |   203   |
|          |                  grp_fu_118                  |    11   |   299   |   203   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                add_ln89_fu_142               |    0    |    0    |    14   |
|    add   |                add_ln91_fu_183               |    0    |    0    |    15   |
|          |               add_ln91_1_fu_194              |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |                empty_38_fu_172               |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln89_fu_136               |    0    |    0    |    10   |
|----------|----------------------------------------------|---------|---------|---------|
|          | output_difference_2_1_reload_read_read_fu_50 |    0    |    0    |    0    |
|   read   | output_difference_1_1_reload_read_read_fu_56 |    0    |    0    |    0    |
|          | output_difference_0_1_reload_read_read_fu_62 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |              i_22_cast32_fu_148              |    0    |    0    |    0    |
|          |               i_22_cast_fu_158               |    0    |    0    |    0    |
|   zext   |                 p_cast_fu_178                |    0    |    0    |    0    |
|          |               zext_ln91_fu_189               |    0    |    0    |    0    |
|          |              zext_ln91_1_fu_199              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |                empty_37_fu_161               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 p_shl_fu_164                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    22   |   598   |   475   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|        activations2_addr_reg_236        |    6   |
|        activations2_load_reg_241        |   64   |
|             empty_38_reg_252            |    8   |
|               i_7_reg_226               |    7   |
|                i_reg_204                |    7   |
|            icmp_ln89_reg_232            |    1   |
|             mul_i3_1_reg_247            |   64   |
|output_difference_0_1_reload_read_reg_221|   64   |
|output_difference_1_1_reload_read_reg_216|   64   |
|output_difference_2_1_reload_read_reg_211|   64   |
|                 reg_122                 |   64   |
+-----------------------------------------+--------+
|                  Total                  |   413  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_88 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_88 |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_114    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   284  ||  3.376  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |   598  |   475  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   36   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    3   |  1011  |   511  |
+-----------+--------+--------+--------+--------+
