--------->   group: 0   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.DmaIn.layer.copy_in_2Fmodel2Fbackbone2Fstage22Fstage22E12Ffinal_conv2Factivate2FRelu_output_0
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0
  1. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1
---------------------------------------------
[0xf4c0000100400000] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0,mpu1] sync_id[0]
[0b 11110100 11000000 00000000 00000001 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000001] [21-6][sync_id][0] [5-0][reserve][0]

[0xf8c0018040000000] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000004000004] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[4] src_line_stride[4]
[0b 00000000 00000010 00000000 00000000 00000100 00000000 00000000 00000100]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][100] [23-0][src_line_stride][100]

[0x00400006800000d0] DMA_IN_INFO_1: [0x01] src_patch_size[208] src_patch_stride[208]
[0b 00000000 01000000 00000000 00000110 10000000 00000000 00000000 11010000]  [63-54][opcode][1] [53-27][src_patch_size][ 11010000] [26-0][src_patch_stride][ 11010000]

[0x0080000000000000] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[0]
[0b 00000000 10000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][0]

[0x00c00cc00cc00fcb] DMA_IN_INFO_3: [0x03] src_hsize[51] src_wsize[51] src_ch[63] src_layout[nchw] dst_layout[npufmt]
[0b 00000000 11000000 00001100 11000000 00001100 11000000 00001111 11001011]  [63-54][opcode][11] [53-38][src_hsize][110011] [37-22][src_wsize][110011] [21-6][src_ch][111111] [5-3][src_layout][1] [3-0][dst_layout][11]

[0x0110000000000000] DMA_IN_INFO_4: [0x04] data_type[feature_map] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00010000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100] [53-52][data_type][1] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][0] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0x0152400000000000] DMA_IN_INFO_5: [0x05] dst_bit_width[16bit] src_dtype[fp] dst_dtype[fp] decomp_wgt_mode[sec] wgt_gptq_zeros_cfg_en[disable] wgt_gptq_zeros_cfg[0] wgt_gptq_scales_cfg_en[disable] wgt_gptq_scales_cfg[0]
[0b 00000001 01010010 01000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-51][dst_bit_width][10] [50-48][src_dtype][10] [47-45][dst_dtype][10] [44-44][decomp_wgt_mode][0] [43-43][wgt_gptq_zeros_cfg_en][0] [42-39][wgt_gptq_zeros_cfg][0] [38-38][wgt_gptq_scales_cfg_en][0] [37-22][wgt_gptq_scales_cfg][0] [21-0][reserve][0]

[0xfcf35917b9600000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3445907173] Preemption_indi[1]
[0b 11111100 11110011 01011001 00010111 10111001 01100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11001101 01100100 01011110 11100101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 1   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0
---------------------------------------------
[0xf500000000400000] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu0] sync_id[0]
[0b 11110101 00000000 00000000 00000000 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][0] [5-0][reserve][0]

[0xf900014040000000] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[0]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x0002000108000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[264] src_line_stride[0]
[0b 00000000 00000010 00000000 00000001 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1 00001000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000000003400] DMA_IN_INFO_2: [0x02] src_offset_addr[0] dst_addr[13312]
[0b 00000000 10000000 00000000 00000000 00000000 00000000 00110100 00000000]  [63-54][opcode][10] [53-27][src_offset_addr][0] [26-0][dst_addr][110100 00000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd10e0fd50600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[1132721473] Preemption_indi[1]
[0b 11111101 00010000 11100000 11111101 01010000 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][1000011 10000011 11110101 01000001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 2   <---------
---------------------------------------------
hwlayer_name: mpu0.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_2Fmodel2Fbackbone2Fstage22Fstage22E12Ffinal_conv2Factivate2FRelu_output_0
  1. npu_dma_in_ch1.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0.fetch_param_data.layer
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.1
---------------------------------------------
[0xf400060100000000] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[mpu1] sync_id[0]
[0b 11110100 00000000 00000110 00000001 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][11000] [37-22][sync_clr][100 00000000] [21-6][sync_id][0] [5-0][reserve][0]

[0xf800030040000000] MODULE_HEADER_MPU0: [0x3e0] cmd_num[12] hardlayer_num[1] cmd_id[0]
[0b 11111000 00000000 00000011 00000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1100] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x00000cc03303f600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000011 11110110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800712] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core,ff_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000111 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][11] [7-0][blk_bubble][10010]

[0x00801f00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[31] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011111 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11111] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x0800000000003f00] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[0] addr1[0] ch0[63] ch1[0]
[0b 00001000 00000000 00000000 00000000 00000000 00000000 00111111 00000000]  [63-54][opcode][100000] [53-35][addr0][0] [34-16][addr1][0] [15-8][ch0][111111] [7-0][ch1][0]

[0x00e8350003400600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias,lut] bias_addr[13568] mode[non_cascade] wgt_addr[13312] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11101000 00110101 00000000 00000011 01000000 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][101] [50-32][bias_addr][110101 00000000] [31-31][mode][0] [30-12][wgt_addr][110100 00000000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100004000206000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[8] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 01000000 00000000 00100000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][1000] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000035040000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[13572] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00110101 00000100 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][110101 00000100] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x1421100000000009] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[1] kernel_w[1] stride_h[disable] stride_w[disable] pad_mode[no_pad] pad_const[0] padsize_hu[0] padsize_hd[0] padsize_wl[0] padsize_wr[0] group[0] dilation_h[1] dilation_w[1]
[0b 00010100 00100001 00010000 00000000 00000000 00000000 00000000 00001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][1] [47-44][kernel_w][1] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][0] [39-24][pad_const][0] [23-21][padsize_hu][0] [20-17][padsize_hd][0] [16-14][padsize_wl][0] [13-10][padsize_wr][0] [9-6][group][0] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x1800000000001502] MPU_FF: [0x60] crop_en[disable] crop_in_H[0] crop_in_W[0] crop_H[0] crop_W[0] act_en[enable] act_sig_mode[y=f(x)] act_cal_mode[no_sub_lut_x] act_bin_mode[4-bin] pool2d_en[disable] pool2d_mode[max] pool2d_ch_mode[fixed_C8_mode] ff_order[enable]
[0b 00011000 00000000 00000000 00000000 00000000 00000000 00010101 00000010]  [63-54][opcode][1100000] [53-53][crop_en][0] [52-39][crop_in_H][0] [38-25][crop_in_W][0] [24-23][crop_H][0] [22-21][crop_W][0] [20-13][reserve][0] [12-12][act_en][1] [11-10][act_sig_mode][1] [9-9][act_cal_mode][0] [8-7][act_bin_mode][10] [6-5][reserve][0] [4-4][pool2d_en][0] [3-3][pool2d_mode][0] [2-2][pool2d_ch_mode][0] [1-1][ff_order][1] [0-0][reserve][0]

[0x0c000cc03303f600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[51] wsize[51] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00001100 11000000 00110011 00000011 11110110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c40080034019800] MPU_STORE_FM_DATA_1: [0x31] line_stride[32] chx_stride[1664] addr[104448]
[0b 00001100 01000000 00001000 00000000 00110100 00000001 10011000 00000000]  [63-54][opcode][110001] [53-38][line_stride][100000] [37-19][chx_stride][110 10000000] [18-0][addr][1 10011000 00000000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc135263bb600000] MODULE_TAIL_MPU0: [0x3f0] check_sum[1296666349] Preemption_indi[1]
[0b 11111100 00010011 01010010 01100011 10111011 01100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][1001101 01001001 10001110 11101101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 3   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch1.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1
---------------------------------------------
[0xf500000100000040] MODULE_SYNC_NPU_DMA_IN_CH1: [0x3d4] sync_set[] sync_clr[mpu1] sync_id[1]
[0b 11110101 00000000 00000000 00000001 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010100] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1] [5-0][reserve][0]

[0xf900014040000040] MODULE_HEADER_NPU_DMA_IN_CH1: [0x3e4] cmd_num[5] hardlayer_num[1] cmd_id[1]
[0b 11111001 00000000 00000001 01000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100100] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x0002000108000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[264] src_line_stride[0]
[0b 00000000 00000010 00000000 00000001 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1 00001000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080000840003508] DMA_IN_INFO_2: [0x02] src_offset_addr[264] dst_addr[13576]
[0b 00000000 10000000 00000000 00001000 01000000 00000000 00110101 00001000]  [63-54][opcode][10] [53-27][src_offset_addr][1 00001000] [26-0][dst_addr][110101 00001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfd20e0fda4600000] MODULE_TAIL_NPU_DMA_IN_CH1: [0x3f4] check_sum[2206463633] Preemption_indi[1]
[0b 11111101 00100000 11100000 11111101 10100100 01100000 00000000 00000000]  [63-54][opcode][11 11110100] [53-22][check_sum][ 10000011 10000011 11110110 10010001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 4   <---------
---------------------------------------------
hwlayer_name: mpu1.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.DmaIn.layer.copy_in_2Fmodel2Fbackbone2Fstage22Fstage22E12Ffinal_conv2Factivate2FRelu_output_0
  1. npu_dma_in_ch1.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1.fetch_param_data.layer
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.0
---------------------------------------------
[0xf680060000400000] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0,npu_dma_in_ch1] sync_clr[mpu0] sync_id[0]
[0b 11110110 10000000 00000110 00000000 00000000 01000000 00000000 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][11000] [37-22][sync_clr][1] [21-6][sync_id][0] [5-0][reserve][0]

[0xfa80030040000000] MODULE_HEADER_MPU1: [0x3ea] cmd_num[12] hardlayer_num[1] cmd_id[0]
[0b 11111010 10000000 00000011 00000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1100] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-0][reserve][0]

[0x00000cc03303f600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000011 11110110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800712] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core,ff_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000111 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][11] [7-0][blk_bubble][10010]

[0x00801f00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[31] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011111 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11111] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x0800000000003f00] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[0] addr1[0] ch0[63] ch1[0]
[0b 00001000 00000000 00000000 00000000 00000000 00000000 00111111 00000000]  [63-54][opcode][100000] [53-35][addr0][0] [34-16][addr1][0] [15-8][ch0][111111] [7-0][ch1][0]

[0x00e8360803508600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias,lut] bias_addr[13832] mode[non_cascade] wgt_addr[13576] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11101000 00110110 00001000 00000011 01010000 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][101] [50-32][bias_addr][110110 00001000] [31-31][mode][0] [30-12][wgt_addr][110101 00001000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100004000206000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[8] weight_och_stride[32] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 01000000 00000000 00100000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][1000] [34-16][weight_och_stride][100000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x01400000360c0000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[13836] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00110110 00001100 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][110110 00001100] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x1421100000000009] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[1] kernel_w[1] stride_h[disable] stride_w[disable] pad_mode[no_pad] pad_const[0] padsize_hu[0] padsize_hd[0] padsize_wl[0] padsize_wr[0] group[0] dilation_h[1] dilation_w[1]
[0b 00010100 00100001 00010000 00000000 00000000 00000000 00000000 00001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][1] [47-44][kernel_w][1] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][0] [39-24][pad_const][0] [23-21][padsize_hu][0] [20-17][padsize_hd][0] [16-14][padsize_wl][0] [13-10][padsize_wr][0] [9-6][group][0] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x1800000000001502] MPU_FF: [0x60] crop_en[disable] crop_in_H[0] crop_in_W[0] crop_H[0] crop_W[0] act_en[enable] act_sig_mode[y=f(x)] act_cal_mode[no_sub_lut_x] act_bin_mode[4-bin] pool2d_en[disable] pool2d_mode[max] pool2d_ch_mode[fixed_C8_mode] ff_order[enable]
[0b 00011000 00000000 00000000 00000000 00000000 00000000 00010101 00000010]  [63-54][opcode][1100000] [53-53][crop_en][0] [52-39][crop_in_H][0] [38-25][crop_in_W][0] [24-23][crop_H][0] [22-21][crop_W][0] [20-13][reserve][0] [12-12][act_en][1] [11-10][act_sig_mode][1] [9-9][act_cal_mode][0] [8-7][act_bin_mode][10] [6-5][reserve][0] [4-4][pool2d_en][0] [3-3][pool2d_mode][0] [2-2][pool2d_ch_mode][0] [1-1][ff_order][1] [0-0][reserve][0]

[0x0c000cc03303f600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[51] wsize[51] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00001100 11000000 00110011 00000011 11110110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4008003401cc00] MPU_STORE_FM_DATA_1: [0x31] line_stride[32] chx_stride[1664] addr[117760]
[0b 00001100 01000000 00001000 00000000 00110100 00000001 11001100 00000000]  [63-54][opcode][110001] [53-38][line_stride][100000] [37-19][chx_stride][110 10000000] [18-0][addr][1 11001100 00000000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfe943890fd600000] MODULE_TAIL_MPU1: [0x3fa] check_sum[1357005813] Preemption_indi[1]
[0b 11111110 10010100 00111000 10010000 11111101 01100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][1010000 11100010 01000011 11110101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 5   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.0.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.0
---------------------------------------------
[0xf4c0000000400040] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[1]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000000 01000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1] [5-0][reserve][0]

[0xf8c0014040000040] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[1] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001080003610] DMA_IN_INFO_2: [0x02] src_offset_addr[528] dst_addr[13840]
[0b 00000000 10000000 00000000 00010000 10000000 00000000 00110110 00010000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00010000] [26-0][dst_addr][110110 00010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcf0d0fde8200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3276011424] Preemption_indi[1]
[0b 11111100 11110000 11010000 11111101 11101000 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11000011 01000011 11110111 10100000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 6   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.0
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.0.fetch_param_data.layer
  1. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.1
clr depends: null
---------------------------------------------
[0xf401020000000040] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0,mpu1] sync_clr[] sync_id[1]
[0b 11110100 00000001 00000010 00000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][100 00001000] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xf800028040000040] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[1]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080cc00000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[104448] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001100 11000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10011000 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8361503610600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[13845] mode[non_cascade] wgt_addr[13840] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 00110110 00010101 00000011 01100001 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][110110 00010101] [31-31][mode][0] [30-12][wgt_addr][110110 00010000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003620] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[13856]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00110110 00100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][110110 00100000]

[0xfc27d98778200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2674269664] Preemption_indi[1]
[0b 11111100 00100111 11011001 10000111 01111000 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10011111 01100110 00011101 11100000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 7   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.1.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.1
---------------------------------------------
[0xf4c0000100000080] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[2]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10] [5-0][reserve][0]

[0xf8c0014040000080] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[2] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800010c0003618] DMA_IN_INFO_2: [0x02] src_offset_addr[536] dst_addr[13848]
[0b 00000000 10000000 00000000 00010000 11000000 00000000 00110110 00011000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00011000] [26-0][dst_addr][110110 00011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcc0d0fdfa200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[54786024] Preemption_indi[1]
[0b 11111100 11000000 11010000 11111101 11111010 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][11 01000011 11110111 11101000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 8   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.1
---------------------------------------------
set depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.0/stage3.0.0/conv/Conv_im_0.fused./model/backbone/stage3/stage3.0/stage3.0.0/activate/Relu.split.co.0
  1. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.1.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680024000000040] MODULE_SYNC_MPU1: [0x3da] sync_set[mpu0,npu_dma_in_ch0] sync_clr[] sync_id[1]
[0b 11110110 10000000 00000010 01000000 00000000 00000000 00000000 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1001] [37-22][sync_clr][0] [21-6][sync_id][1] [5-0][reserve][0]

[0xfa80028040000040] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[1]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000000 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][1] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080cf40000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[106112] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001100 11110100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10011110 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8361d03618600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[13853] mode[non_cascade] wgt_addr[13848] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 00110110 00011101 00000011 01100001 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][110110 00011101] [31-31][mode][0] [30-12][wgt_addr][110110 00011000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d0037c0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[14272]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00110111 11000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][110111 11000000]

[0xfea879b4e2200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2716259208] Preemption_indi[1]
[0b 11111110 10101000 01111001 10110100 11100010 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100001 11100110 11010011 10001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 9   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.2.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.2
---------------------------------------------
[0xf4c00000004000c0] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[3]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000000 11000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][11] [5-0][reserve][0]

[0xf8c00140400000c0] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[3] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001100005020] DMA_IN_INFO_2: [0x02] src_offset_addr[544] dst_addr[20512]
[0b 00000000 10000000 00000000 00010001 00000000 00000000 01010000 00100000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00100000] [26-0][dst_addr][1010000 00100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcd0d1048c600000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1128534577] Preemption_indi[1]
[0b 11111100 11010000 11010001 00000100 10001100 01100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1000011 01000100 00010010 00110001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 10   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.2
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.2.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400020000000080] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[2]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xf800028040000080] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[2]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080d280000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[107776] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001101 00101000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10100101 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8502505020600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20517] mode[non_cascade] wgt_addr[20512] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 00100101 00000101 00000010 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 00100101] [31-31][mode][0] [30-12][wgt_addr][1010000 00100000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003960] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[14688]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00111001 01100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][111001 01100000]

[0xfc2841e8dc200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2701632368] Preemption_indi[1]
[0b 11111100 00101000 01000001 11101000 11011100 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00000111 10100011 01110000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 11   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.3.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.3
---------------------------------------------
[0xf4c0000100000100] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[4]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][100] [5-0][reserve][0]

[0xf8c0014040000100] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[4] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001140005028] DMA_IN_INFO_2: [0x02] src_offset_addr[552] dst_addr[20520]
[0b 00000000 10000000 00000000 00010001 01000000 00000000 01010000 00101000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00101000] [26-0][dst_addr][1010000 00101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfce0d1049e600000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[2202276473] Preemption_indi[1]
[0b 11111100 11100000 11010001 00000100 10011110 01100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 10000011 01000100 00010010 01111001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 12   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.3
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.3.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680020000000080] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[2]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000000 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][10] [5-0][reserve][0]

[0xfa80028040000080] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[2]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000000 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][10] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080d5c0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[109440] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001101 01011100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10101011 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8502d05028600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20525] mode[non_cascade] wgt_addr[20520] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 00101101 00000101 00000010 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 00101101] [31-31][mode][0] [30-12][wgt_addr][1010000 00101000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003b00] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[15104]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00111011 00000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][111011 00000000]

[0xfea8e21646200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2743621912] Preemption_indi[1]
[0b 11111110 10101000 11100010 00010110 01000110 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001000 01011001 00011000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 13   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.4.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.4
---------------------------------------------
[0xf4c0000000400140] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[5]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000001 01000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][101] [5-0][reserve][0]

[0xf8c0014040000140] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[5] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001180005030] DMA_IN_INFO_2: [0x02] src_offset_addr[560] dst_addr[20528]
[0b 00000000 10000000 00000000 00010001 10000000 00000000 01010000 00110000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00110000] [26-0][dst_addr][1010000 00110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcf0d104b0600000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3276018369] Preemption_indi[1]
[0b 11111100 11110000 11010001 00000100 10110000 01100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11000011 01000100 00010010 11000001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 14   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.4
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.4.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000200000000c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[3]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xf8000280400000c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[3]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080d900000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[111104] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001101 10010000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10110010 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8503505030600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20533] mode[non_cascade] wgt_addr[20528] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 00110101 00000101 00000011 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 00110101] [31-31][mode][0] [30-12][wgt_addr][1010000 00110000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003ca0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[15520]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00111100 10100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][111100 10100000]

[0xfc284243c0200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2701725440] Preemption_indi[1]
[0b 11111100 00101000 01000010 01000011 11000000 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00001001 00001111 00000000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 15   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.5.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.5
---------------------------------------------
[0xf4c0000100000180] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[6]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][110] [5-0][reserve][0]

[0xf8c0014040000180] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[6] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800011c0005038] DMA_IN_INFO_2: [0x02] src_offset_addr[568] dst_addr[20536]
[0b 00000000 10000000 00000000 00010001 11000000 00000000 01010000 00111000]  [63-54][opcode][10] [53-27][src_offset_addr][10 00111000] [26-0][dst_addr][1010000 00111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcc0d104c2600000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[54792969] Preemption_indi[1]
[0b 11111100 11000000 11010001 00000100 11000010 01100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][11 01000100 00010011 00001001] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 16   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.5
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.5.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800200000000c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[3]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000000 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][11] [5-0][reserve][0]

[0xfa800280400000c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[3]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000000 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][11] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080dc40000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[112768] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001101 11000100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10111000 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8503d05038600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20541] mode[non_cascade] wgt_addr[20536] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 00111101 00000101 00000011 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 00111101] [31-31][mode][0] [30-12][wgt_addr][1010000 00111000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003e40] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[15936]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00111110 01000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][111110 01000000]

[0xfea8e2712a200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2743714984] Preemption_indi[1]
[0b 11111110 10101000 11100010 01110001 00101010 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001001 11000100 10101000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 17   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.6.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.6
---------------------------------------------
[0xf4c00000004001c0] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[7]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000001 11000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][111] [5-0][reserve][0]

[0xf8c00140400001c0] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[7] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001200005040] DMA_IN_INFO_2: [0x02] src_offset_addr[576] dst_addr[20544]
[0b 00000000 10000000 00000000 00010010 00000000 00000000 01010000 01000000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01000000] [26-0][dst_addr][1010000 01000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcd0d104d4a00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1128534866] Preemption_indi[1]
[0b 11111100 11010000 11010001 00000100 11010100 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1000011 01000100 00010011 01010010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 18   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.6
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.6.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400020000000100] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[4]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xf800028040000100] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[4]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080df80000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[114432] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001101 11111000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 10111111 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8504505040600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20549] mode[non_cascade] wgt_addr[20544] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01000101 00000101 00000100 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01000101] [31-31][mode][0] [30-12][wgt_addr][1010000 01000000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d003fe0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[16352]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 00111111 11100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][111111 11100000]

[0xfc28429ea4200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2701818512] Preemption_indi[1]
[0b 11111100 00101000 01000010 10011110 10100100 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00001010 01111010 10010000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 19   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.7.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.7
---------------------------------------------
[0xf4c0000100000200] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[8]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000010 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1000] [5-0][reserve][0]

[0xf8c0014040000200] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[8] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001240005048] DMA_IN_INFO_2: [0x02] src_offset_addr[584] dst_addr[20552]
[0b 00000000 10000000 00000000 00010010 01000000 00000000 01010000 01001000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01001000] [26-0][dst_addr][1010000 01001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfce0d104e6a00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[2202276762] Preemption_indi[1]
[0b 11111100 11100000 11010001 00000100 11100110 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 10000011 01000100 00010011 10011010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 20   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.7
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.7.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680020000000100] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[4]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000001 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][100] [5-0][reserve][0]

[0xfa80028040000100] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[4]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000001 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][100] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080e2c0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[116096] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001110 00101100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11000101 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8504d05048600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20557] mode[non_cascade] wgt_addr[20552] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01001101 00000101 00000100 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01001101] [31-31][mode][0] [30-12][wgt_addr][1010000 01001000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004180] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[16768]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01000001 10000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1000001 10000000]

[0xfea8e2cc0e200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2743808056] Preemption_indi[1]
[0b 11111110 10101000 11100010 11001100 00001110 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001011 00110000 00111000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 21   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.8.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.8
---------------------------------------------
[0xf4c0000000400240] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[9]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000010 01000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1001] [5-0][reserve][0]

[0xf8c0014040000240] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[9] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001280005050] DMA_IN_INFO_2: [0x02] src_offset_addr[592] dst_addr[20560]
[0b 00000000 10000000 00000000 00010010 10000000 00000000 01010000 01010000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01010000] [26-0][dst_addr][1010000 01010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcf0d104f8a00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3276018658] Preemption_indi[1]
[0b 11111100 11110000 11010001 00000100 11111000 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11000011 01000100 00010011 11100010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 22   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.8
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.8.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400020000000140] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[5]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xf800028040000140] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[5]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080e600000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[117760] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001110 01100000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11001100 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8505505050600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20565] mode[non_cascade] wgt_addr[20560] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01010101 00000101 00000101 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01010101] [31-31][mode][0] [30-12][wgt_addr][1010000 01010000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004320] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[17184]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01000011 00100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1000011 00100000]

[0xfc2842f988200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2701911584] Preemption_indi[1]
[0b 11111100 00101000 01000010 11111001 10001000 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00001011 11100110 00100000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 23   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.9.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.9
---------------------------------------------
[0xf4c0000100000280] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[10]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000010 10000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1010] [5-0][reserve][0]

[0xf8c0014040000280] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[10] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000010 10000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1010] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800012c0005058] DMA_IN_INFO_2: [0x02] src_offset_addr[600] dst_addr[20568]
[0b 00000000 10000000 00000000 00010010 11000000 00000000 01010000 01011000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01011000] [26-0][dst_addr][1010000 01011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcc0d1050aa00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[54793258] Preemption_indi[1]
[0b 11111100 11000000 11010001 00000101 00001010 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][11 01000100 00010100 00101010] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 24   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.9
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.9.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680020000000140] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[5]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000001 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][101] [5-0][reserve][0]

[0xfa80028040000140] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[5]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000001 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][101] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080e940000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[119424] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001110 10010100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11010010 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8505d05058600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20573] mode[non_cascade] wgt_addr[20568] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01011101 00000101 00000101 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01011101] [31-31][mode][0] [30-12][wgt_addr][1010000 01011000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d0044c0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[17600]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01000100 11000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1000100 11000000]

[0xfea8e326f2200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2743901128] Preemption_indi[1]
[0b 11111110 10101000 11100011 00100110 11110010 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001100 10011011 11001000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 25   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.10.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.10
---------------------------------------------
[0xf4c00000004002c0] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[11]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000010 11000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1011] [5-0][reserve][0]

[0xf8c00140400002c0] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[11] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000010 11000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1011] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001300005060] DMA_IN_INFO_2: [0x02] src_offset_addr[608] dst_addr[20576]
[0b 00000000 10000000 00000000 00010011 00000000 00000000 01010000 01100000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01100000] [26-0][dst_addr][1010000 01100000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcd0d1051ce00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1128535155] Preemption_indi[1]
[0b 11111100 11010000 11010001 00000101 00011100 11100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1000011 01000100 00010100 01110011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 26   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.10
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.10.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf400020000000180] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[6]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xf800028040000180] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[6]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080ec80000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[121088] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001110 11001000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11011001 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8506505060600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20581] mode[non_cascade] wgt_addr[20576] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01100101 00000101 00000110 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01100101] [31-31][mode][0] [30-12][wgt_addr][1010000 01100000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004660] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[18016]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01000110 01100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1000110 01100000]

[0xfc2843546c200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2702004656] Preemption_indi[1]
[0b 11111100 00101000 01000011 01010100 01101100 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00001101 01010001 10110000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 27   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.11.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.11
---------------------------------------------
[0xf4c0000100000300] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[12]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000011 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1100] [5-0][reserve][0]

[0xf8c0014040000300] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[12] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000011 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1100] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001340005068] DMA_IN_INFO_2: [0x02] src_offset_addr[616] dst_addr[20584]
[0b 00000000 10000000 00000000 00010011 01000000 00000000 01010000 01101000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01101000] [26-0][dst_addr][1010000 01101000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfce0d1052ee00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[2202277051] Preemption_indi[1]
[0b 11111100 11100000 11010001 00000101 00101110 11100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 10000011 01000100 00010100 10111011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 28   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.11
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.11.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf680020000000180] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[6]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000001 10000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][110] [5-0][reserve][0]

[0xfa80028040000180] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[6]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000001 10000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][110] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080efc0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[122752] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001110 11111100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11011111 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8506d05068600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20589] mode[non_cascade] wgt_addr[20584] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01101101 00000101 00000110 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01101101] [31-31][mode][0] [30-12][wgt_addr][1010000 01101000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004800] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[18432]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01001000 00000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1001000 00000000]

[0xfea8e381d6200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2743994200] Preemption_indi[1]
[0b 11111110 10101000 11100011 10000001 11010110 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001110 00000111 01011000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 29   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.12.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.12
---------------------------------------------
[0xf4c0000000400340] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[13]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000011 01000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1101] [5-0][reserve][0]

[0xf8c0014040000340] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[13] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000011 01000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1101] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001380005070] DMA_IN_INFO_2: [0x02] src_offset_addr[624] dst_addr[20592]
[0b 00000000 10000000 00000000 00010011 10000000 00000000 01010000 01110000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01110000] [26-0][dst_addr][1010000 01110000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcf0d10540e00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3276018947] Preemption_indi[1]
[0b 11111100 11110000 11010001 00000101 01000000 11100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11000011 01000100 00010101 00000011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 30   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.12
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.12.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf4000200000001c0] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[7]
[0b 11110100 00000000 00000010 00000000 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][111] [5-0][reserve][0]

[0xf8000280400001c0] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[7]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f300000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[124416] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 00110000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11100110 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8507505070600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20597] mode[non_cascade] wgt_addr[20592] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01110101 00000101 00000111 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01110101] [31-31][mode][0] [30-12][wgt_addr][1010000 01110000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d0049a0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[18848]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01001001 10100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1001001 10100000]

[0xfc2843af50200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2702097728] Preemption_indi[1]
[0b 11111100 00101000 01000011 10101111 01010000 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00001110 10111101 01000000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 31   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.13.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.13
---------------------------------------------
[0xf4c0000100000380] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[14]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000011 10000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][1110] [5-0][reserve][0]

[0xf8c0014040000380] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[14] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000011 10000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1110] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800013c0005078] DMA_IN_INFO_2: [0x02] src_offset_addr[632] dst_addr[20600]
[0b 00000000 10000000 00000000 00010011 11000000 00000000 01010000 01111000]  [63-54][opcode][10] [53-27][src_offset_addr][10 01111000] [26-0][dst_addr][1010000 01111000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcc0d10552e00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[54793547] Preemption_indi[1]
[0b 11111100 11000000 11010001 00000101 01010010 11100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][11 01000100 00010101 01001011] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 32   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.13
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.13.fetch_param_data.layer
clr depends: null
---------------------------------------------
[0xf6800200000001c0] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[] sync_id[7]
[0b 11110110 10000000 00000010 00000000 00000000 00000000 00000001 11000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][0] [21-6][sync_id][111] [5-0][reserve][0]

[0xfa800280400001c0] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[7]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000001 11000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][111] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f640000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[126080] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 01100100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11101100 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8507d05078600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20605] mode[non_cascade] wgt_addr[20600] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 01111101 00000101 00000111 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 01111101] [31-31][mode][0] [30-12][wgt_addr][1010000 01111000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004b40] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[19264]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01001011 01000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1001011 01000000]

[0xfea8e3dcba200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2744087272] Preemption_indi[1]
[0b 11111110 10101000 11100011 11011100 10111010 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10001111 01110010 11101000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 33   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.14.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.14
---------------------------------------------
[0xf4c00000004003c0] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[15]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000011 11000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][1111] [5-0][reserve][0]

[0xf8c00140400003c0] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[15] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000011 11000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][1111] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001400005080] DMA_IN_INFO_2: [0x02] src_offset_addr[640] dst_addr[20608]
[0b 00000000 10000000 00000000 00010100 00000000 00000000 01010000 10000000]  [63-54][opcode][10] [53-27][src_offset_addr][10 10000000] [26-0][dst_addr][1010000 10000000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcd0d10565200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[1128535444] Preemption_indi[1]
[0b 11111100 11010000 11010001 00000101 01100101 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][1000011 01000100 00010101 10010100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 34   <---------
---------------------------------------------
hwlayer_name: mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.14
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.14.fetch_param_data.layer
clr depends:
  0. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1
---------------------------------------------
[0xf400020100000200] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0] sync_clr[mpu1] sync_id[8]
[0b 11110100 00000000 00000010 00000001 00000000 00000000 00000010 00000000]  [63-54][opcode][11 11010000] [53-38][sync_set][1000] [37-22][sync_clr][100 00000000] [21-6][sync_id][1000] [5-0][reserve][0]

[0xf800028040000200] MODULE_HEADER_MPU0: [0x3e0] cmd_num[10] hardlayer_num[1] cmd_id[8]
[0b 11111000 00000000 00000010 10000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080f980000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[127744] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 10011000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11110011 00000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8508505080600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20613] mode[non_cascade] wgt_addr[20608] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 10000101 00000101 00001000 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 10000101] [31-31][mode][0] [30-12][wgt_addr][1010000 10000000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004ce0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[19680]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01001100 11100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1001100 11100000]

[0xfc28440a34200000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2702190800] Preemption_indi[1]
[0b 11111100 00101000 01000100 00001010 00110100 00100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100001 00010000 00101000 11010000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 35   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.15.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.15
---------------------------------------------
[0xf4c0000100000400] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[16]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000100 00000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10000] [5-0][reserve][0]

[0xf8c0014040000400] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[16] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000100 00000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10000] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000008000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[8] src_line_stride[0]
[0b 00000000 00000010 00000000 00000000 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][1000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001440005088] DMA_IN_INFO_2: [0x02] src_offset_addr[648] dst_addr[20616]
[0b 00000000 10000000 00000000 00010100 01000000 00000000 01010000 10001000]  [63-54][opcode][10] [53-27][src_offset_addr][10 10001000] [26-0][dst_addr][1010000 10001000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfce0d10577200000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[2202277340] Preemption_indi[1]
[0b 11111100 11100000 11010001 00000101 01110111 00100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 10000011 01000100 00010101 11011100] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 36   <---------
---------------------------------------------
hwlayer_name: mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.15
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.15.fetch_param_data.layer
clr depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0
---------------------------------------------
[0xf680020000400200] MODULE_SYNC_MPU1: [0x3da] sync_set[npu_dma_in_ch0] sync_clr[mpu0] sync_id[8]
[0b 11110110 10000000 00000010 00000000 00000000 01000000 00000010 00000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1000] [37-22][sync_clr][1] [21-6][sync_id][1000] [5-0][reserve][0]

[0xfa80028040000200] MODULE_HEADER_MPU1: [0x3ea] cmd_num[10] hardlayer_num[1] cmd_id[8]
[0b 11111010 10000000 00000010 10000000 01000000 00000000 00000010 00000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1010] [37-30][hardlayer_num][1] [29-6][cmd_id][1000] [5-0][reserve][0]

[0x00000cc033000600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[51] wsize[51] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00001100 11000000 00110011 00000000 00000110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][110011] [37-24][wsize][110011] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040010006800512] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[32] chx_stride[1664] load_num[1] work_mode[mac_core] blk_bubble[18]
[0b 00000000 01000000 00000001 00000000 00000110 10000000 00000101 00010010]  [63-54][opcode][1] [53-35][line_stride][100000] [34-16][chx_stride][110 10000000] [15-10][load_num][1] [9-8][work_mode][1] [7-0][blk_bubble][10010]

[0x00801d00cc01c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[29] blk_wsize[51] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011101 00000000 11001100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11101] [39-26][blk_wsize][110011] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x080fcc0000000000] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[129408] addr1[0] ch0[0] ch1[0]
[0b 00001000 00001111 11001100 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][100000] [53-35][addr0][1 11111001 10000000] [34-16][addr1][0] [15-8][ch0][0] [7-0][ch1][0]

[0x00c8508d05088600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias] bias_addr[20621] mode[non_cascade] wgt_addr[20616] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11001000 01010000 10001101 00000101 00001000 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][1] [50-32][bias_addr][1010000 10001101] [31-31][mode][0] [30-12][wgt_addr][1010000 10001000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100000000286000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[0] weight_och_stride[40] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 00000000 00000000 00101000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][0] [34-16][weight_och_stride][101000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000000000000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[0] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][0] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x14233d00002245c9] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[3] kernel_w[3] stride_h[enable] stride_w[enable] pad_mode[constant_pad] pad_const[0] padsize_hu[1] padsize_hd[1] padsize_wl[1] padsize_wr[1] group[7] dilation_h[1] dilation_w[1]
[0b 00010100 00100011 00111101 00000000 00000000 00100010 01000101 11001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][11] [47-44][kernel_w][11] [43-43][stride_h][1] [42-42][stride_w][1] [41-40][pad_mode][1] [39-24][pad_const][0] [23-21][padsize_hu][1] [20-17][padsize_hd][1] [16-14][padsize_wl][1] [13-10][padsize_wr][1] [9-6][group][111] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x0c00064019000600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[0] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000000 00000110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][0] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d004e80] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[20096]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01001110 10000000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1001110 10000000]

[0xfea8e4379e200000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2744180344] Preemption_indi[1]
[0b 11111110 10101000 11100100 00110111 10011110 00100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10100011 10010000 11011110 01111000] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 37   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0
---------------------------------------------
[0xf4c0000000400440] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu0] sync_id[17]
[0b 11110100 11000000 00000000 00000000 00000000 01000000 00000100 01000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][1] [21-6][sync_id][10001] [5-0][reserve][0]

[0xf8c0014040000440] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[17] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000100 01000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10001] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000208000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[520] src_line_stride[0]
[0b 00000000 00000010 00000000 00000010 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][10 00001000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x0080001480005090] DMA_IN_INFO_2: [0x02] src_offset_addr[656] dst_addr[20624]
[0b 00000000 10000000 00000000 00010100 10000000 00000000 01010000 10010000]  [63-54][opcode][10] [53-27][src_offset_addr][10 10010000] [26-0][dst_addr][1010000 10010000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcf0d10589a00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[3276019238] Preemption_indi[1]
[0b 11111100 11110000 11010001 00000101 10001001 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][ 11000011 01000100 00010110 00100110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 38   <---------
---------------------------------------------
hwlayer_name: mpu0.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0
---------------------------------------------
set depends:
  0. npu_dma_in_ch0.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0.fetch_param_data.layer
  1. mpu1.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.15
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_2Fmodel2Fbackbone2Fstage32Fstage32E12Fmain_conv2Factivate2FRelu_output_0
---------------------------------------------
[0xf401020008000240] MODULE_SYNC_MPU0: [0x3d0] sync_set[npu_dma_in_ch0,mpu1] sync_clr[npu_dma_out] sync_id[9]
[0b 11110100 00000001 00000010 00000000 00001000 00000000 00000010 01000000]  [63-54][opcode][11 11010000] [53-38][sync_set][100 00001000] [37-22][sync_clr][100000] [21-6][sync_id][1001] [5-0][reserve][0]

[0xf800030040000240] MODULE_HEADER_MPU0: [0x3e0] cmd_num[12] hardlayer_num[1] cmd_id[9]
[0b 11111000 00000000 00000011 00000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11100000] [53-38][cmd_num][1100] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x000006401907f600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[25] wsize[25] ch[127] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00000110 01000000 00011001 00000111 11110110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][1111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040008001a00712] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[16] chx_stride[416] load_num[1] work_mode[mac_core,ff_core] blk_bubble[18]
[0b 00000000 01000000 00000000 10000000 00000001 10100000 00000111 00010010]  [63-54][opcode][1] [53-35][line_stride][10000] [34-16][chx_stride][1 10100000] [15-10][load_num][1] [9-8][work_mode][11] [7-0][blk_bubble][10010]

[0x008019006401c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[25] blk_wsize[25] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011001 00000000 01100100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11001] [39-26][blk_wsize][11001] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x0801b10000007f00] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[13856] addr1[0] ch0[127] ch1[0]
[0b 00001000 00000001 10110001 00000000 00000000 00000000 01111111 00000000]  [63-54][opcode][100000] [53-35][addr0][110110 00100000] [34-16][addr1][0] [15-8][ch0][1111111] [7-0][ch1][0]

[0x00e8529005090600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias,lut] bias_addr[21136] mode[non_cascade] wgt_addr[20624] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11101000 01010010 10010000 00000101 00001001 00000110 00000000]  [63-54][opcode][11] [53-51][param_alive][101] [50-32][bias_addr][1010010 10010000] [31-31][mode][0] [30-12][wgt_addr][1010000 10010000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100004000406000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[8] weight_och_stride[64] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 01000000 00000000 01000000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][1000] [34-16][weight_och_stride][1000000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x0140000052940000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[21140] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 01010010 10010100 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][1010010 10010100] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x1421100000000009] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[1] kernel_w[1] stride_h[disable] stride_w[disable] pad_mode[no_pad] pad_const[0] padsize_hu[0] padsize_hd[0] padsize_wl[0] padsize_wr[0] group[0] dilation_h[1] dilation_w[1]
[0b 00010100 00100001 00010000 00000000 00000000 00000000 00000000 00001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][1] [47-44][kernel_w][1] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][0] [39-24][pad_const][0] [23-21][padsize_hu][0] [20-17][padsize_hd][0] [16-14][padsize_wl][0] [13-10][padsize_wr][0] [9-6][group][0] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x1800000000001502] MPU_FF: [0x60] crop_en[disable] crop_in_H[0] crop_in_W[0] crop_H[0] crop_W[0] act_en[enable] act_sig_mode[y=f(x)] act_cal_mode[no_sub_lut_x] act_bin_mode[4-bin] pool2d_en[disable] pool2d_mode[max] pool2d_ch_mode[fixed_C8_mode] ff_order[enable]
[0b 00011000 00000000 00000000 00000000 00000000 00000000 00010101 00000010]  [63-54][opcode][1100000] [53-53][crop_en][0] [52-39][crop_in_H][0] [38-25][crop_in_W][0] [24-23][crop_H][0] [22-21][crop_W][0] [20-13][reserve][0] [12-12][act_en][1] [11-10][act_sig_mode][1] [9-9][act_cal_mode][0] [8-7][act_bin_mode][10] [6-5][reserve][0] [4-4][pool2d_en][0] [3-3][pool2d_mode][0] [2-2][pool2d_ch_mode][0] [1-1][ff_order][1] [0-0][reserve][0]

[0x0c0006401903f600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000011 11110110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d0054a0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[21664]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01010100 10100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1010100 10100000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfc2939d137600000] MODULE_TAIL_MPU0: [0x3f0] check_sum[2766619869] Preemption_indi[1]
[0b 11111100 00101001 00111001 11010001 00110111 01100000 00000000 00000000]  [63-54][opcode][11 11110000] [53-22][check_sum][ 10100100 11100111 01000100 11011101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 39   <---------
---------------------------------------------
hwlayer_name: npu_dma_in_ch0.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1.fetch_param_data.layer
---------------------------------------------
set depends: null
clr depends:
  0. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1
---------------------------------------------
[0xf4c0000100000480] MODULE_SYNC_NPU_DMA_IN_CH0: [0x3d3] sync_set[] sync_clr[mpu1] sync_id[18]
[0b 11110100 11000000 00000000 00000001 00000000 00000000 00000100 10000000]  [63-54][opcode][11 11010011] [53-38][sync_set][0] [37-22][sync_clr][100 00000000] [21-6][sync_id][10010] [5-0][reserve][0]

[0xf8c0014040000480] MODULE_HEADER_NPU_DMA_IN_CH0: [0x3e3] cmd_num[5] hardlayer_num[1] cmd_id[18] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111000 11000000 00000001 01000000 01000000 00000000 00000100 10000000]  [63-54][opcode][11 11100011] [53-38][cmd_num][101] [37-30][hardlayer_num][1] [29-6][cmd_id][10010] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000208000000] DMA_IN_INFO_0: [0x00] mode[non_cascade] data_from[ddr] src_bit_width[16bit] src_line_size[520] src_line_stride[0]
[0b 00000000 00000010 00000000 00000010 00001000 00000000 00000000 00000000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_from][0] [50-48][src_bit_width][10] [47-24][src_line_size][10 00001000] [23-0][src_line_stride][0]

[0x0040000000000000] DMA_IN_INFO_1: [0x01] src_patch_size[0] src_patch_stride[0]
[0b 00000000 01000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][1] [53-27][src_patch_size][0] [26-0][src_patch_stride][0]

[0x00800024c0005298] DMA_IN_INFO_2: [0x02] src_offset_addr[1176] dst_addr[21144]
[0b 00000000 10000000 00000000 00100100 11000000 00000000 01010010 10011000]  [63-54][opcode][10] [53-27][src_offset_addr][100 10011000] [26-0][dst_addr][1010010 10011000]

[0x00c0000000000000] DMA_IN_INFO_3: [0x03] src_hsize[0] src_wsize[0] src_ch[0] src_layout[stream] dst_layout[stream]
[0b 00000000 11000000 00000000 00000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11] [53-38][src_hsize][0] [37-22][src_wsize][0] [21-6][src_ch][0] [5-3][src_layout][0] [3-0][dst_layout][0]

[0x010000000001c000] DMA_IN_INFO_4: [0x04] data_type[para] decompress_en[disable] pad_mode[no_padding] pad_const[0] pad_hsize[0] pad_wsize[0] src_base_id[7] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable]
[0b 00000001 00000000 00000000 00000000 00000000 00000001 11000000 00000000]  [63-54][opcode][100] [53-52][data_type][0] [51-51][decompress_en][0] [50-49][pad_mode][0] [48-33][pad_const][0] [32-25][pad_hsize][0] [24-17][pad_wsize][0] [16-14][src_base_id][111] [13-11][reserve][0] [10-10][src_reuse_en][0] [9-6][src_reuse_id][0] [5-5][dst_reuse_en][0] [4-1][dst_reuse_id][0] [0-0][astype_en][0]

[0xfcc0d1061fa00000] MODULE_TAIL_NPU_DMA_IN_CH0: [0x3f3] check_sum[54794366] Preemption_indi[1]
[0b 11111100 11000000 11010001 00000110 00011111 10100000 00000000 00000000]  [63-54][opcode][11 11110011] [53-22][check_sum][11 01000100 00011000 01111110] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 40   <---------
---------------------------------------------
hwlayer_name: mpu1.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1
---------------------------------------------
set depends:
  0. mpu0.Conv2d.layer./model/backbone/stage3/stage3.0/stage3.0.1/conv/Conv_im_0.14
  1. npu_dma_in_ch0.FetchParam.layer.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1.fetch_param_data.layer
clr depends:
  0. npu_dma_out.DmaOut.layer.copy_out_2Fmodel2Fbackbone2Fstage32Fstage32E12Fmain_conv2Factivate2FRelu_output_0
---------------------------------------------
[0xf680024008000240] MODULE_SYNC_MPU1: [0x3da] sync_set[mpu0,npu_dma_in_ch0] sync_clr[npu_dma_out] sync_id[9]
[0b 11110110 10000000 00000010 01000000 00001000 00000000 00000010 01000000]  [63-54][opcode][11 11011010] [53-38][sync_set][1001] [37-22][sync_clr][100000] [21-6][sync_id][1001] [5-0][reserve][0]

[0xfa80030040000240] MODULE_HEADER_MPU1: [0x3ea] cmd_num[12] hardlayer_num[1] cmd_id[9]
[0b 11111010 10000000 00000011 00000000 01000000 00000000 00000010 01000000]  [63-54][opcode][11 11101010] [53-38][cmd_num][1100] [37-30][hardlayer_num][1] [29-6][cmd_id][1001] [5-0][reserve][0]

[0x000006401907f600] MPU_LOAD_INFO_FM_DATA0: [0x00] mode[non_cascade] hsize[25] wsize[25] ch[127] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 00000000 00000110 01000000 00011001 00000111 11110110 00000000]  [63-54][opcode][0] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][1111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0040008001a00712] MPU_LOAD_INFO_FM_DATA1: [0x01] line_stride[16] chx_stride[416] load_num[1] work_mode[mac_core,ff_core] blk_bubble[18]
[0b 00000000 01000000 00000000 10000000 00000001 10100000 00000111 00010010]  [63-54][opcode][1] [53-35][line_stride][10000] [34-16][chx_stride][1 10100000] [15-10][load_num][1] [9-8][work_mode][11] [7-0][blk_bubble][10010]

[0x008019006401c010] MPU_LOAD_INFO_FM_DATA2: [0x02] blk_hsize[25] blk_wsize[25] blk_ch[7] w_blknum[1] split_h_en[disable]
[0b 00000000 10000000 00011001 00000000 01100100 00000001 11000000 00010000]  [63-54][opcode][10] [53-40][blk_hsize][11001] [39-26][blk_wsize][11001] [25-14][blk_ch][111] [13-4][w_blknum][1] [3-3][split_h_en][0] [2-0][reserve][0]

[0x0801b10000007f00] MPU_LOAD_NO_CASCADE_BUF_FM_LOAD_0_1: [0x20] addr0[13856] addr1[0] ch0[127] ch1[0]
[0b 00001000 00000001 10110001 00000000 00000000 00000000 01111111 00000000]  [63-54][opcode][100000] [53-35][addr0][110110 00100000] [34-16][addr1][0] [15-8][ch0][1111111] [7-0][ch1][0]

[0x00e8549805298600] MPU_LOAD_INFO_PARAM_DATA0: [0x03] param_alive[bias,lut] bias_addr[21656] mode[non_cascade] wgt_addr[21144] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00000000 11101000 01010100 10011000 00000101 00101001 10000110 00000000]  [63-54][opcode][11] [53-51][param_alive][101] [50-32][bias_addr][1010100 10011000] [31-31][mode][0] [30-12][wgt_addr][1010010 10011000] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0100004000406000] MPU_LOAD_INFO_PARAM_DATA1: [0x04] weight_ich_stride[8] weight_och_stride[64] mac_out_dtype[Fp16] mac_out_exp[0] mac_out_bias[0] bias_exp[0]
[0b 00000001 00000000 00000000 01000000 00000000 01000000 01100000 00000000]  [63-54][opcode][100] [53-35][weight_ich_stride][1000] [34-16][weight_och_stride][1000000] [15-13][mac_out_dtype][11] [12-10][mac_out_exp][0] [9-4][mac_out_bias][0] [3-1][bias_exp][0] [0-0][reserve][0]

[0x01400000549c0000] MPU_LOAD_INFO_PARAM_DATA2: [0x05] factor_addr[0] lut_addr[21660] bias_bias[0] factor_scale_indi[0] lut_yk_exp[0] lut_yk_bias[0]
[0b 00000001 01000000 00000000 00000000 01010100 10011100 00000000 00000000]  [63-54][opcode][101] [53-35][factor_addr][0] [34-16][lut_addr][1010100 10011100] [15-10][bias_bias][0] [9-9][factor_scale_indi][0] [8-6][lut_yk_exp][0] [5-0][lut_yk_bias][0]

[0x1421100000000009] MPU_CONV: [0x50] os_en[enable] calc_rate[0] kernel_h[1] kernel_w[1] stride_h[disable] stride_w[disable] pad_mode[no_pad] pad_const[0] padsize_hu[0] padsize_hd[0] padsize_wl[0] padsize_wr[0] group[0] dilation_h[1] dilation_w[1]
[0b 00010100 00100001 00010000 00000000 00000000 00000000 00000000 00001001]  [63-54][opcode][1010000] [53-53][os_en][1] [52-52][calc_rate][0] [51-48][kernel_h][1] [47-44][kernel_w][1] [43-43][stride_h][0] [42-42][stride_w][0] [41-40][pad_mode][0] [39-24][pad_const][0] [23-21][padsize_hu][0] [20-17][padsize_hd][0] [16-14][padsize_wl][0] [13-10][padsize_wr][0] [9-6][group][0] [5-3][dilation_h][1] [2-0][dilation_w][1]

[0x1800000000001502] MPU_FF: [0x60] crop_en[disable] crop_in_H[0] crop_in_W[0] crop_H[0] crop_W[0] act_en[enable] act_sig_mode[y=f(x)] act_cal_mode[no_sub_lut_x] act_bin_mode[4-bin] pool2d_en[disable] pool2d_mode[max] pool2d_ch_mode[fixed_C8_mode] ff_order[enable]
[0b 00011000 00000000 00000000 00000000 00000000 00000000 00010101 00000010]  [63-54][opcode][1100000] [53-53][crop_en][0] [52-39][crop_in_H][0] [38-25][crop_in_W][0] [24-23][crop_H][0] [22-21][crop_W][0] [20-13][reserve][0] [12-12][act_en][1] [11-10][act_sig_mode][1] [9-9][act_cal_mode][0] [8-7][act_bin_mode][10] [6-5][reserve][0] [4-4][pool2d_en][0] [3-3][pool2d_mode][0] [2-2][pool2d_ch_mode][0] [1-1][ff_order][1] [0-0][reserve][0]

[0x0c0006401903f600] MPU_STORE_FM_DATA_0: [0x30] mode[non_cascade] hsize[25] wsize[25] ch[63] dtype[Fp16] dtype_exp[0] dtype_bias[0]
[0b 00001100 00000000 00000110 01000000 00011001 00000011 11110110 00000000]  [63-54][opcode][110000] [53-52][mode][0] [51-38][hsize][11001] [37-24][wsize][11001] [23-12][ch][111111] [11-9][dtype][11] [8-6][dtype_exp][0] [5-0][dtype_bias][0]

[0x0c4004000d0061a0] MPU_STORE_FM_DATA_1: [0x31] line_stride[16] chx_stride[416] addr[24992]
[0b 00001100 01000000 00000100 00000000 00001101 00000000 01100001 10100000]  [63-54][opcode][110001] [53-38][line_stride][10000] [37-19][chx_stride][1 10100000] [18-0][addr][1100001 10100000]

[0x2000000000100000] MPU_SPLIT_H: [0x80] ifm_split_h_size[0] ofm_split_h_size[0] pipe_bubble[64] mac_mode[0] conv1x1_wgt_mode[0]
[0b 00100000 00000000 00000000 00000000 00000000 00010000 00000000 00000000]  [63-54][opcode][ 10000000] [53-38][ifm_split_h_size][0] [37-22][ofm_split_h_size][0] [21-14][pipe_bubble][1000000] [13-11][mac_mode][0] [10-10][conv1x1_wgt_mode][0] [9-0][reserve][0]

[0xfeaa63f4f9600000] MODULE_TAIL_MPU1: [0x3fa] check_sum[2844775397] Preemption_indi[1]
[0b 11111110 10101010 01100011 11110100 11111001 01100000 00000000 00000000]  [63-54][opcode][11 11111010] [53-22][check_sum][ 10101001 10001111 11010011 11100101] [52-21][Preemption_indi][1] [20-0][reserve][0]

--------->   group: 41   <---------
---------------------------------------------
hwlayer_name: npu_dma_out.DmaOut.layer.copy_out_2Fmodel2Fbackbone2Fstage32Fstage32E12Fmain_conv2Factivate2FRelu_output_0
---------------------------------------------
set depends:
  0. mpu0.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.0
  1. mpu1.ConvFusion.layer./model/backbone/stage3/stage3.1/main_conv/conv/Conv_im_0.fused./model/backbone/stage3/stage3.1/main_conv/activate/Relu.split.co.1
clr depends: null
---------------------------------------------
[0xf541004000000000] MODULE_SYNC_NPU_DMA_OUT: [0x3d5] sync_set[mpu0,mpu1] sync_clr[] sync_id[0]
[0b 11110101 01000001 00000000 01000000 00000000 00000000 00000000 00000000]  [63-54][opcode][11 11010101] [53-38][sync_set][100 00000001] [37-22][sync_clr][0] [21-6][sync_id][0] [5-0][reserve][0]

[0xf940018040000000] MODULE_HEADER_NPU_DMA_OUT: [0x3e5] cmd_num[6] hardlayer_num[1] cmd_id[0] dummy_en[disable] dummy_indi[0] dummy_id[0]
[0b 11111001 01000000 00000001 10000000 01000000 00000000 00000000 00000000]  [63-54][opcode][11 11100101] [53-38][cmd_num][110] [37-30][hardlayer_num][1] [29-6][cmd_id][0] [5-5][dummy_en][0] [4-4][dummy_indi][0] [3-1][dummy_id][0] [0-0][reserve][0]

[0x0002000010000010] DMA_OUT_INFO_0: [0x00] mode[non_cascade] data_to[ddr] src_bit_width[16bit] src_line_size[16] src_line_stride[16]
[0b 00000000 00000010 00000000 00000000 00010000 00000000 00000000 00010000]  [63-54][opcode][0] [53-53][mode][0] [52-51][data_to][0] [50-48][src_bit_width][10] [47-24][src_line_size][10000] [23-0][src_line_stride][10000]

[0x0040000d000001a0] DMA_OUT_INFO_1: [0x01] src_patch_size[416] src_patch_stride[416]
[0b 00000000 01000000 00000000 00001101 00000000 00000000 00000001 10100000]  [63-54][opcode][1] [53-27][src_patch_size][1 10100000] [26-0][src_patch_stride][1 10100000]

[0x008002a500000000] DMA_OUT_INFO_2: [0x02] src_addr[21664] dst_offset_addr[0]
[0b 00000000 10000000 00000010 10100101 00000000 00000000 00000000 00000000]  [63-54][opcode][10] [53-27][src_addr][1010100 10100000] [26-0][dst_offset_addr][0]

[0x00c00000800001a0] DMA_OUT_INFO_3: [0x03] dst_line_stride[2] dst_patch_stride[52]
[0b 00000000 11000000 00000000 00000000 10000000 00000000 00000001 10100000]  [63-54][opcode][11] [53-30][dst_line_stride][10] [29-3][dst_patch_stride][110100] [2-0][reserve][0]

[0x0100064006401fd9] DMA_OUT_INFO_4: [0x04] src_hsize[25] src_wsize[25] src_ch[127] src_layout[npufmt] dst_layout[nchw]
[0b 00000001 00000000 00000110 01000000 00000110 01000000 00011111 11011001]  [63-54][opcode][100] [53-38][src_hsize][11001] [37-22][src_wsize][11001] [21-6][src_ch][1111111] [5-3][src_layout][11] [3-0][dst_layout][1]

[0x0150000000009200] DMA_OUT_INFO_5: [0x05] data_type[feature_map] compress_en[disable] depad_en[disable] depad_hsize[0] depad_wsize[0] dst_base_id[0] src_reuse_en[disable] src_reuse_id[0] dst_reuse_en[disable] dst_reuse_id[0] astype_en[disable] dst_bit_width[16bit] src_dtype[fp] dst_dtype[fp]
[0b 00000001 01010000 00000000 00000000 00000000 00000000 10010010 00000000]  [63-54][opcode][101] [53-52][data_type][1] [51-51][compress_en][0] [50-50][depad_en][0] [49-42][depad_hsize][0] [41-34][depad_wsize][0] [33-31][dst_base_id][0] [30-28][reserve][0] [27-27][src_reuse_en][0] [26-23][src_reuse_id][0] [22-22][dst_reuse_en][0] [21-18][dst_reuse_id][0] [17-17][astype_en][0] [16-14][dst_bit_width][10] [13-11][src_dtype][10] [10-8][dst_dtype][10] [7-0][reserve][0]

[0xfd74d4afe6e00000] MODULE_TAIL_NPU_DMA_OUT: [0x3f5] check_sum[3545415579] Preemption_indi[1]
[0b 11111101 01110100 11010100 10101111 11100110 11100000 00000000 00000000]  [63-54][opcode][11 11110101] [53-22][check_sum][ 11010011 01010010 10111111 10011011] [52-21][Preemption_indi][1] [20-0][reserve][0]

