<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TopModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TopModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TopModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TopModule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TopModule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TopModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TopModule.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TopModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopModule_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TopModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TopModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TopModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TopModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TopModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="atm_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="atm_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="atm_test.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="atm_test.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="atm_test.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="atm_test_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atm_test_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="atm_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="atm_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="atm_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="atm_test_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="atm_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSim_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjSimulation_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topmodule.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topmodule.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topmodule.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576609735" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576609735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046380" xil_pn:in_ck="2627114265490219896" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1577046380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TopModule.v"/>
      <outfile xil_pn:name="atm_test.v"/>
      <outfile xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="ssd.v"/>
    </transform>
    <transform xil_pn:end_ts="1577046383" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3785359303882328753" xil_pn:start_ts="1577046383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046383" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-415792899131366797" xil_pn:start_ts="1577046383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046383" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4499448679547693912" xil_pn:start_ts="1577046383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1577046383" xil_pn:in_ck="2627114265490219896" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1577046383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopModule.v"/>
      <outfile xil_pn:name="atm_test.v"/>
      <outfile xil_pn:name="baturgultekin_egenalbant_sectionI_TermProjectSim.v"/>
      <outfile xil_pn:name="clk_divider.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="ssd.v"/>
    </transform>
    <transform xil_pn:end_ts="1577046385" xil_pn:in_ck="2627114265490219896" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="739766744422663402" xil_pn:start_ts="1577046383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="atm_test_beh.prj"/>
      <outfile xil_pn:name="atm_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1577046385" xil_pn:in_ck="-6260510390568708596" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8192684800152380179" xil_pn:start_ts="1577046385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="atm_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1576597942" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1576597942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3008865334894624907" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3390143770973822672" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2623763773911443337" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046812" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6270634726329180902" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577046818" xil_pn:in_ck="2627114265490219896" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5798342234569955356" xil_pn:start_ts="1577046812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TopModule.lso"/>
      <outfile xil_pn:name="TopModule.ngc"/>
      <outfile xil_pn:name="TopModule.ngr"/>
      <outfile xil_pn:name="TopModule.prj"/>
      <outfile xil_pn:name="TopModule.stx"/>
      <outfile xil_pn:name="TopModule.syr"/>
      <outfile xil_pn:name="TopModule.xst"/>
      <outfile xil_pn:name="TopModule_stx_beh.prj"/>
      <outfile xil_pn:name="TopModule_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1577046250" xil_pn:in_ck="-5191062809536060275" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232001201820069" xil_pn:start_ts="1577046250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
