###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       599101   # Number of WRITE/WRITEP commands
num_reads_done                 =      1609602   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1269361   # Number of read row buffer hits
num_read_cmds                  =      1609584   # Number of READ/READP commands
num_writes_done                =       599109   # Number of read requests issued
num_write_row_hits             =       525194   # Number of write row buffer hits
num_act_cmds                   =       418655   # Number of ACT commands
num_pre_cmds                   =       418625   # Number of PRE commands
num_ondemand_pres              =       390084   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9647373   # Cyles of rank active rank.0
rank_active_cycles.1           =      9640050   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       352627   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       359950   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2146587   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29246   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4680   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3195   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2685   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1829   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1283   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1054   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          894   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          703   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16560   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          171   # Write cmd latency (cycles)
write_latency[20-39]           =         1576   # Write cmd latency (cycles)
write_latency[40-59]           =         1694   # Write cmd latency (cycles)
write_latency[60-79]           =         2379   # Write cmd latency (cycles)
write_latency[80-99]           =         3186   # Write cmd latency (cycles)
write_latency[100-119]         =         3929   # Write cmd latency (cycles)
write_latency[120-139]         =         4338   # Write cmd latency (cycles)
write_latency[140-159]         =         4867   # Write cmd latency (cycles)
write_latency[160-179]         =         5585   # Write cmd latency (cycles)
write_latency[180-199]         =         6550   # Write cmd latency (cycles)
write_latency[200-]            =       564826   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       200125   # Read request latency (cycles)
read_latency[40-59]            =       104845   # Read request latency (cycles)
read_latency[60-79]            =       109099   # Read request latency (cycles)
read_latency[80-99]            =        86345   # Read request latency (cycles)
read_latency[100-119]          =        77512   # Read request latency (cycles)
read_latency[120-139]          =        71610   # Read request latency (cycles)
read_latency[140-159]          =        65233   # Read request latency (cycles)
read_latency[160-179]          =        59360   # Read request latency (cycles)
read_latency[180-199]          =        54163   # Read request latency (cycles)
read_latency[200-]             =       781293   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.99071e+09   # Write energy
read_energy                    =  6.48984e+09   # Read energy
act_energy                     =  1.14544e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69261e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.72776e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01996e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01539e+09   # Active standby energy rank.1
average_read_latency           =      326.768   # Average read request latency (cycles)
average_interarrival           =      4.52734   # Average request interarrival latency (cycles)
total_energy                   =   2.3708e+10   # Total energy (pJ)
average_power                  =       2370.8   # Average power (mW)
average_bandwidth              =      18.8477   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       583346   # Number of WRITE/WRITEP commands
num_reads_done                 =      1556665   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1185703   # Number of read row buffer hits
num_read_cmds                  =      1556664   # Number of READ/READP commands
num_writes_done                =       583364   # Number of read requests issued
num_write_row_hits             =       486446   # Number of write row buffer hits
num_act_cmds                   =       472509   # Number of ACT commands
num_pre_cmds                   =       472479   # Number of PRE commands
num_ondemand_pres              =       445091   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645013   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643694   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354987   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356306   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2073800   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33433   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4847   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3212   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2738   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1735   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1282   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          982   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          942   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          627   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16491   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          123   # Write cmd latency (cycles)
write_latency[20-39]           =         1128   # Write cmd latency (cycles)
write_latency[40-59]           =         1366   # Write cmd latency (cycles)
write_latency[60-79]           =         2051   # Write cmd latency (cycles)
write_latency[80-99]           =         2545   # Write cmd latency (cycles)
write_latency[100-119]         =         3352   # Write cmd latency (cycles)
write_latency[120-139]         =         4013   # Write cmd latency (cycles)
write_latency[140-159]         =         4922   # Write cmd latency (cycles)
write_latency[160-179]         =         6079   # Write cmd latency (cycles)
write_latency[180-199]         =         7582   # Write cmd latency (cycles)
write_latency[200-]            =       550185   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       223888   # Read request latency (cycles)
read_latency[40-59]            =       116181   # Read request latency (cycles)
read_latency[60-79]            =       131354   # Read request latency (cycles)
read_latency[80-99]            =        94860   # Read request latency (cycles)
read_latency[100-119]          =        82273   # Read request latency (cycles)
read_latency[120-139]          =        75243   # Read request latency (cycles)
read_latency[140-159]          =        64188   # Read request latency (cycles)
read_latency[160-179]          =        56248   # Read request latency (cycles)
read_latency[180-199]          =        49008   # Read request latency (cycles)
read_latency[200-]             =       663416   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.91206e+09   # Write energy
read_energy                    =  6.27647e+09   # Read energy
act_energy                     =  1.29278e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70394e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71027e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01849e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01767e+09   # Active standby energy rank.1
average_read_latency           =      304.501   # Average read request latency (cycles)
average_interarrival           =      4.67252   # Average request interarrival latency (cycles)
total_energy                   =  2.35635e+10   # Total energy (pJ)
average_power                  =      2356.35   # Average power (mW)
average_bandwidth              =      18.2616   # Average bandwidth
