
leftPID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcd0  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000034c8  0800deb8  0800deb8  0000eeb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011380  08011380  000131dc  2**0
                  CONTENTS
  4 .ARM          00000008  08011380  08011380  00012380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011388  08011388  000131dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011388  08011388  00012388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801138c  0801138c  0001238c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08011390  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000404  200001dc  0801156c  000131dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005e0  0801156c  000135e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d5f  00000000  00000000  00013205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ed  00000000  00000000  00026f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001310  00000000  00000000  0002a158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ef7  00000000  00000000  0002b468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ca8c  00000000  00000000  0002c35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ffc  00000000  00000000  00048deb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a114a  00000000  00000000  00061de7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00102f31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006614  00000000  00000000  00102f74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00109588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	0800dea0 	.word	0x0800dea0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	0800dea0 	.word	0x0800dea0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 800028a:	2afd      	cmp	r2, #253	@ 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	@ 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	@ 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	@ 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_f2iz>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010b8:	d30f      	bcc.n	80010da <__aeabi_f2iz+0x2a>
 80010ba:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010be:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010c2:	d90d      	bls.n	80010e0 <__aeabi_f2iz+0x30>
 80010c4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010cc:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010d0:	fa23 f002 	lsr.w	r0, r3, r2
 80010d4:	bf18      	it	ne
 80010d6:	4240      	negne	r0, r0
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr
 80010e0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010e4:	d101      	bne.n	80010ea <__aeabi_f2iz+0x3a>
 80010e6:	0242      	lsls	r2, r0, #9
 80010e8:	d105      	bne.n	80010f6 <__aeabi_f2iz+0x46>
 80010ea:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ee:	bf08      	it	eq
 80010f0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	2200      	movs	r2, #0
 8001140:	2300      	movs	r3, #0
 8001142:	4604      	mov	r4, r0
 8001144:	460d      	mov	r5, r1
 8001146:	f7ff fd59 	bl	8000bfc <__aeabi_dcmplt>
 800114a:	b928      	cbnz	r0, 8001158 <__aeabi_d2lz+0x1c>
 800114c:	4620      	mov	r0, r4
 800114e:	4629      	mov	r1, r5
 8001150:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001154:	f000 b80a 	b.w	800116c <__aeabi_d2ulz>
 8001158:	4620      	mov	r0, r4
 800115a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800115e:	f000 f805 	bl	800116c <__aeabi_d2ulz>
 8001162:	4240      	negs	r0, r0
 8001164:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001168:	bd38      	pop	{r3, r4, r5, pc}
 800116a:	bf00      	nop

0800116c <__aeabi_d2ulz>:
 800116c:	b5d0      	push	{r4, r6, r7, lr}
 800116e:	2200      	movs	r2, #0
 8001170:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <__aeabi_d2ulz+0x34>)
 8001172:	4606      	mov	r6, r0
 8001174:	460f      	mov	r7, r1
 8001176:	f7ff facf 	bl	8000718 <__aeabi_dmul>
 800117a:	f7ff fda5 	bl	8000cc8 <__aeabi_d2uiz>
 800117e:	4604      	mov	r4, r0
 8001180:	f7ff fa50 	bl	8000624 <__aeabi_ui2d>
 8001184:	2200      	movs	r2, #0
 8001186:	4b07      	ldr	r3, [pc, #28]	@ (80011a4 <__aeabi_d2ulz+0x38>)
 8001188:	f7ff fac6 	bl	8000718 <__aeabi_dmul>
 800118c:	4602      	mov	r2, r0
 800118e:	460b      	mov	r3, r1
 8001190:	4630      	mov	r0, r6
 8001192:	4639      	mov	r1, r7
 8001194:	f7ff f908 	bl	80003a8 <__aeabi_dsub>
 8001198:	f7ff fd96 	bl	8000cc8 <__aeabi_d2uiz>
 800119c:	4621      	mov	r1, r4
 800119e:	bdd0      	pop	{r4, r6, r7, pc}
 80011a0:	3df00000 	.word	0x3df00000
 80011a4:	41f00000 	.word	0x41f00000

080011a8 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08e      	sub	sp, #56	@ 0x38
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
 80011b6:	605a      	str	r2, [r3, #4]
 80011b8:	609a      	str	r2, [r3, #8]
 80011ba:	60da      	str	r2, [r3, #12]
 80011bc:	611a      	str	r2, [r3, #16]
 80011be:	615a      	str	r2, [r3, #20]
 80011c0:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011c2:	463b      	mov	r3, r7
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]
 80011d0:	615a      	str	r2, [r3, #20]
 80011d2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011d4:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011d6:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80011da:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011dc:	4b2e      	ldr	r3, [pc, #184]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011de:	4a2f      	ldr	r2, [pc, #188]	@ (800129c <MX_FSMC_Init+0xf4>)
 80011e0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80011e2:	4b2d      	ldr	r3, [pc, #180]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011e4:	2206      	movs	r2, #6
 80011e6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011f6:	2210      	movs	r2, #16
 80011f8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011fa:	4b27      	ldr	r3, [pc, #156]	@ (8001298 <MX_FSMC_Init+0xf0>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001200:	4b25      	ldr	r3, [pc, #148]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001206:	4b24      	ldr	r3, [pc, #144]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800120c:	4b22      	ldr	r3, [pc, #136]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800120e:	2200      	movs	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001212:	4b21      	ldr	r3, [pc, #132]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001214:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001218:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800121a:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800121c:	2200      	movs	r2, #0
 800121e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001222:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001226:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001228:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <MX_FSMC_Init+0xf0>)
 800122a:	2200      	movs	r2, #0
 800122c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800122e:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001230:	2200      	movs	r2, #0
 8001232:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001238:	230f      	movs	r3, #15
 800123a:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 1;
 800123c:	2301      	movs	r3, #1
 800123e:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8001244:	2310      	movs	r3, #16
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8001248:	2311      	movs	r3, #17
 800124a:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800124c:	2300      	movs	r3, #0
 800124e:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001254:	230f      	movs	r3, #15
 8001256:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 8001258:	2301      	movs	r3, #1
 800125a:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001260:	2310      	movs	r3, #16
 8001262:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001264:	2311      	movs	r3, #17
 8001266:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800126c:	463a      	mov	r2, r7
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	4619      	mov	r1, r3
 8001274:	4808      	ldr	r0, [pc, #32]	@ (8001298 <MX_FSMC_Init+0xf0>)
 8001276:	f006 fac7 	bl	8007808 <HAL_SRAM_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001280:	f001 f822 	bl	80022c8 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <MX_FSMC_Init+0xf8>)
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <MX_FSMC_Init+0xf8>)
 800128a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800128e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001290:	bf00      	nop
 8001292:	3738      	adds	r7, #56	@ 0x38
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200001f8 	.word	0x200001f8
 800129c:	a0000104 	.word	0xa0000104
 80012a0:	40010000 	.word	0x40010000

080012a4 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012aa:	f107 0308 	add.w	r3, r7, #8
 80012ae:	2200      	movs	r2, #0
 80012b0:	601a      	str	r2, [r3, #0]
 80012b2:	605a      	str	r2, [r3, #4]
 80012b4:	609a      	str	r2, [r3, #8]
 80012b6:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80012b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <HAL_FSMC_MspInit+0x94>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d136      	bne.n	800132e <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <HAL_FSMC_MspInit+0x94>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012c6:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	4a1c      	ldr	r2, [pc, #112]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012d0:	6153      	str	r3, [r2, #20]
 80012d2:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <HAL_FSMC_MspInit+0x98>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin;
 80012de:	f241 0301 	movw	r3, #4097	@ 0x1001
 80012e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e8:	2303      	movs	r3, #3
 80012ea:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012ec:	f107 0308 	add.w	r3, r7, #8
 80012f0:	4619      	mov	r1, r3
 80012f2:	4813      	ldr	r0, [pc, #76]	@ (8001340 <HAL_FSMC_MspInit+0x9c>)
 80012f4:	f005 fb58 	bl	80069a8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012f8:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80012fc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fe:	2302      	movs	r3, #2
 8001300:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001302:	2303      	movs	r3, #3
 8001304:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4619      	mov	r1, r3
 800130c:	480d      	ldr	r0, [pc, #52]	@ (8001344 <HAL_FSMC_MspInit+0xa0>)
 800130e:	f005 fb4b 	bl	80069a8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001312:	f24c 7333 	movw	r3, #50995	@ 0xc733
 8001316:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|LCD_RD_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001320:	f107 0308 	add.w	r3, r7, #8
 8001324:	4619      	mov	r1, r3
 8001326:	4808      	ldr	r0, [pc, #32]	@ (8001348 <HAL_FSMC_MspInit+0xa4>)
 8001328:	f005 fb3e 	bl	80069a8 <HAL_GPIO_Init>
 800132c:	e000      	b.n	8001330 <HAL_FSMC_MspInit+0x8c>
    return;
 800132e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001330:	3718      	adds	r7, #24
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000240 	.word	0x20000240
 800133c:	40021000 	.word	0x40021000
 8001340:	40012000 	.word	0x40012000
 8001344:	40011800 	.word	0x40011800
 8001348:	40011400 	.word	0x40011400

0800134c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001354:	f7ff ffa6 	bl	80012a4 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b08c      	sub	sp, #48	@ 0x30
 8001364:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001366:	f107 0320 	add.w	r3, r7, #32
 800136a:	2200      	movs	r2, #0
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	605a      	str	r2, [r3, #4]
 8001370:	609a      	str	r2, [r3, #8]
 8001372:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001374:	4b69      	ldr	r3, [pc, #420]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	4a68      	ldr	r2, [pc, #416]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800137a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800137e:	6193      	str	r3, [r2, #24]
 8001380:	4b66      	ldr	r3, [pc, #408]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800138c:	4b63      	ldr	r3, [pc, #396]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800138e:	699b      	ldr	r3, [r3, #24]
 8001390:	4a62      	ldr	r2, [pc, #392]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001392:	f043 0310 	orr.w	r3, r3, #16
 8001396:	6193      	str	r3, [r2, #24]
 8001398:	4b60      	ldr	r3, [pc, #384]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f003 0310 	and.w	r3, r3, #16
 80013a0:	61bb      	str	r3, [r7, #24]
 80013a2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a4:	4b5d      	ldr	r3, [pc, #372]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013a6:	699b      	ldr	r3, [r3, #24]
 80013a8:	4a5c      	ldr	r2, [pc, #368]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ae:	6193      	str	r3, [r2, #24]
 80013b0:	4b5a      	ldr	r3, [pc, #360]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013b8:	617b      	str	r3, [r7, #20]
 80013ba:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013bc:	4b57      	ldr	r3, [pc, #348]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a56      	ldr	r2, [pc, #344]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013c2:	f043 0304 	orr.w	r3, r3, #4
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b54      	ldr	r3, [pc, #336]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0304 	and.w	r3, r3, #4
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d4:	4b51      	ldr	r3, [pc, #324]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	4a50      	ldr	r2, [pc, #320]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013da:	f043 0308 	orr.w	r3, r3, #8
 80013de:	6193      	str	r3, [r2, #24]
 80013e0:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	f003 0308 	and.w	r3, r3, #8
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013ec:	4b4b      	ldr	r3, [pc, #300]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	4a4a      	ldr	r2, [pc, #296]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013f6:	6193      	str	r3, [r2, #24]
 80013f8:	4b48      	ldr	r3, [pc, #288]	@ (800151c <MX_GPIO_Init+0x1bc>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001400:	60bb      	str	r3, [r7, #8]
 8001402:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001404:	4b45      	ldr	r3, [pc, #276]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4a44      	ldr	r2, [pc, #272]	@ (800151c <MX_GPIO_Init+0x1bc>)
 800140a:	f043 0320 	orr.w	r3, r3, #32
 800140e:	6193      	str	r3, [r2, #24]
 8001410:	4b42      	ldr	r3, [pc, #264]	@ (800151c <MX_GPIO_Init+0x1bc>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	f003 0320 	and.w	r3, r3, #32
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	2120      	movs	r1, #32
 8001420:	483f      	ldr	r0, [pc, #252]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 8001422:	f005 fc6c 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2140      	movs	r1, #64	@ 0x40
 800142a:	483d      	ldr	r0, [pc, #244]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 800142c:	f005 fc67 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_SET);
 8001430:	2201      	movs	r2, #1
 8001432:	2102      	movs	r1, #2
 8001434:	483b      	ldr	r0, [pc, #236]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 8001436:	f005 fc62 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	2104      	movs	r1, #4
 800143e:	4839      	ldr	r0, [pc, #228]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 8001440:	f005 fc5d 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|LED0_Pin, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	2121      	movs	r1, #33	@ 0x21
 8001448:	4837      	ldr	r0, [pc, #220]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 800144a:	f005 fc58 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001454:	4834      	ldr	r0, [pc, #208]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 8001456:	f005 fc52 	bl	8006cfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800145a:	2308      	movs	r3, #8
 800145c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800145e:	2300      	movs	r3, #0
 8001460:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001462:	2300      	movs	r3, #0
 8001464:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001466:	f107 0320 	add.w	r3, r7, #32
 800146a:	4619      	mov	r1, r3
 800146c:	482c      	ldr	r0, [pc, #176]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 800146e:	f005 fa9b 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8001472:	2310      	movs	r3, #16
 8001474:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147a:	2301      	movs	r3, #1
 800147c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 800147e:	f107 0320 	add.w	r3, r7, #32
 8001482:	4619      	mov	r1, r3
 8001484:	4826      	ldr	r0, [pc, #152]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 8001486:	f005 fa8f 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INB1_Pin|INB2_Pin;
 800148a:	2360      	movs	r3, #96	@ 0x60
 800148c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001492:	2301      	movs	r3, #1
 8001494:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001496:	2303      	movs	r3, #3
 8001498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149a:	f107 0320 	add.w	r3, r7, #32
 800149e:	4619      	mov	r1, r3
 80014a0:	481f      	ldr	r0, [pc, #124]	@ (8001520 <MX_GPIO_Init+0x1c0>)
 80014a2:	f005 fa81 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin;
 80014a6:	2306      	movs	r3, #6
 80014a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014aa:	2301      	movs	r3, #1
 80014ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014b6:	f107 0320 	add.w	r3, r7, #32
 80014ba:	4619      	mov	r1, r3
 80014bc:	4819      	ldr	r0, [pc, #100]	@ (8001524 <MX_GPIO_Init+0x1c4>)
 80014be:	f005 fa73 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80014c2:	2301      	movs	r3, #1
 80014c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ca:	2302      	movs	r3, #2
 80014cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80014ce:	f107 0320 	add.w	r3, r7, #32
 80014d2:	4619      	mov	r1, r3
 80014d4:	4815      	ldr	r0, [pc, #84]	@ (800152c <MX_GPIO_Init+0x1cc>)
 80014d6:	f005 fa67 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LED0_Pin;
 80014da:	2321      	movs	r3, #33	@ 0x21
 80014dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014de:	2301      	movs	r3, #1
 80014e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014e6:	2303      	movs	r3, #3
 80014e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ea:	f107 0320 	add.w	r3, r7, #32
 80014ee:	4619      	mov	r1, r3
 80014f0:	480d      	ldr	r0, [pc, #52]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 80014f2:	f005 fa59 	bl	80069a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80014f6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014fc:	2301      	movs	r3, #1
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001500:	2302      	movs	r3, #2
 8001502:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001504:	2303      	movs	r3, #3
 8001506:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 8001508:	f107 0320 	add.w	r3, r7, #32
 800150c:	4619      	mov	r1, r3
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <MX_GPIO_Init+0x1c8>)
 8001510:	f005 fa4a 	bl	80069a8 <HAL_GPIO_Init>

}
 8001514:	bf00      	nop
 8001516:	3730      	adds	r7, #48	@ 0x30
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40021000 	.word	0x40021000
 8001520:	40011800 	.word	0x40011800
 8001524:	40011c00 	.word	0x40011c00
 8001528:	40010c00 	.word	0x40010c00
 800152c:	40010800 	.word	0x40010800

08001530 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001534:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001536:	4a13      	ldr	r2, [pc, #76]	@ (8001584 <MX_I2C2_Init+0x54>)
 8001538:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800153a:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <MX_I2C2_Init+0x50>)
 800153c:	4a12      	ldr	r2, [pc, #72]	@ (8001588 <MX_I2C2_Init+0x58>)
 800153e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001540:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001546:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001548:	2200      	movs	r2, #0
 800154a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800154c:	4b0c      	ldr	r3, [pc, #48]	@ (8001580 <MX_I2C2_Init+0x50>)
 800154e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001552:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001554:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001556:	2200      	movs	r2, #0
 8001558:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155a:	4b09      	ldr	r3, [pc, #36]	@ (8001580 <MX_I2C2_Init+0x50>)
 800155c:	2200      	movs	r2, #0
 800155e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001560:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001566:	4b06      	ldr	r3, [pc, #24]	@ (8001580 <MX_I2C2_Init+0x50>)
 8001568:	2200      	movs	r2, #0
 800156a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800156c:	4804      	ldr	r0, [pc, #16]	@ (8001580 <MX_I2C2_Init+0x50>)
 800156e:	f005 fbf7 	bl	8006d60 <HAL_I2C_Init>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001578:	f000 fea6 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	bd80      	pop	{r7, pc}
 8001580:	20000244 	.word	0x20000244
 8001584:	40005800 	.word	0x40005800
 8001588:	00061a80 	.word	0x00061a80

0800158c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b088      	sub	sp, #32
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a16      	ldr	r2, [pc, #88]	@ (8001600 <HAL_I2C_MspInit+0x74>)
 80015a8:	4293      	cmp	r3, r2
 80015aa:	d124      	bne.n	80015f6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ac:	4b15      	ldr	r3, [pc, #84]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a14      	ldr	r2, [pc, #80]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015b2:	f043 0308 	orr.w	r3, r3, #8
 80015b6:	6193      	str	r3, [r2, #24]
 80015b8:	4b12      	ldr	r3, [pc, #72]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	f003 0308 	and.w	r3, r3, #8
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ca:	2312      	movs	r3, #18
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015ce:	2303      	movs	r3, #3
 80015d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d2:	f107 0310 	add.w	r3, r7, #16
 80015d6:	4619      	mov	r1, r3
 80015d8:	480b      	ldr	r0, [pc, #44]	@ (8001608 <HAL_I2C_MspInit+0x7c>)
 80015da:	f005 f9e5 	bl	80069a8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015e4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015e8:	61d3      	str	r3, [r2, #28]
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_I2C_MspInit+0x78>)
 80015ec:	69db      	ldr	r3, [r3, #28]
 80015ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015f6:	bf00      	nop
 80015f8:	3720      	adds	r7, #32
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40005800 	.word	0x40005800
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00
 800160c:	00000000 	.word	0x00000000

08001610 <PID_Loc>:
//  PID->Ek1 = PID->Ek;  return PIDLoc;
//}
#define IntegralLimit 300.0  // ???

float PID_Loc(float SetValue, float ActualValue, PID_LocTypeDef *PID)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    float PIDLoc;                                  // PID ???
    static int16_t err_lowout, err_lowout_last;    // ??????
    static float prev_diff = 0.0;                  // ???

    PID->Ek = SetValue - ActualValue;              // ???
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff fbc6 	bl	8000db0 <__aeabi_fsub>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	60da      	str	r2, [r3, #12]

    // ???
    err_lowout = 0.3 * PID->Ek + 0.7 * err_lowout_last;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff f819 	bl	8000668 <__aeabi_f2d>
 8001636:	a35a      	add	r3, pc, #360	@ (adr r3, 80017a0 <PID_Loc+0x190>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7ff f86c 	bl	8000718 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4614      	mov	r4, r2
 8001646:	461d      	mov	r5, r3
 8001648:	4b5d      	ldr	r3, [pc, #372]	@ (80017c0 <PID_Loc+0x1b0>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fff8 	bl	8000644 <__aeabi_i2d>
 8001654:	a354      	add	r3, pc, #336	@ (adr r3, 80017a8 <PID_Loc+0x198>)
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f85d 	bl	8000718 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fea1 	bl	80003ac <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fb01 	bl	8000c78 <__aeabi_d2iz>
 8001676:	4603      	mov	r3, r0
 8001678:	b21a      	sxth	r2, r3
 800167a:	4b52      	ldr	r3, [pc, #328]	@ (80017c4 <PID_Loc+0x1b4>)
 800167c:	801a      	strh	r2, [r3, #0]
    err_lowout_last = err_lowout;
 800167e:	4b51      	ldr	r3, [pc, #324]	@ (80017c4 <PID_Loc+0x1b4>)
 8001680:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001684:	4b4e      	ldr	r3, [pc, #312]	@ (80017c0 <PID_Loc+0x1b0>)
 8001686:	801a      	strh	r2, [r3, #0]

    // 
    PID->LocSum += err_lowout;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	699c      	ldr	r4, [r3, #24]
 800168c:	4b4d      	ldr	r3, [pc, #308]	@ (80017c4 <PID_Loc+0x1b4>)
 800168e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fc42 	bl	8000f1c <__aeabi_i2f>
 8001698:	4603      	mov	r3, r0
 800169a:	4619      	mov	r1, r3
 800169c:	4620      	mov	r0, r4
 800169e:	f7ff fb89 	bl	8000db4 <__addsf3>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	619a      	str	r2, [r3, #24]

    // ???
    if (PID->LocSum > IntegralLimit) {
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	4946      	ldr	r1, [pc, #280]	@ (80017c8 <PID_Loc+0x1b8>)
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fcf3 	bl	800109c <__aeabi_fcmpgt>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <PID_Loc+0xb4>
        PID->LocSum = IntegralLimit;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a42      	ldr	r2, [pc, #264]	@ (80017c8 <PID_Loc+0x1b8>)
 80016c0:	619a      	str	r2, [r3, #24]
 80016c2:	e00b      	b.n	80016dc <PID_Loc+0xcc>
    } else if (PID->LocSum < -IntegralLimit) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4940      	ldr	r1, [pc, #256]	@ (80017cc <PID_Loc+0x1bc>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fcc8 	bl	8001060 <__aeabi_fcmplt>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <PID_Loc+0xcc>
        PID->LocSum = -IntegralLimit;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a3c      	ldr	r2, [pc, #240]	@ (80017cc <PID_Loc+0x1bc>)
 80016da:	619a      	str	r2, [r3, #24]
    }


    float diff = PID->Ek - PID->Ek1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f7ff fb62 	bl	8000db0 <__aeabi_fsub>
 80016ec:	4603      	mov	r3, r0
 80016ee:	617b      	str	r3, [r7, #20]
    prev_diff = 0.6 * diff + 0.4 * prev_diff;
 80016f0:	6978      	ldr	r0, [r7, #20]
 80016f2:	f7fe ffb9 	bl	8000668 <__aeabi_f2d>
 80016f6:	a32e      	add	r3, pc, #184	@ (adr r3, 80017b0 <PID_Loc+0x1a0>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7ff f80c 	bl	8000718 <__aeabi_dmul>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	461d      	mov	r5, r3
 8001708:	4b31      	ldr	r3, [pc, #196]	@ (80017d0 <PID_Loc+0x1c0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ffab 	bl	8000668 <__aeabi_f2d>
 8001712:	a329      	add	r3, pc, #164	@ (adr r3, 80017b8 <PID_Loc+0x1a8>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7fe fffe 	bl	8000718 <__aeabi_dmul>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4620      	mov	r0, r4
 8001722:	4629      	mov	r1, r5
 8001724:	f7fe fe42 	bl	80003ac <__adddf3>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff faea 	bl	8000d08 <__aeabi_d2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4a26      	ldr	r2, [pc, #152]	@ (80017d0 <PID_Loc+0x1c0>)
 8001738:	6013      	str	r3, [r2, #0]

    PIDLoc = PID->Kp * PID->Ek + (PID->Ki * PID->LocSum) + PID->Kd * prev_diff;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	4619      	mov	r1, r3
 8001744:	4610      	mov	r0, r2
 8001746:	f7fe fd77 	bl	8000238 <__aeabi_fmul>
 800174a:	4603      	mov	r3, r0
 800174c:	461c      	mov	r4, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f7fe fd6d 	bl	8000238 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	4619      	mov	r1, r3
 8001762:	4620      	mov	r0, r4
 8001764:	f7ff fb26 	bl	8000db4 <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	461c      	mov	r4, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a17      	ldr	r2, [pc, #92]	@ (80017d0 <PID_Loc+0x1c0>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	4611      	mov	r1, r2
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fd5e 	bl	8000238 <__aeabi_fmul>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	4620      	mov	r0, r4
 8001782:	f7ff fb17 	bl	8000db4 <__addsf3>
 8001786:	4603      	mov	r3, r0
 8001788:	613b      	str	r3, [r7, #16]


    PID->Ek1 = PID->Ek;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68da      	ldr	r2, [r3, #12]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	611a      	str	r2, [r3, #16]

    return PIDLoc;
 8001792:	693b      	ldr	r3, [r7, #16]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bdb0      	pop	{r4, r5, r7, pc}
 800179c:	f3af 8000 	nop.w
 80017a0:	33333333 	.word	0x33333333
 80017a4:	3fd33333 	.word	0x3fd33333
 80017a8:	66666666 	.word	0x66666666
 80017ac:	3fe66666 	.word	0x3fe66666
 80017b0:	33333333 	.word	0x33333333
 80017b4:	3fe33333 	.word	0x3fe33333
 80017b8:	9999999a 	.word	0x9999999a
 80017bc:	3fd99999 	.word	0x3fd99999
 80017c0:	200002a0 	.word	0x200002a0
 80017c4:	200002a2 	.word	0x200002a2
 80017c8:	43960000 	.word	0x43960000
 80017cc:	c3960000 	.word	0xc3960000
 80017d0:	200002a4 	.word	0x200002a4

080017d4 <Motor_Forward>:

void Motor_Forward(){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2102      	movs	r1, #2
 80017dc:	4809      	ldr	r0, [pc, #36]	@ (8001804 <Motor_Forward+0x30>)
 80017de:	f005 fa8e 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2104      	movs	r1, #4
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <Motor_Forward+0x30>)
 80017e8:	f005 fa89 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2120      	movs	r1, #32
 80017f0:	4805      	ldr	r0, [pc, #20]	@ (8001808 <Motor_Forward+0x34>)
 80017f2:	f005 fa84 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 80017f6:	2200      	movs	r2, #0
 80017f8:	2140      	movs	r1, #64	@ 0x40
 80017fa:	4803      	ldr	r0, [pc, #12]	@ (8001808 <Motor_Forward+0x34>)
 80017fc:	f005 fa7f 	bl	8006cfe <HAL_GPIO_WritePin>
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	40011c00 	.word	0x40011c00
 8001808:	40011800 	.word	0x40011800

0800180c <Motor_Reverse>:
void Motor_Reverse(){
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001810:	2200      	movs	r2, #0
 8001812:	2102      	movs	r1, #2
 8001814:	4809      	ldr	r0, [pc, #36]	@ (800183c <Motor_Reverse+0x30>)
 8001816:	f005 fa72 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 800181a:	2201      	movs	r2, #1
 800181c:	2104      	movs	r1, #4
 800181e:	4807      	ldr	r0, [pc, #28]	@ (800183c <Motor_Reverse+0x30>)
 8001820:	f005 fa6d 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001824:	2200      	movs	r2, #0
 8001826:	2120      	movs	r1, #32
 8001828:	4805      	ldr	r0, [pc, #20]	@ (8001840 <Motor_Reverse+0x34>)
 800182a:	f005 fa68 	bl	8006cfe <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 800182e:	2201      	movs	r2, #1
 8001830:	2140      	movs	r1, #64	@ 0x40
 8001832:	4803      	ldr	r0, [pc, #12]	@ (8001840 <Motor_Reverse+0x34>)
 8001834:	f005 fa63 	bl	8006cfe <HAL_GPIO_WritePin>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40011c00 	.word	0x40011c00
 8001840:	40011800 	.word	0x40011800
 8001844:	00000000 	.word	0x00000000

08001848 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001848:	b5b0      	push	{r4, r5, r7, lr}
 800184a:	b0a2      	sub	sp, #136	@ 0x88
 800184c:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  uint8_t x = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  uint8_t lcd_id[12];
  uint8_t key;
  uint8_t t = 0;
 8001854:	2300      	movs	r3, #0
 8001856:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  char *str = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  int16_t left_speed_now;
  static int16_t speed_left_SetPoint = 0;
  PID_LocTypeDef left_speed_PID = {115,0.5,0.0,0.0,0.0,0.0};
 800185e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
 800186e:	615a      	str	r2, [r3, #20]
 8001870:	619a      	str	r2, [r3, #24]
 8001872:	4b35      	ldr	r3, [pc, #212]	@ (8001948 <main+0x100>)
 8001874:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001876:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 800187a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187c:	f004 ff24 	bl	80066c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001880:	f000 fb1a 	bl	8001eb8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(72);						   /* ??? */
 8001884:	2048      	movs	r0, #72	@ 0x48
 8001886:	f007 ff3b 	bl	8009700 <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188a:	f7ff fd69 	bl	8001360 <MX_GPIO_Init>
  MX_FSMC_Init();
 800188e:	f7ff fc8b 	bl	80011a8 <MX_FSMC_Init>
  MX_TIM4_Init();
 8001892:	f000 ffb7 	bl	8002804 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001896:	f000 fe59 	bl	800254c <MX_TIM1_Init>
  MX_TIM2_Init();
 800189a:	f000 ff0b 	bl	80026b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 800189e:	f000 ff5d 	bl	800275c <MX_TIM3_Init>
  MX_TIM6_Init();
 80018a2:	f001 f82b 	bl	80028fc <MX_TIM6_Init>
  MX_I2C2_Init();
 80018a6:	f7ff fe43 	bl	8001530 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80018aa:	f001 f9b3 	bl	8002c14 <MX_USART1_UART_Init>
//  BSP_MPU6050_Init();
//  BSP_MPU6050_UpdateSensors();
  IMU_SensorData_Raw_Structer IMU_SensorData_Raw;


  lcd_init();/* LCD */
 80018ae:	f004 fa67 	bl	8005d80 <lcd_init>
//  lcd_show_string(30, 70, 200, 16, 16, "REMOTE TEST", RED);
//  lcd_show_string(30, 90, 200, 16, 16, "ATOM@ALIENTEK", RED);
//  lcd_show_string(30, 110, 200, 16, 16, "KEYVAL:", RED);
//  lcd_show_string(30, 130, 200, 16, 16, "KEYCNT:", RED);/* LCD ID */

  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);//???
 80018b2:	2100      	movs	r1, #0
 80018b4:	4825      	ldr	r0, [pc, #148]	@ (800194c <main+0x104>)
 80018b6:	f006 f8fb 	bl	8007ab0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);//???
 80018ba:	2104      	movs	r1, #4
 80018bc:	4823      	ldr	r0, [pc, #140]	@ (800194c <main+0x104>)
 80018be:	f006 f8f7 	bl	8007ab0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//???
 80018c2:	2100      	movs	r1, #0
 80018c4:	4822      	ldr	r0, [pc, #136]	@ (8001950 <main+0x108>)
 80018c6:	f006 f8f3 	bl	8007ab0 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);//???
 80018ca:	2104      	movs	r1, #4
 80018cc:	4820      	ldr	r0, [pc, #128]	@ (8001950 <main+0x108>)
 80018ce:	f006 f8ef 	bl	8007ab0 <HAL_TIM_PWM_Start>

    __HAL_TIM_CLEAR_FLAG(&htim6,TIM_FLAG_UPDATE);
 80018d2:	4b20      	ldr	r3, [pc, #128]	@ (8001954 <main+0x10c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f06f 0201 	mvn.w	r2, #1
 80018da:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(&htim6);
 80018dc:	481d      	ldr	r0, [pc, #116]	@ (8001954 <main+0x10c>)
 80018de:	f006 f82f 	bl	8007940 <HAL_TIM_Base_Start_IT>

  g_point_color = RED;
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <main+0x110>)
 80018e4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80018e8:	601a      	str	r2, [r3, #0]
//  sprintf((char *)lcd_id, "LCD ID:%04X", lcddev.id);  /* LCD IDlcd_id */
char a="asdsadas";
 80018ea:	4b1c      	ldr	r3, [pc, #112]	@ (800195c <main+0x114>)
 80018ec:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
//        sprintf(str1, "%d", aq);
//      printf("%s\r\n",str1);
//      printf(132);

//      HAL_UART_Transmit(&huart1, "qwe\r\n", 30, HAL_MAX_DELAY);
      Get_Motor_Speed(&leftSpeed,&rightSpeed);
 80018f0:	491b      	ldr	r1, [pc, #108]	@ (8001960 <main+0x118>)
 80018f2:	481c      	ldr	r0, [pc, #112]	@ (8001964 <main+0x11c>)
 80018f4:	f000 fbd2 	bl	800209c <Get_Motor_Speed>
//      printf("%d \n",leftSpeed);

//      left_speed_now = Get_Left_Motor_Speed(left_speed_now);
      left_speed_now =Get_Right_Motor_Speed(left_speed_now);
 80018f8:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
 80018fc:	4618      	mov	r0, r3
 80018fe:	f000 fb51 	bl	8001fa4 <Get_Right_Motor_Speed>
 8001902:	4603      	mov	r3, r0
 8001904:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
//                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
      float pid_output = PID_Loc(speed_left_SetPoint,left_speed_now, &left_speed_PID);
 8001908:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <main+0x120>)
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fb04 	bl	8000f1c <__aeabi_i2f>
 8001914:	4604      	mov	r4, r0
 8001916:	f9b7 3074 	ldrsh.w	r3, [r7, #116]	@ 0x74
 800191a:	4618      	mov	r0, r3
 800191c:	f7ff fafe 	bl	8000f1c <__aeabi_i2f>
 8001920:	4601      	mov	r1, r0
 8001922:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001926:	461a      	mov	r2, r3
 8001928:	4620      	mov	r0, r4
 800192a:	f7ff fe71 	bl	8001610 <PID_Loc>
 800192e:	6678      	str	r0, [r7, #100]	@ 0x64

      if (pid_output < 0) {
 8001930:	f04f 0100 	mov.w	r1, #0
 8001934:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001936:	f7ff fb93 	bl	8001060 <__aeabi_fcmplt>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d015      	beq.n	800196c <main+0x124>
//	   Motor_Forward();
          Motor_Reverse();
 8001940:	f7ff ff64 	bl	800180c <Motor_Reverse>
 8001944:	e014      	b.n	8001970 <main+0x128>
 8001946:	bf00      	nop
 8001948:	42e60000 	.word	0x42e60000
 800194c:	20000308 	.word	0x20000308
 8001950:	20000350 	.word	0x20000350
 8001954:	200003e0 	.word	0x200003e0
 8001958:	20000004 	.word	0x20000004
 800195c:	0800deb8 	.word	0x0800deb8
 8001960:	2000029c 	.word	0x2000029c
 8001964:	20000298 	.word	0x20000298
 8001968:	200002a8 	.word	0x200002a8
          // ???
      } else {
//           Motor_Reverse();// ???
	  Motor_Forward();
 800196c:	f7ff ff32 	bl	80017d4 <Motor_Forward>
      }
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(pid_output));
 8001970:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001972:	f7ff fb9d 	bl	80010b0 <__aeabi_f2iz>
 8001976:	4603      	mov	r3, r0
 8001978:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800197c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001980:	4bce      	ldr	r3, [pc, #824]	@ (8001cbc <main+0x474>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	641a      	str	r2, [r3, #64]	@ 0x40
                lcd_show_num(100, 210,abs(pid_output), 10, 16, RED);
 8001986:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001988:	f7ff fb92 	bl	80010b0 <__aeabi_f2iz>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	bfb8      	it	lt
 8001992:	425b      	neglt	r3, r3
 8001994:	461a      	mov	r2, r3
 8001996:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800199a:	9301      	str	r3, [sp, #4]
 800199c:	2310      	movs	r3, #16
 800199e:	9300      	str	r3, [sp, #0]
 80019a0:	230a      	movs	r3, #10
 80019a2:	21d2      	movs	r1, #210	@ 0xd2
 80019a4:	2064      	movs	r0, #100	@ 0x64
 80019a6:	f004 fcc5 	bl	8006334 <lcd_show_num>
                lcd_show_string(10, 210, 240, 16, 16, "pidout", RED);
 80019aa:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019ae:	9302      	str	r3, [sp, #8]
 80019b0:	4bc3      	ldr	r3, [pc, #780]	@ (8001cc0 <main+0x478>)
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	2310      	movs	r3, #16
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	2310      	movs	r3, #16
 80019ba:	22f0      	movs	r2, #240	@ 0xf0
 80019bc:	21d2      	movs	r1, #210	@ 0xd2
 80019be:	200a      	movs	r0, #10
 80019c0:	f004 fd30 	bl	8006424 <lcd_show_string>
                lcd_show_string(10, 230, 240, 16, 16, "Kp", RED);
 80019c4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019c8:	9302      	str	r3, [sp, #8]
 80019ca:	4bbe      	ldr	r3, [pc, #760]	@ (8001cc4 <main+0x47c>)
 80019cc:	9301      	str	r3, [sp, #4]
 80019ce:	2310      	movs	r3, #16
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	2310      	movs	r3, #16
 80019d4:	22f0      	movs	r2, #240	@ 0xf0
 80019d6:	21e6      	movs	r1, #230	@ 0xe6
 80019d8:	200a      	movs	r0, #10
 80019da:	f004 fd23 	bl	8006424 <lcd_show_string>
                lcd_show_num(100, 230,left_speed_PID.Kp, 10, 16, RED);
 80019de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff fb8b 	bl	80010fc <__aeabi_f2uiz>
 80019e6:	4602      	mov	r2, r0
 80019e8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	2310      	movs	r3, #16
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	230a      	movs	r3, #10
 80019f4:	21e6      	movs	r1, #230	@ 0xe6
 80019f6:	2064      	movs	r0, #100	@ 0x64
 80019f8:	f004 fc9c 	bl	8006334 <lcd_show_num>
                lcd_show_string(10, 250, 240, 16, 16, "Ki", RED);
 80019fc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a00:	9302      	str	r3, [sp, #8]
 8001a02:	4bb1      	ldr	r3, [pc, #708]	@ (8001cc8 <main+0x480>)
 8001a04:	9301      	str	r3, [sp, #4]
 8001a06:	2310      	movs	r3, #16
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2310      	movs	r3, #16
 8001a0c:	22f0      	movs	r2, #240	@ 0xf0
 8001a0e:	21fa      	movs	r1, #250	@ 0xfa
 8001a10:	200a      	movs	r0, #10
 8001a12:	f004 fd07 	bl	8006424 <lcd_show_string>
                lcd_show_num(100, 250,left_speed_PID.Ki, 10, 16, RED);
 8001a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fb6f 	bl	80010fc <__aeabi_f2uiz>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001a24:	9301      	str	r3, [sp, #4]
 8001a26:	2310      	movs	r3, #16
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	230a      	movs	r3, #10
 8001a2c:	21fa      	movs	r1, #250	@ 0xfa
 8001a2e:	2064      	movs	r0, #100	@ 0x64
 8001a30:	f004 fc80 	bl	8006334 <lcd_show_num>

//                printf("%d,%d",&left_speed_now, &pid_output);
//                printf("%lf,%lf,%lf\r\n",left_speed_PID.Kp,left_speed_PID.Ki,left_speed_PID.Kd);
                sprintf(str1, "%d", left_speed_now);
 8001a34:	f9b7 2074 	ldrsh.w	r2, [r7, #116]	@ 0x74
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	49a3      	ldr	r1, [pc, #652]	@ (8001ccc <main+0x484>)
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f008 fdfe 	bl	800a640 <siprintf>
                sprintf(str2, "%d", speed_left_SetPoint);
 8001a44:	4ba2      	ldr	r3, [pc, #648]	@ (8001cd0 <main+0x488>)
 8001a46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	463b      	mov	r3, r7
 8001a4e:	499f      	ldr	r1, [pc, #636]	@ (8001ccc <main+0x484>)
 8001a50:	4618      	mov	r0, r3
 8001a52:	f008 fdf5 	bl	800a640 <siprintf>
                 printf("%s,%s,%lf,%lf \r\n",str1,str2,left_speed_PID.Kp,left_speed_PID.Ki);
 8001a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7fe fe05 	bl	8000668 <__aeabi_f2d>
 8001a5e:	4604      	mov	r4, r0
 8001a60:	460d      	mov	r5, r1
 8001a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fdff 	bl	8000668 <__aeabi_f2d>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	4638      	mov	r0, r7
 8001a70:	f107 0114 	add.w	r1, r7, #20
 8001a74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001a78:	e9cd 4500 	strd	r4, r5, [sp]
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	4895      	ldr	r0, [pc, #596]	@ (8001cd4 <main+0x48c>)
 8001a80:	f008 fdcc 	bl	800a61c <iprintf>
//     lcd_show_num(15, 190, IMU_SensorData_Raw.ACC_Z, 10, 16,  BLUE);
//     lcd_show_num(20, 170, IMU_SensorData_Raw.GYR_X, 10, 16,  BLUE);
//     lcd_show_num(25, 150, IMU_SensorData_Raw.GYR_Y, 10, 16,  BLUE);
//     lcd_show_num(30, 130, IMU_SensorData_Raw.GYR_Z, 10, 16,  BLUE);
//lcd_show_num(10, 250, key, 3, 16, BLUE);
      key = remote_scan();
 8001a84:	f004 fdd6 	bl	8006634 <remote_scan>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
           if (key)
 8001a8e:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f000 81d6 	beq.w	8001e44 <main+0x5fc>
           {
           lcd_show_num(10, 270, key, 3, 16, BLUE);
 8001a98:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8001a9c:	231f      	movs	r3, #31
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2310      	movs	r3, #16
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001aaa:	200a      	movs	r0, #10
 8001aac:	f004 fc42 	bl	8006334 <lcd_show_num>
           lcd_show_num(10, 290, g_remote_cnt, 3, 16, BLUE);
 8001ab0:	4b89      	ldr	r3, [pc, #548]	@ (8001cd8 <main+0x490>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	231f      	movs	r3, #31
 8001ab8:	9301      	str	r3, [sp, #4]
 8001aba:	2310      	movs	r3, #16
 8001abc:	9300      	str	r3, [sp, #0]
 8001abe:	2303      	movs	r3, #3
 8001ac0:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001ac4:	200a      	movs	r0, #10
 8001ac6:	f004 fc35 	bl	8006334 <lcd_show_num>
           switch (key)
 8001aca:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8001ace:	2b5e      	cmp	r3, #94	@ 0x5e
 8001ad0:	f200 81bb 	bhi.w	8001e4a <main+0x602>
 8001ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8001adc <main+0x294>)
 8001ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ada:	bf00      	nop
 8001adc:	08001c59 	.word	0x08001c59
 8001ae0:	08001e4b 	.word	0x08001e4b
 8001ae4:	08001e4b 	.word	0x08001e4b
 8001ae8:	08001e4b 	.word	0x08001e4b
 8001aec:	08001e4b 	.word	0x08001e4b
 8001af0:	08001e4b 	.word	0x08001e4b
 8001af4:	08001e4b 	.word	0x08001e4b
 8001af8:	08001cab 	.word	0x08001cab
 8001afc:	08001dc9 	.word	0x08001dc9
 8001b00:	08001cb7 	.word	0x08001cb7
 8001b04:	08001e4b 	.word	0x08001e4b
 8001b08:	08001e4b 	.word	0x08001e4b
 8001b0c:	08001d6f 	.word	0x08001d6f
 8001b10:	08001d69 	.word	0x08001d69
 8001b14:	08001e4b 	.word	0x08001e4b
 8001b18:	08001e4b 	.word	0x08001e4b
 8001b1c:	08001e4b 	.word	0x08001e4b
 8001b20:	08001e4b 	.word	0x08001e4b
 8001b24:	08001e4b 	.word	0x08001e4b
 8001b28:	08001e4b 	.word	0x08001e4b
 8001b2c:	08001e4b 	.word	0x08001e4b
 8001b30:	08001cb1 	.word	0x08001cb1
 8001b34:	08001d0d 	.word	0x08001d0d
 8001b38:	08001e4b 	.word	0x08001e4b
 8001b3c:	08001d9d 	.word	0x08001d9d
 8001b40:	08001d3b 	.word	0x08001d3b
 8001b44:	08001e4b 	.word	0x08001e4b
 8001b48:	08001e4b 	.word	0x08001e4b
 8001b4c:	08001dd5 	.word	0x08001dd5
 8001b50:	08001e4b 	.word	0x08001e4b
 8001b54:	08001e4b 	.word	0x08001e4b
 8001b58:	08001e4b 	.word	0x08001e4b
 8001b5c:	08001e4b 	.word	0x08001e4b
 8001b60:	08001e4b 	.word	0x08001e4b
 8001b64:	08001e4b 	.word	0x08001e4b
 8001b68:	08001e4b 	.word	0x08001e4b
 8001b6c:	08001e4b 	.word	0x08001e4b
 8001b70:	08001e4b 	.word	0x08001e4b
 8001b74:	08001e4b 	.word	0x08001e4b
 8001b78:	08001e4b 	.word	0x08001e4b
 8001b7c:	08001e4b 	.word	0x08001e4b
 8001b80:	08001e4b 	.word	0x08001e4b
 8001b84:	08001e4b 	.word	0x08001e4b
 8001b88:	08001e4b 	.word	0x08001e4b
 8001b8c:	08001e4b 	.word	0x08001e4b
 8001b90:	08001e4b 	.word	0x08001e4b
 8001b94:	08001e4b 	.word	0x08001e4b
 8001b98:	08001e4b 	.word	0x08001e4b
 8001b9c:	08001e4b 	.word	0x08001e4b
 8001ba0:	08001e4b 	.word	0x08001e4b
 8001ba4:	08001e4b 	.word	0x08001e4b
 8001ba8:	08001e4b 	.word	0x08001e4b
 8001bac:	08001e4b 	.word	0x08001e4b
 8001bb0:	08001e4b 	.word	0x08001e4b
 8001bb4:	08001e4b 	.word	0x08001e4b
 8001bb8:	08001e4b 	.word	0x08001e4b
 8001bbc:	08001e4b 	.word	0x08001e4b
 8001bc0:	08001e4b 	.word	0x08001e4b
 8001bc4:	08001e4b 	.word	0x08001e4b
 8001bc8:	08001e4b 	.word	0x08001e4b
 8001bcc:	08001e4b 	.word	0x08001e4b
 8001bd0:	08001e4b 	.word	0x08001e4b
 8001bd4:	08001e4b 	.word	0x08001e4b
 8001bd8:	08001e4b 	.word	0x08001e4b
 8001bdc:	08001c93 	.word	0x08001c93
 8001be0:	08001e4b 	.word	0x08001e4b
 8001be4:	08001e25 	.word	0x08001e25
 8001be8:	08001c9f 	.word	0x08001c9f
 8001bec:	08001ca5 	.word	0x08001ca5
 8001bf0:	08001c5f 	.word	0x08001c5f
 8001bf4:	08001c8d 	.word	0x08001c8d
 8001bf8:	08001c99 	.word	0x08001c99
 8001bfc:	08001e4b 	.word	0x08001e4b
 8001c00:	08001e4b 	.word	0x08001e4b
 8001c04:	08001e31 	.word	0x08001e31
 8001c08:	08001e4b 	.word	0x08001e4b
 8001c0c:	08001e4b 	.word	0x08001e4b
 8001c10:	08001e4b 	.word	0x08001e4b
 8001c14:	08001e4b 	.word	0x08001e4b
 8001c18:	08001e4b 	.word	0x08001e4b
 8001c1c:	08001e4b 	.word	0x08001e4b
 8001c20:	08001e4b 	.word	0x08001e4b
 8001c24:	08001e4b 	.word	0x08001e4b
 8001c28:	08001e4b 	.word	0x08001e4b
 8001c2c:	08001e4b 	.word	0x08001e4b
 8001c30:	08001e4b 	.word	0x08001e4b
 8001c34:	08001e4b 	.word	0x08001e4b
 8001c38:	08001e4b 	.word	0x08001e4b
 8001c3c:	08001e4b 	.word	0x08001e4b
 8001c40:	08001e4b 	.word	0x08001e4b
 8001c44:	08001dfd 	.word	0x08001dfd
 8001c48:	08001e4b 	.word	0x08001e4b
 8001c4c:	08001e4b 	.word	0x08001e4b
 8001c50:	08001e4b 	.word	0x08001e4b
 8001c54:	08001db3 	.word	0x08001db3
           {
           case 0:
           str = "ERROR";
 8001c58:	4b20      	ldr	r3, [pc, #128]	@ (8001cdc <main+0x494>)
 8001c5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001c5c:	e0f5      	b.n	8001e4a <main+0x602>
           case 69:
           str = "POWER";
 8001c5e:	4b20      	ldr	r3, [pc, #128]	@ (8001ce0 <main+0x498>)
 8001c60:	66fb      	str	r3, [r7, #108]	@ 0x6c
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001c62:	2200      	movs	r2, #0
 8001c64:	2102      	movs	r1, #2
 8001c66:	481f      	ldr	r0, [pc, #124]	@ (8001ce4 <main+0x49c>)
 8001c68:	f005 f849 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	2104      	movs	r1, #4
 8001c70:	481c      	ldr	r0, [pc, #112]	@ (8001ce4 <main+0x49c>)
 8001c72:	f005 f844 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001c76:	2200      	movs	r2, #0
 8001c78:	2120      	movs	r1, #32
 8001c7a:	481b      	ldr	r0, [pc, #108]	@ (8001ce8 <main+0x4a0>)
 8001c7c:	f005 f83f 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001c80:	2200      	movs	r2, #0
 8001c82:	2140      	movs	r1, #64	@ 0x40
 8001c84:	4818      	ldr	r0, [pc, #96]	@ (8001ce8 <main+0x4a0>)
 8001c86:	f005 f83a 	bl	8006cfe <HAL_GPIO_WritePin>
           break;
 8001c8a:	e0de      	b.n	8001e4a <main+0x602>
           case 70:
           str = "UP";
 8001c8c:	4b17      	ldr	r3, [pc, #92]	@ (8001cec <main+0x4a4>)
 8001c8e:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001c90:	e0db      	b.n	8001e4a <main+0x602>
           case 64:
           str = "PLAY";
 8001c92:	4b17      	ldr	r3, [pc, #92]	@ (8001cf0 <main+0x4a8>)
 8001c94:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001c96:	e0d8      	b.n	8001e4a <main+0x602>
           case 71:
           str = "ALIENTEK";
 8001c98:	4b16      	ldr	r3, [pc, #88]	@ (8001cf4 <main+0x4ac>)
 8001c9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001c9c:	e0d5      	b.n	8001e4a <main+0x602>
           case 67:
           str = "RIGHT";
 8001c9e:	4b16      	ldr	r3, [pc, #88]	@ (8001cf8 <main+0x4b0>)
 8001ca0:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001ca2:	e0d2      	b.n	8001e4a <main+0x602>
           case 68:
           str = "LEFT";
 8001ca4:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <main+0x4b4>)
 8001ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001ca8:	e0cf      	b.n	8001e4a <main+0x602>
           case 7:
           str = "VOL-";
 8001caa:	4b15      	ldr	r3, [pc, #84]	@ (8001d00 <main+0x4b8>)
 8001cac:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001cae:	e0cc      	b.n	8001e4a <main+0x602>
           case 21:
           str = "DOWN";
 8001cb0:	4b14      	ldr	r3, [pc, #80]	@ (8001d04 <main+0x4bc>)
 8001cb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001cb4:	e0c9      	b.n	8001e4a <main+0x602>
           case 9:
           str = "VOL+";
 8001cb6:	4b14      	ldr	r3, [pc, #80]	@ (8001d08 <main+0x4c0>)
 8001cb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001cba:	e0c6      	b.n	8001e4a <main+0x602>
 8001cbc:	200002c0 	.word	0x200002c0
 8001cc0:	0800dec4 	.word	0x0800dec4
 8001cc4:	0800decc 	.word	0x0800decc
 8001cc8:	0800ded0 	.word	0x0800ded0
 8001ccc:	0800ded4 	.word	0x0800ded4
 8001cd0:	200002a8 	.word	0x200002a8
 8001cd4:	0800ded8 	.word	0x0800ded8
 8001cd8:	20000488 	.word	0x20000488
 8001cdc:	0800deec 	.word	0x0800deec
 8001ce0:	0800def4 	.word	0x0800def4
 8001ce4:	40011c00 	.word	0x40011c00
 8001ce8:	40011800 	.word	0x40011800
 8001cec:	0800defc 	.word	0x0800defc
 8001cf0:	0800df00 	.word	0x0800df00
 8001cf4:	0800df08 	.word	0x0800df08
 8001cf8:	0800df14 	.word	0x0800df14
 8001cfc:	0800df1c 	.word	0x0800df1c
 8001d00:	0800df24 	.word	0x0800df24
 8001d04:	0800df2c 	.word	0x0800df2c
 8001d08:	0800df34 	.word	0x0800df34
           case 22:
           str = "1";
 8001d0c:	4b5a      	ldr	r3, [pc, #360]	@ (8001e78 <main+0x630>)
 8001d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2102      	movs	r1, #2
 8001d14:	4859      	ldr	r0, [pc, #356]	@ (8001e7c <main+0x634>)
 8001d16:	f004 fff2 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	4857      	ldr	r0, [pc, #348]	@ (8001e7c <main+0x634>)
 8001d20:	f004 ffed 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001d24:	2200      	movs	r2, #0
 8001d26:	2120      	movs	r1, #32
 8001d28:	4855      	ldr	r0, [pc, #340]	@ (8001e80 <main+0x638>)
 8001d2a:	f004 ffe8 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2140      	movs	r1, #64	@ 0x40
 8001d32:	4853      	ldr	r0, [pc, #332]	@ (8001e80 <main+0x638>)
 8001d34:	f004 ffe3 	bl	8006cfe <HAL_GPIO_WritePin>
           break;
 8001d38:	e087      	b.n	8001e4a <main+0x602>
           case 25:
           str = "2";
 8001d3a:	4b52      	ldr	r3, [pc, #328]	@ (8001e84 <main+0x63c>)
 8001d3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2102      	movs	r1, #2
 8001d42:	484e      	ldr	r0, [pc, #312]	@ (8001e7c <main+0x634>)
 8001d44:	f004 ffdb 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 8001d48:	2201      	movs	r2, #1
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	484b      	ldr	r0, [pc, #300]	@ (8001e7c <main+0x634>)
 8001d4e:	f004 ffd6 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2120      	movs	r1, #32
 8001d56:	484a      	ldr	r0, [pc, #296]	@ (8001e80 <main+0x638>)
 8001d58:	f004 ffd1 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	2140      	movs	r1, #64	@ 0x40
 8001d60:	4847      	ldr	r0, [pc, #284]	@ (8001e80 <main+0x638>)
 8001d62:	f004 ffcc 	bl	8006cfe <HAL_GPIO_WritePin>
           break;
 8001d66:	e070      	b.n	8001e4a <main+0x602>
           case 13:
           str = "3";
 8001d68:	4b47      	ldr	r3, [pc, #284]	@ (8001e88 <main+0x640>)
 8001d6a:	66fb      	str	r3, [r7, #108]	@ 0x6c
           break;
 8001d6c:	e06d      	b.n	8001e4a <main+0x602>
           case 12:
           str = "4";
 8001d6e:	4b47      	ldr	r3, [pc, #284]	@ (8001e8c <main+0x644>)
 8001d70:	66fb      	str	r3, [r7, #108]	@ 0x6c
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
 8001d72:	2201      	movs	r2, #1
 8001d74:	2102      	movs	r1, #2
 8001d76:	4841      	ldr	r0, [pc, #260]	@ (8001e7c <main+0x634>)
 8001d78:	f004 ffc1 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	2104      	movs	r1, #4
 8001d80:	483e      	ldr	r0, [pc, #248]	@ (8001e7c <main+0x634>)
 8001d82:	f004 ffbc 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
 8001d86:	2201      	movs	r2, #1
 8001d88:	2120      	movs	r1, #32
 8001d8a:	483d      	ldr	r0, [pc, #244]	@ (8001e80 <main+0x638>)
 8001d8c:	f004 ffb7 	bl	8006cfe <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2140      	movs	r1, #64	@ 0x40
 8001d94:	483a      	ldr	r0, [pc, #232]	@ (8001e80 <main+0x638>)
 8001d96:	f004 ffb2 	bl	8006cfe <HAL_GPIO_WritePin>
           break;
 8001d9a:	e056      	b.n	8001e4a <main+0x602>
           case 24:
           str = "5";
 8001d9c:	4b3c      	ldr	r3, [pc, #240]	@ (8001e90 <main+0x648>)
 8001d9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
           left_speed_PID.Kp+=0.5;
 8001da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001da2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff f804 	bl	8000db4 <__addsf3>
 8001dac:	4603      	mov	r3, r0
 8001dae:	63bb      	str	r3, [r7, #56]	@ 0x38
           break;
 8001db0:	e04b      	b.n	8001e4a <main+0x602>
           case 94:
           str = "6";
 8001db2:	4b38      	ldr	r3, [pc, #224]	@ (8001e94 <main+0x64c>)
 8001db4:	66fb      	str	r3, [r7, #108]	@ 0x6c
           left_speed_PID.Kp-=0.5;
 8001db6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001db8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fff7 	bl	8000db0 <__aeabi_fsub>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
//           int left_speed_now;
//           left_speed_now = Get_Left_Motor_Speed(left_speed_now);
//                     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
//                     lcd_show_num(100, 210, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID), 10, 16, RED);
           break;
 8001dc6:	e040      	b.n	8001e4a <main+0x602>
           case 8:
           str = "7";
 8001dc8:	4b33      	ldr	r3, [pc, #204]	@ (8001e98 <main+0x650>)
 8001dca:	66fb      	str	r3, [r7, #108]	@ 0x6c
           speed_left_SetPoint=0;
 8001dcc:	4b33      	ldr	r3, [pc, #204]	@ (8001e9c <main+0x654>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	801a      	strh	r2, [r3, #0]
           break;
 8001dd2:	e03a      	b.n	8001e4a <main+0x602>
           case 28:
           str = "8";
 8001dd4:	4b32      	ldr	r3, [pc, #200]	@ (8001ea0 <main+0x658>)
 8001dd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
           left_speed_PID.Ki+=0.1;
 8001dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fc44 	bl	8000668 <__aeabi_f2d>
 8001de0:	a323      	add	r3, pc, #140	@ (adr r3, 8001e70 <main+0x628>)
 8001de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de6:	f7fe fae1 	bl	80003ac <__adddf3>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe ff89 	bl	8000d08 <__aeabi_d2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
           break;
 8001dfa:	e026      	b.n	8001e4a <main+0x602>
           case 90:
           str = "9";
 8001dfc:	4b29      	ldr	r3, [pc, #164]	@ (8001ea4 <main+0x65c>)
 8001dfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
           left_speed_PID.Ki-=0.1;
 8001e00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7fe fc30 	bl	8000668 <__aeabi_f2d>
 8001e08:	a319      	add	r3, pc, #100	@ (adr r3, 8001e70 <main+0x628>)
 8001e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0e:	f7fe facb 	bl	80003a8 <__aeabi_dsub>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7fe ff75 	bl	8000d08 <__aeabi_d2f>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	63fb      	str	r3, [r7, #60]	@ 0x3c
           break;
 8001e22:	e012      	b.n	8001e4a <main+0x602>
           case 66:
           str = "0";
 8001e24:	4b20      	ldr	r3, [pc, #128]	@ (8001ea8 <main+0x660>)
 8001e26:	66fb      	str	r3, [r7, #108]	@ 0x6c
           speed_left_SetPoint=50;
 8001e28:	4b1c      	ldr	r3, [pc, #112]	@ (8001e9c <main+0x654>)
 8001e2a:	2232      	movs	r2, #50	@ 0x32
 8001e2c:	801a      	strh	r2, [r3, #0]
           break;
 8001e2e:	e00c      	b.n	8001e4a <main+0x602>
           case 74:
           str = "DELETE";
 8001e30:	4b1e      	ldr	r3, [pc, #120]	@ (8001eac <main+0x664>)
 8001e32:	66fb      	str	r3, [r7, #108]	@ 0x6c
           left_speed_PID.Ki+=5;
 8001e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e36:	491e      	ldr	r1, [pc, #120]	@ (8001eb0 <main+0x668>)
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe ffbb 	bl	8000db4 <__addsf3>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
           break;
 8001e42:	e002      	b.n	8001e4a <main+0x602>
//           lcd_fill(86, 150, 116 + 8 * 8, 170 + 16, WHITE);
//           lcd_show_string(86, 150, 200, 16, 16, str, BLUE);
           }
           else
           {
           delay_ms(10);
 8001e44:	200a      	movs	r0, #10
 8001e46:	f007 fca9 	bl	800979c <delay_ms>
           } t ++;
 8001e4a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001e4e:	3301      	adds	r3, #1
 8001e50:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
           if (t == 20)
 8001e54:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001e58:	2b14      	cmp	r3, #20
 8001e5a:	f47f ad49 	bne.w	80018f0 <main+0xa8>
             {
             t = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
             LED0_TOGGLE(); /* LED0  */
 8001e64:	2120      	movs	r1, #32
 8001e66:	4813      	ldr	r0, [pc, #76]	@ (8001eb4 <main+0x66c>)
 8001e68:	f004 ff61 	bl	8006d2e <HAL_GPIO_TogglePin>
  {
 8001e6c:	e540      	b.n	80018f0 <main+0xa8>
 8001e6e:	bf00      	nop
 8001e70:	9999999a 	.word	0x9999999a
 8001e74:	3fb99999 	.word	0x3fb99999
 8001e78:	0800df3c 	.word	0x0800df3c
 8001e7c:	40011c00 	.word	0x40011c00
 8001e80:	40011800 	.word	0x40011800
 8001e84:	0800df40 	.word	0x0800df40
 8001e88:	0800df44 	.word	0x0800df44
 8001e8c:	0800df48 	.word	0x0800df48
 8001e90:	0800df4c 	.word	0x0800df4c
 8001e94:	0800df50 	.word	0x0800df50
 8001e98:	0800df54 	.word	0x0800df54
 8001e9c:	200002a8 	.word	0x200002a8
 8001ea0:	0800df58 	.word	0x0800df58
 8001ea4:	0800df5c 	.word	0x0800df5c
 8001ea8:	0800df60 	.word	0x0800df60
 8001eac:	0800df64 	.word	0x0800df64
 8001eb0:	40a00000 	.word	0x40a00000
 8001eb4:	40010c00 	.word	0x40010c00

08001eb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b090      	sub	sp, #64	@ 0x40
 8001ebc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ebe:	f107 0318 	add.w	r3, r7, #24
 8001ec2:	2228      	movs	r2, #40	@ 0x28
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f008 fc1d 	bl	800a706 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]
 8001ed8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ede:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ee2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eec:	2302      	movs	r3, #2
 8001eee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001ef0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ef6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001efc:	f107 0318 	add.w	r3, r7, #24
 8001f00:	4618      	mov	r0, r3
 8001f02:	f005 f871 	bl	8006fe8 <HAL_RCC_OscConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001f0c:	f000 f9dc 	bl	80022c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f10:	230f      	movs	r3, #15
 8001f12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f14:	2302      	movs	r3, #2
 8001f16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2102      	movs	r1, #2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f005 fade 	bl	80074ec <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001f36:	f000 f9c7 	bl	80022c8 <Error_Handler>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	3740      	adds	r7, #64	@ 0x40
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
	...

08001f44 <getTIMx_DetaCnt>:

/* USER CODE BEGIN 4 */
int getTIMx_DetaCnt(TIM_HandleTypeDef *htim)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b088      	sub	sp, #32
 8001f48:	af04      	add	r7, sp, #16
 8001f4a:	6078      	str	r0, [r7, #4]
    int cnt;
    cnt = htim->Instance->CNT - 0x7FFF;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f52:	f5a3 43ff 	sub.w	r3, r3, #32640	@ 0x7f80
 8001f56:	3b7f      	subs	r3, #127	@ 0x7f
 8001f58:	60fb      	str	r3, [r7, #12]
    htim->Instance->CNT = 0x7FFF;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001f62:	625a      	str	r2, [r3, #36]	@ 0x24
    lcd_show_string(10, 50, 240, 16, 16, "CNT", RED);
 8001f64:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f68:	9302      	str	r3, [sp, #8]
 8001f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <getTIMx_DetaCnt+0x5c>)
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	2310      	movs	r3, #16
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	2310      	movs	r3, #16
 8001f74:	22f0      	movs	r2, #240	@ 0xf0
 8001f76:	2132      	movs	r1, #50	@ 0x32
 8001f78:	200a      	movs	r0, #10
 8001f7a:	f004 fa53 	bl	8006424 <lcd_show_string>
    lcd_show_num(10, 70, cnt, 10, 16, RED);
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001f84:	9301      	str	r3, [sp, #4]
 8001f86:	2310      	movs	r3, #16
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	230a      	movs	r3, #10
 8001f8c:	2146      	movs	r1, #70	@ 0x46
 8001f8e:	200a      	movs	r0, #10
 8001f90:	f004 f9d0 	bl	8006334 <lcd_show_num>
    return cnt;
 8001f94:	68fb      	ldr	r3, [r7, #12]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	0800df6c 	.word	0x0800df6c

08001fa4 <Get_Right_Motor_Speed>:

int16_t Get_Right_Motor_Speed(int16_t leftSpeed)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	80fb      	strh	r3, [r7, #6]
			static int leftWheelEncoderNow    = 0;
			static int leftWheelEncoderLast   = 0;

			//???
			leftWheelEncoderNow +=  getTIMx_DetaCnt(&htim3);;
 8001fae:	480f      	ldr	r0, [pc, #60]	@ (8001fec <Get_Right_Motor_Speed+0x48>)
 8001fb0:	f7ff ffc8 	bl	8001f44 <getTIMx_DetaCnt>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff0 <Get_Right_Motor_Speed+0x4c>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ff0 <Get_Right_Motor_Speed+0x4c>)
 8001fbe:	6013      	str	r3, [r2, #0]

			//5ms
			leftSpeed   =  20 * (leftWheelEncoderNow - leftWheelEncoderLast)*10 / 1000;  //cm/s
 8001fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff0 <Get_Right_Motor_Speed+0x4c>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff4 <Get_Right_Motor_Speed+0x50>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	4a0b      	ldr	r2, [pc, #44]	@ (8001ff8 <Get_Right_Motor_Speed+0x54>)
 8001fcc:	fb82 1203 	smull	r1, r2, r2, r3
 8001fd0:	1052      	asrs	r2, r2, #1
 8001fd2:	17db      	asrs	r3, r3, #31
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	80fb      	strh	r3, [r7, #6]
			//???
			leftWheelEncoderLast  = leftWheelEncoderNow;
 8001fd8:	4b05      	ldr	r3, [pc, #20]	@ (8001ff0 <Get_Right_Motor_Speed+0x4c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a05      	ldr	r2, [pc, #20]	@ (8001ff4 <Get_Right_Motor_Speed+0x50>)
 8001fde:	6013      	str	r3, [r2, #0]
      return leftSpeed;
 8001fe0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	20000350 	.word	0x20000350
 8001ff0:	200002ac 	.word	0x200002ac
 8001ff4:	200002b0 	.word	0x200002b0
 8001ff8:	66666667 	.word	0x66666667
 8001ffc:	00000000 	.word	0x00000000

08002000 <Get_Left_Motor_Speed>:
int16_t Get_Left_Motor_Speed(int16_t rightSpeed)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	80fb      	strh	r3, [r7, #6]
			static int rightWheelEncoderNow   = 0;
			static int rightWheelEncoderLast  = 0;

			//
			rightWheelEncoderNow+= getTIMx_DetaCnt(&htim2);
 800200a:	481f      	ldr	r0, [pc, #124]	@ (8002088 <Get_Left_Motor_Speed+0x88>)
 800200c:	f7ff ff9a 	bl	8001f44 <getTIMx_DetaCnt>
 8002010:	4602      	mov	r2, r0
 8002012:	4b1e      	ldr	r3, [pc, #120]	@ (800208c <Get_Left_Motor_Speed+0x8c>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4413      	add	r3, r2
 8002018:	4a1c      	ldr	r2, [pc, #112]	@ (800208c <Get_Left_Motor_Speed+0x8c>)
 800201a:	6013      	str	r3, [r2, #0]


			rightSpeed  =  20.7 * (rightWheelEncoderNow - rightWheelEncoderLast)*10/ 1000;
 800201c:	4b1b      	ldr	r3, [pc, #108]	@ (800208c <Get_Left_Motor_Speed+0x8c>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b1b      	ldr	r3, [pc, #108]	@ (8002090 <Get_Left_Motor_Speed+0x90>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	4618      	mov	r0, r3
 8002028:	f7fe fb0c 	bl	8000644 <__aeabi_i2d>
 800202c:	a314      	add	r3, pc, #80	@ (adr r3, 8002080 <Get_Left_Motor_Speed+0x80>)
 800202e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002032:	f7fe fb71 	bl	8000718 <__aeabi_dmul>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4610      	mov	r0, r2
 800203c:	4619      	mov	r1, r3
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	4b14      	ldr	r3, [pc, #80]	@ (8002094 <Get_Left_Motor_Speed+0x94>)
 8002044:	f7fe fb68 	bl	8000718 <__aeabi_dmul>
 8002048:	4602      	mov	r2, r0
 800204a:	460b      	mov	r3, r1
 800204c:	4610      	mov	r0, r2
 800204e:	4619      	mov	r1, r3
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	4b10      	ldr	r3, [pc, #64]	@ (8002098 <Get_Left_Motor_Speed+0x98>)
 8002056:	f7fe fc89 	bl	800096c <__aeabi_ddiv>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	4610      	mov	r0, r2
 8002060:	4619      	mov	r1, r3
 8002062:	f7fe fe09 	bl	8000c78 <__aeabi_d2iz>
 8002066:	4603      	mov	r3, r0
 8002068:	80fb      	strh	r3, [r7, #6]

			//???
			rightWheelEncoderLast = rightWheelEncoderNow;
 800206a:	4b08      	ldr	r3, [pc, #32]	@ (800208c <Get_Left_Motor_Speed+0x8c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a08      	ldr	r2, [pc, #32]	@ (8002090 <Get_Left_Motor_Speed+0x90>)
 8002070:	6013      	str	r3, [r2, #0]
      return rightSpeed;
 8002072:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	33333333 	.word	0x33333333
 8002084:	4034b333 	.word	0x4034b333
 8002088:	20000308 	.word	0x20000308
 800208c:	200002b4 	.word	0x200002b4
 8002090:	200002b8 	.word	0x200002b8
 8002094:	40240000 	.word	0x40240000
 8002098:	408f4000 	.word	0x408f4000

0800209c <Get_Motor_Speed>:


void Get_Motor_Speed(int *leftSpeed, int *rightSpeed)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	f5ad 6d80 	sub.w	sp, sp, #1024	@ 0x400
 80020a2:	af04      	add	r7, sp, #16
 80020a4:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80020a8:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80020ac:	6018      	str	r0, [r3, #0]
 80020ae:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80020b2:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80020b6:	6019      	str	r1, [r3, #0]
  char str[1000];
//  lcd_show_num(10, 250,6666, 4, 16, BLUE);
//  printf("\r\n6666\r\n");
//  lcd_clear(BLACK);
  lcd_show_string(10, 20, 240, 16, 16, "rightSpeed", RED);
 80020b8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020bc:	9302      	str	r3, [sp, #8]
 80020be:	4b58      	ldr	r3, [pc, #352]	@ (8002220 <Get_Motor_Speed+0x184>)
 80020c0:	9301      	str	r3, [sp, #4]
 80020c2:	2310      	movs	r3, #16
 80020c4:	9300      	str	r3, [sp, #0]
 80020c6:	2310      	movs	r3, #16
 80020c8:	22f0      	movs	r2, #240	@ 0xf0
 80020ca:	2114      	movs	r1, #20
 80020cc:	200a      	movs	r0, #10
 80020ce:	f004 f9a9 	bl	8006424 <lcd_show_string>
  lcd_show_string(100, 20, 240, 16, 16, "lefttSpeed", BLUE);
 80020d2:	231f      	movs	r3, #31
 80020d4:	9302      	str	r3, [sp, #8]
 80020d6:	4b53      	ldr	r3, [pc, #332]	@ (8002224 <Get_Motor_Speed+0x188>)
 80020d8:	9301      	str	r3, [sp, #4]
 80020da:	2310      	movs	r3, #16
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2310      	movs	r3, #16
 80020e0:	22f0      	movs	r2, #240	@ 0xf0
 80020e2:	2114      	movs	r1, #20
 80020e4:	2064      	movs	r0, #100	@ 0x64
 80020e6:	f004 f99d 	bl	8006424 <lcd_show_string>

//  *rightSpeed = getTIMx_DetaCnt(&htim3); *leftSpeed = getTIMx_DetaCnt(&htim2);
  *rightSpeed =Get_Right_Motor_Speed(rightSpeed);
 80020ea:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80020ee:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	b21b      	sxth	r3, r3
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff ff54 	bl	8001fa4 <Get_Right_Motor_Speed>
 80020fc:	4603      	mov	r3, r0
 80020fe:	461a      	mov	r2, r3
 8002100:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002104:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	601a      	str	r2, [r3, #0]
  *leftSpeed = Get_Left_Motor_Speed(leftSpeed);
 800210c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002110:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	b21b      	sxth	r3, r3
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ff71 	bl	8002000 <Get_Left_Motor_Speed>
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002126:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	601a      	str	r2, [r3, #0]
    lcd_show_string(10, 90, 240, 16, 16, "+turn", RED);
 800212e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002132:	9302      	str	r3, [sp, #8]
 8002134:	4b3c      	ldr	r3, [pc, #240]	@ (8002228 <Get_Motor_Speed+0x18c>)
 8002136:	9301      	str	r3, [sp, #4]
 8002138:	2310      	movs	r3, #16
 800213a:	9300      	str	r3, [sp, #0]
 800213c:	2310      	movs	r3, #16
 800213e:	22f0      	movs	r2, #240	@ 0xf0
 8002140:	215a      	movs	r1, #90	@ 0x5a
 8002142:	200a      	movs	r0, #10
 8002144:	f004 f96e 	bl	8006424 <lcd_show_string>
    lcd_show_string(10, 130, 240, 16, 16, "-turn", RED);
 8002148:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800214c:	9302      	str	r3, [sp, #8]
 800214e:	4b37      	ldr	r3, [pc, #220]	@ (800222c <Get_Motor_Speed+0x190>)
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	2310      	movs	r3, #16
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	2310      	movs	r3, #16
 8002158:	22f0      	movs	r2, #240	@ 0xf0
 800215a:	2182      	movs	r1, #130	@ 0x82
 800215c:	200a      	movs	r0, #10
 800215e:	f004 f961 	bl	8006424 <lcd_show_string>
    if( *rightSpeed<0  )
 8002162:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002166:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2b00      	cmp	r3, #0
 8002170:	da14      	bge.n	800219c <Get_Motor_Speed+0x100>
      {

//	 intToString(*rightSpeed, str);
//	 lcd_show_string(10, 150, 240, 16, 16, str, RED);
//	lcd_show_num(10, 150,abs(*rightSpeed/4) , 10, 16, RED);
	lcd_show_num(10, 150,abs(*rightSpeed) , 10, 16, RED);
 8002172:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 8002176:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2b00      	cmp	r3, #0
 8002180:	bfb8      	it	lt
 8002182:	425b      	neglt	r3, r3
 8002184:	461a      	mov	r2, r3
 8002186:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	2310      	movs	r3, #16
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	230a      	movs	r3, #10
 8002192:	2196      	movs	r1, #150	@ 0x96
 8002194:	200a      	movs	r0, #10
 8002196:	f004 f8cd 	bl	8006334 <lcd_show_num>
 800219a:	e010      	b.n	80021be <Get_Motor_Speed+0x122>

      }
    else  {
//lcd_show_num(10, 110, *rightSpeed/4, 10, 16, RED);
lcd_show_num(10, 110, *rightSpeed, 10, 16, RED);
 800219c:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021a0:	f5a3 737c 	sub.w	r3, r3, #1008	@ 0x3f0
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	461a      	mov	r2, r3
 80021aa:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80021ae:	9301      	str	r3, [sp, #4]
 80021b0:	2310      	movs	r3, #16
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	230a      	movs	r3, #10
 80021b6:	216e      	movs	r1, #110	@ 0x6e
 80021b8:	200a      	movs	r0, #10
 80021ba:	f004 f8bb 	bl	8006334 <lcd_show_num>

    }

if (*leftSpeed>=0){
 80021be:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021c2:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	db10      	blt.n	80021f0 <Get_Motor_Speed+0x154>
//    intToString(*leftSpeed*2, str);
//  lcd_show_string(90, 150, 240, 16, 16, str, BLUE);}
//     lcd_show_num(92, 150, *leftSpeed/4, 10, 16,  BLUE);}
lcd_show_num(92, 150, *leftSpeed, 10, 16,  BLUE);}
 80021ce:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021d2:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	231f      	movs	r3, #31
 80021de:	9301      	str	r3, [sp, #4]
 80021e0:	2310      	movs	r3, #16
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	230a      	movs	r3, #10
 80021e6:	2196      	movs	r1, #150	@ 0x96
 80021e8:	205c      	movs	r0, #92	@ 0x5c
 80021ea:	f004 f8a3 	bl	8006334 <lcd_show_num>
//              }
//          }



}
 80021ee:	e012      	b.n	8002216 <Get_Motor_Speed+0x17a>
  lcd_show_num(90, 110,abs(*leftSpeed) , 10, 16, BLUE);
 80021f0:	f507 737c 	add.w	r3, r7, #1008	@ 0x3f0
 80021f4:	f5a3 737b 	sub.w	r3, r3, #1004	@ 0x3ec
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	bfb8      	it	lt
 8002200:	425b      	neglt	r3, r3
 8002202:	461a      	mov	r2, r3
 8002204:	231f      	movs	r3, #31
 8002206:	9301      	str	r3, [sp, #4]
 8002208:	2310      	movs	r3, #16
 800220a:	9300      	str	r3, [sp, #0]
 800220c:	230a      	movs	r3, #10
 800220e:	216e      	movs	r1, #110	@ 0x6e
 8002210:	205a      	movs	r0, #90	@ 0x5a
 8002212:	f004 f88f 	bl	8006334 <lcd_show_num>
}
 8002216:	bf00      	nop
 8002218:	f507 777c 	add.w	r7, r7, #1008	@ 0x3f0
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	0800df70 	.word	0x0800df70
 8002224:	0800df7c 	.word	0x0800df7c
 8002228:	0800df88 	.word	0x0800df88
 800222c:	0800df90 	.word	0x0800df90

08002230 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]


    if (htim == &htim4){
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a20      	ldr	r2, [pc, #128]	@ (80022bc <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d138      	bne.n	80022b2 <HAL_TIM_PeriodElapsedCallback+0x82>
      if (htim->Instance == REMOTE_IN_TIMX)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a1e      	ldr	r2, [pc, #120]	@ (80022c0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d133      	bne.n	80022b2 <HAL_TIM_PeriodElapsedCallback+0x82>
      {
          if (g_remote_sta & 0x80)      /*  */
 800224a:	4b1e      	ldr	r3, [pc, #120]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	b25b      	sxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	da2e      	bge.n	80022b2 <HAL_TIM_PeriodElapsedCallback+0x82>
          {
              g_remote_sta &= ~0X10;    /* ??? */
 8002254:	4b1b      	ldr	r3, [pc, #108]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	f023 0310 	bic.w	r3, r3, #16
 800225c:	b2da      	uxtb	r2, r3
 800225e:	4b19      	ldr	r3, [pc, #100]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002260:	701a      	strb	r2, [r3, #0]

              if ((g_remote_sta & 0X0F) == 0X00)
 8002262:	4b18      	ldr	r3, [pc, #96]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_TIM_PeriodElapsedCallback+0x4c>
              {
                  g_remote_sta |= 1 << 6; /* ???? */
 800226e:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800227a:	701a      	strb	r2, [r3, #0]
              }

              if ((g_remote_sta & 0X0F) < 14)
 800227c:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	f003 030f 	and.w	r3, r3, #15
 8002284:	2b0d      	cmp	r3, #13
 8002286:	dc06      	bgt.n	8002296 <HAL_TIM_PeriodElapsedCallback+0x66>
              {
                  g_remote_sta++;
 8002288:	4b0e      	ldr	r3, [pc, #56]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	b2da      	uxtb	r2, r3
 8002290:	4b0c      	ldr	r3, [pc, #48]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002292:	701a      	strb	r2, [r3, #0]
//        Get_Motor_Speed(&leftSpeed,&rightSpeed);
//
//    }


}
 8002294:	e00d      	b.n	80022b2 <HAL_TIM_PeriodElapsedCallback+0x82>
                  g_remote_sta &= ~(1 << 7);    /* ??? */
 8002296:	4b0b      	ldr	r3, [pc, #44]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800229e:	b2da      	uxtb	r2, r3
 80022a0:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022a2:	701a      	strb	r2, [r3, #0]
                  g_remote_sta &= 0XF0;         /*  */
 80022a4:	4b07      	ldr	r3, [pc, #28]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	f023 030f 	bic.w	r3, r3, #15
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4b05      	ldr	r3, [pc, #20]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022b0:	701a      	strb	r2, [r3, #0]
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bc80      	pop	{r7}
 80022ba:	4770      	bx	lr
 80022bc:	20000398 	.word	0x20000398
 80022c0:	40000800 	.word	0x40000800
 80022c4:	20000482 	.word	0x20000482

080022c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022cc:	b672      	cpsid	i
}
 80022ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022d0:	bf00      	nop
 80022d2:	e7fd      	b.n	80022d0 <Error_Handler+0x8>

080022d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022da:	4b16      	ldr	r3, [pc, #88]	@ (8002334 <HAL_MspInit+0x60>)
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	4a15      	ldr	r2, [pc, #84]	@ (8002334 <HAL_MspInit+0x60>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6193      	str	r3, [r2, #24]
 80022e6:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <HAL_MspInit+0x60>)
 80022e8:	699b      	ldr	r3, [r3, #24]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <HAL_MspInit+0x60>)
 80022f4:	69db      	ldr	r3, [r3, #28]
 80022f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002334 <HAL_MspInit+0x60>)
 80022f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022fc:	61d3      	str	r3, [r2, #28]
 80022fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <HAL_MspInit+0x60>)
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800230a:	2005      	movs	r0, #5
 800230c:	f004 fb0a 	bl	8006924 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002310:	4b09      	ldr	r3, [pc, #36]	@ (8002338 <HAL_MspInit+0x64>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <HAL_MspInit+0x64>)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232c:	bf00      	nop
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	40021000 	.word	0x40021000
 8002338:	40010000 	.word	0x40010000

0800233c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <NMI_Handler+0x4>

08002344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002348:	bf00      	nop
 800234a:	e7fd      	b.n	8002348 <HardFault_Handler+0x4>

0800234c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002350:	bf00      	nop
 8002352:	e7fd      	b.n	8002350 <MemManage_Handler+0x4>

08002354 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002358:	bf00      	nop
 800235a:	e7fd      	b.n	8002358 <BusFault_Handler+0x4>

0800235c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <UsageFault_Handler+0x4>

08002364 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr

0800237c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800238c:	f004 f9e2 	bl	8006754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002390:	bf00      	nop
 8002392:	bd80      	pop	{r7, pc}

08002394 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002398:	4802      	ldr	r0, [pc, #8]	@ (80023a4 <TIM4_IRQHandler+0x10>)
 800239a:	f005 fe57 	bl	800804c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20000398 	.word	0x20000398

080023a8 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80023ac:	4802      	ldr	r0, [pc, #8]	@ (80023b8 <TIM6_IRQHandler+0x10>)
 80023ae:	f005 fe4d 	bl	800804c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80023b2:	bf00      	nop
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	200003e0 	.word	0x200003e0

080023bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return 1;
 80023c0:	2301      	movs	r3, #1
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bc80      	pop	{r7}
 80023c8:	4770      	bx	lr

080023ca <_kill>:

int _kill(int pid, int sig)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023d4:	f008 f9ea 	bl	800a7ac <__errno>
 80023d8:	4603      	mov	r3, r0
 80023da:	2216      	movs	r2, #22
 80023dc:	601a      	str	r2, [r3, #0]
  return -1;
 80023de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <_exit>:

void _exit (int status)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80023f2:	f04f 31ff 	mov.w	r1, #4294967295
 80023f6:	6878      	ldr	r0, [r7, #4]
 80023f8:	f7ff ffe7 	bl	80023ca <_kill>
  while (1) {}    /* Make sure we hang here */
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <_exit+0x12>

08002400 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	60b9      	str	r1, [r7, #8]
 800240a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800240c:	2300      	movs	r3, #0
 800240e:	617b      	str	r3, [r7, #20]
 8002410:	e00a      	b.n	8002428 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002412:	f3af 8000 	nop.w
 8002416:	4601      	mov	r1, r0
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	1c5a      	adds	r2, r3, #1
 800241c:	60ba      	str	r2, [r7, #8]
 800241e:	b2ca      	uxtb	r2, r1
 8002420:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3301      	adds	r3, #1
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	429a      	cmp	r2, r3
 800242e:	dbf0      	blt.n	8002412 <_read+0x12>
  }

  return len;
 8002430:	687b      	ldr	r3, [r7, #4]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b086      	sub	sp, #24
 800243e:	af00      	add	r7, sp, #0
 8002440:	60f8      	str	r0, [r7, #12]
 8002442:	60b9      	str	r1, [r7, #8]
 8002444:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002446:	2300      	movs	r3, #0
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e009      	b.n	8002460 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	1c5a      	adds	r2, r3, #1
 8002450:	60ba      	str	r2, [r7, #8]
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fbcb 	bl	8002bf0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	3301      	adds	r3, #1
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	697a      	ldr	r2, [r7, #20]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	429a      	cmp	r2, r3
 8002466:	dbf1      	blt.n	800244c <_write+0x12>
  }
  return len;
 8002468:	687b      	ldr	r3, [r7, #4]
}
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <_close>:

int _close(int file)
{
 8002472:	b480      	push	{r7}
 8002474:	b083      	sub	sp, #12
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800247a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800247e:	4618      	mov	r0, r3
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002498:	605a      	str	r2, [r3, #4]
  return 0;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr

080024a6 <_isatty>:

int _isatty(int file)
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80024ae:	2301      	movs	r3, #1
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	370c      	adds	r7, #12
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b085      	sub	sp, #20
 80024be:	af00      	add	r7, sp, #0
 80024c0:	60f8      	str	r0, [r7, #12]
 80024c2:	60b9      	str	r1, [r7, #8]
 80024c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bc80      	pop	{r7}
 80024d0:	4770      	bx	lr
	...

080024d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024dc:	4a14      	ldr	r2, [pc, #80]	@ (8002530 <_sbrk+0x5c>)
 80024de:	4b15      	ldr	r3, [pc, #84]	@ (8002534 <_sbrk+0x60>)
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e8:	4b13      	ldr	r3, [pc, #76]	@ (8002538 <_sbrk+0x64>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <_sbrk+0x64>)
 80024f2:	4a12      	ldr	r2, [pc, #72]	@ (800253c <_sbrk+0x68>)
 80024f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024f6:	4b10      	ldr	r3, [pc, #64]	@ (8002538 <_sbrk+0x64>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	429a      	cmp	r2, r3
 8002502:	d207      	bcs.n	8002514 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002504:	f008 f952 	bl	800a7ac <__errno>
 8002508:	4603      	mov	r3, r0
 800250a:	220c      	movs	r2, #12
 800250c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800250e:	f04f 33ff 	mov.w	r3, #4294967295
 8002512:	e009      	b.n	8002528 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002514:	4b08      	ldr	r3, [pc, #32]	@ (8002538 <_sbrk+0x64>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800251a:	4b07      	ldr	r3, [pc, #28]	@ (8002538 <_sbrk+0x64>)
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4413      	add	r3, r2
 8002522:	4a05      	ldr	r2, [pc, #20]	@ (8002538 <_sbrk+0x64>)
 8002524:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002526:	68fb      	ldr	r3, [r7, #12]
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20010000 	.word	0x20010000
 8002534:	00000400 	.word	0x00000400
 8002538:	200002bc 	.word	0x200002bc
 800253c:	200005e0 	.word	0x200005e0

08002540 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	bc80      	pop	{r7}
 800254a:	4770      	bx	lr

0800254c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b096      	sub	sp, #88	@ 0x58
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002552:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	605a      	str	r2, [r3, #4]
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002560:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800256a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	605a      	str	r2, [r3, #4]
 8002574:	609a      	str	r2, [r3, #8]
 8002576:	60da      	str	r2, [r3, #12]
 8002578:	611a      	str	r2, [r3, #16]
 800257a:	615a      	str	r2, [r3, #20]
 800257c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800257e:	1d3b      	adds	r3, r7, #4
 8002580:	2220      	movs	r2, #32
 8002582:	2100      	movs	r1, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f008 f8be 	bl	800a706 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800258a:	4b48      	ldr	r3, [pc, #288]	@ (80026ac <MX_TIM1_Init+0x160>)
 800258c:	4a48      	ldr	r2, [pc, #288]	@ (80026b0 <MX_TIM1_Init+0x164>)
 800258e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002590:	4b46      	ldr	r3, [pc, #280]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002592:	2247      	movs	r2, #71	@ 0x47
 8002594:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002596:	4b45      	ldr	r3, [pc, #276]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002598:	2200      	movs	r2, #0
 800259a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800259c:	4b43      	ldr	r3, [pc, #268]	@ (80026ac <MX_TIM1_Init+0x160>)
 800259e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80025a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a4:	4b41      	ldr	r3, [pc, #260]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80025aa:	4b40      	ldr	r3, [pc, #256]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b0:	4b3e      	ldr	r3, [pc, #248]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80025b6:	483d      	ldr	r0, [pc, #244]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025b8:	f005 f973 	bl	80078a2 <HAL_TIM_Base_Init>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80025c2:	f7ff fe81 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80025cc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80025d0:	4619      	mov	r1, r3
 80025d2:	4836      	ldr	r0, [pc, #216]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025d4:	f005 ffa0 	bl	8008518 <HAL_TIM_ConfigClockSource>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80025de:	f7ff fe73 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80025e2:	4832      	ldr	r0, [pc, #200]	@ (80026ac <MX_TIM1_Init+0x160>)
 80025e4:	f005 fa0c 	bl	8007a00 <HAL_TIM_PWM_Init>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80025ee:	f7ff fe6b 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f2:	2300      	movs	r3, #0
 80025f4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f6:	2300      	movs	r3, #0
 80025f8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80025fa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80025fe:	4619      	mov	r1, r3
 8002600:	482a      	ldr	r0, [pc, #168]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002602:	f006 fcab 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800260c:	f7ff fe5c 	bl	80022c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002610:	2360      	movs	r3, #96	@ 0x60
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 250;
 8002614:	23fa      	movs	r3, #250	@ 0xfa
 8002616:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002618:	2300      	movs	r3, #0
 800261a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800261c:	2300      	movs	r3, #0
 800261e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002620:	2300      	movs	r3, #0
 8002622:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002624:	2300      	movs	r3, #0
 8002626:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002628:	2300      	movs	r3, #0
 800262a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800262c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002630:	2200      	movs	r2, #0
 8002632:	4619      	mov	r1, r3
 8002634:	481d      	ldr	r0, [pc, #116]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002636:	f005 fead 	bl	8008394 <HAL_TIM_PWM_ConfigChannel>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002640:	f7ff fe42 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002644:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002648:	220c      	movs	r2, #12
 800264a:	4619      	mov	r1, r3
 800264c:	4817      	ldr	r0, [pc, #92]	@ (80026ac <MX_TIM1_Init+0x160>)
 800264e:	f005 fea1 	bl	8008394 <HAL_TIM_PWM_ConfigChannel>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d001      	beq.n	800265c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8002658:	f7ff fe36 	bl	80022c8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800265c:	2300      	movs	r3, #0
 800265e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002670:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002674:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	4619      	mov	r1, r3
 800267e:	480b      	ldr	r0, [pc, #44]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002680:	f006 fcd8 	bl	8009034 <HAL_TIMEx_ConfigBreakDeadTime>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800268a:	f7ff fe1d 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800268e:	210c      	movs	r1, #12
 8002690:	4806      	ldr	r0, [pc, #24]	@ (80026ac <MX_TIM1_Init+0x160>)
 8002692:	f005 fa0d 	bl	8007ab0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002696:	2100      	movs	r1, #0
 8002698:	4804      	ldr	r0, [pc, #16]	@ (80026ac <MX_TIM1_Init+0x160>)
 800269a:	f005 fa09 	bl	8007ab0 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800269e:	4803      	ldr	r0, [pc, #12]	@ (80026ac <MX_TIM1_Init+0x160>)
 80026a0:	f000 fa72 	bl	8002b88 <HAL_TIM_MspPostInit>

}
 80026a4:	bf00      	nop
 80026a6:	3758      	adds	r7, #88	@ 0x58
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200002c0 	.word	0x200002c0
 80026b0:	40012c00 	.word	0x40012c00

080026b4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026ba:	f107 030c 	add.w	r3, r7, #12
 80026be:	2224      	movs	r2, #36	@ 0x24
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f008 f81f 	bl	800a706 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80026d0:	4b21      	ldr	r3, [pc, #132]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80026d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026da:	2200      	movs	r2, #0
 80026dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026de:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80026e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f2:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <MX_TIM2_Init+0xa4>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80026f8:	2303      	movs	r3, #3
 80026fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026fc:	2300      	movs	r3, #0
 80026fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002700:	2301      	movs	r3, #1
 8002702:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002710:	2301      	movs	r3, #1
 8002712:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002714:	2300      	movs	r3, #0
 8002716:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002718:	2300      	movs	r3, #0
 800271a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800271c:	f107 030c 	add.w	r3, r7, #12
 8002720:	4619      	mov	r1, r3
 8002722:	480d      	ldr	r0, [pc, #52]	@ (8002758 <MX_TIM2_Init+0xa4>)
 8002724:	f005 fbf0 	bl	8007f08 <HAL_TIM_Encoder_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800272e:	f7ff fdcb 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002736:	2300      	movs	r3, #0
 8002738:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800273a:	1d3b      	adds	r3, r7, #4
 800273c:	4619      	mov	r1, r3
 800273e:	4806      	ldr	r0, [pc, #24]	@ (8002758 <MX_TIM2_Init+0xa4>)
 8002740:	f006 fc0c 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800274a:	f7ff fdbd 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800274e:	bf00      	nop
 8002750:	3730      	adds	r7, #48	@ 0x30
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000308 	.word	0x20000308

0800275c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08c      	sub	sp, #48	@ 0x30
 8002760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002762:	f107 030c 	add.w	r3, r7, #12
 8002766:	2224      	movs	r2, #36	@ 0x24
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f007 ffcb 	bl	800a706 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002770:	1d3b      	adds	r3, r7, #4
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <MX_TIM3_Init+0xa0>)
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <MX_TIM3_Init+0xa4>)
 800277c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800277e:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <MX_TIM3_Init+0xa0>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002784:	4b1d      	ldr	r3, [pc, #116]	@ (80027fc <MX_TIM3_Init+0xa0>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800278a:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <MX_TIM3_Init+0xa0>)
 800278c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002790:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002792:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <MX_TIM3_Init+0xa0>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002798:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <MX_TIM3_Init+0xa0>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800279e:	2303      	movs	r3, #3
 80027a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027a6:	2301      	movs	r3, #1
 80027a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027b2:	2300      	movs	r3, #0
 80027b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027b6:	2301      	movs	r3, #1
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027ba:	2300      	movs	r3, #0
 80027bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	4619      	mov	r1, r3
 80027c8:	480c      	ldr	r0, [pc, #48]	@ (80027fc <MX_TIM3_Init+0xa0>)
 80027ca:	f005 fb9d 	bl	8007f08 <HAL_TIM_Encoder_Init>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80027d4:	f7ff fd78 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_TIM3_Init+0xa0>)
 80027e6:	f006 fbb9 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80027f0:	f7ff fd6a 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027f4:	bf00      	nop
 80027f6:	3730      	adds	r7, #48	@ 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	20000350 	.word	0x20000350
 8002800:	40000400 	.word	0x40000400

08002804 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08a      	sub	sp, #40	@ 0x28
 8002808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800280a:	f107 0318 	add.w	r3, r7, #24
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
 8002814:	609a      	str	r2, [r3, #8]
 8002816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002818:	f107 0310 	add.w	r3, r7, #16
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002822:	463b      	mov	r3, r7
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800282e:	4b31      	ldr	r3, [pc, #196]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002830:	4a31      	ldr	r2, [pc, #196]	@ (80028f8 <MX_TIM4_Init+0xf4>)
 8002832:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8002834:	4b2f      	ldr	r3, [pc, #188]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002836:	2247      	movs	r2, #71	@ 0x47
 8002838:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b2e      	ldr	r3, [pc, #184]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002840:	4b2c      	ldr	r3, [pc, #176]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002842:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002846:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002848:	4b2a      	ldr	r3, [pc, #168]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 800284a:	2200      	movs	r2, #0
 800284c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800284e:	4b29      	ldr	r3, [pc, #164]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002850:	2200      	movs	r2, #0
 8002852:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002854:	4827      	ldr	r0, [pc, #156]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002856:	f005 f824 	bl	80078a2 <HAL_TIM_Base_Init>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8002860:	f7ff fd32 	bl	80022c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002864:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002868:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800286a:	f107 0318 	add.w	r3, r7, #24
 800286e:	4619      	mov	r1, r3
 8002870:	4820      	ldr	r0, [pc, #128]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002872:	f005 fe51 	bl	8008518 <HAL_TIM_ConfigClockSource>
 8002876:	4603      	mov	r3, r0
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800287c:	f7ff fd24 	bl	80022c8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8002880:	481c      	ldr	r0, [pc, #112]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 8002882:	f005 f9cf 	bl	8007c24 <HAL_TIM_IC_Init>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800288c:	f7ff fd1c 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002890:	2300      	movs	r3, #0
 8002892:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002898:	f107 0310 	add.w	r3, r7, #16
 800289c:	4619      	mov	r1, r3
 800289e:	4815      	ldr	r0, [pc, #84]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 80028a0:	f006 fb5c 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80028aa:	f7ff fd0d 	bl	80022c8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028ae:	2300      	movs	r3, #0
 80028b0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80028b2:	2301      	movs	r3, #1
 80028b4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80028be:	463b      	mov	r3, r7
 80028c0:	220c      	movs	r2, #12
 80028c2:	4619      	mov	r1, r3
 80028c4:	480b      	ldr	r0, [pc, #44]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 80028c6:	f005 fcc9 	bl	800825c <HAL_TIM_IC_ConfigChannel>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80028d0:	f7ff fcfa 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 80028d4:	210c      	movs	r1, #12
 80028d6:	4807      	ldr	r0, [pc, #28]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 80028d8:	f005 f9fc 	bl	8007cd4 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68da      	ldr	r2, [r3, #12]
 80028e2:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <MX_TIM4_Init+0xf0>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f042 0201 	orr.w	r2, r2, #1
 80028ea:	60da      	str	r2, [r3, #12]
  /* USER CODE END TIM4_Init 2 */

}
 80028ec:	bf00      	nop
 80028ee:	3728      	adds	r7, #40	@ 0x28
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	20000398 	.word	0x20000398
 80028f8:	40000800 	.word	0x40000800

080028fc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002902:	463b      	mov	r3, r7
 8002904:	2200      	movs	r2, #0
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800290a:	4b15      	ldr	r3, [pc, #84]	@ (8002960 <MX_TIM6_Init+0x64>)
 800290c:	4a15      	ldr	r2, [pc, #84]	@ (8002964 <MX_TIM6_Init+0x68>)
 800290e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002910:	4b13      	ldr	r3, [pc, #76]	@ (8002960 <MX_TIM6_Init+0x64>)
 8002912:	2200      	movs	r2, #0
 8002914:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002916:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <MX_TIM6_Init+0x64>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800291c:	4b10      	ldr	r3, [pc, #64]	@ (8002960 <MX_TIM6_Init+0x64>)
 800291e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002922:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <MX_TIM6_Init+0x64>)
 8002926:	2200      	movs	r2, #0
 8002928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800292a:	480d      	ldr	r0, [pc, #52]	@ (8002960 <MX_TIM6_Init+0x64>)
 800292c:	f004 ffb9 	bl	80078a2 <HAL_TIM_Base_Init>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002936:	f7ff fcc7 	bl	80022c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293e:	2300      	movs	r3, #0
 8002940:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002942:	463b      	mov	r3, r7
 8002944:	4619      	mov	r1, r3
 8002946:	4806      	ldr	r0, [pc, #24]	@ (8002960 <MX_TIM6_Init+0x64>)
 8002948:	f006 fb08 	bl	8008f5c <HAL_TIMEx_MasterConfigSynchronization>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002952:	f7ff fcb9 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200003e0 	.word	0x200003e0
 8002964:	40001000 	.word	0x40001000

08002968 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b08a      	sub	sp, #40	@ 0x28
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002970:	f107 0318 	add.w	r3, r7, #24
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a30      	ldr	r2, [pc, #192]	@ (8002a44 <HAL_TIM_Base_MspInit+0xdc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d10c      	bne.n	80029a2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002988:	4b2f      	ldr	r3, [pc, #188]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	4a2e      	ldr	r2, [pc, #184]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 800298e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b2c      	ldr	r3, [pc, #176]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800299c:	617b      	str	r3, [r7, #20]
 800299e:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80029a0:	e04b      	b.n	8002a3a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a29      	ldr	r2, [pc, #164]	@ (8002a4c <HAL_TIM_Base_MspInit+0xe4>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d12d      	bne.n	8002a08 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029ac:	4b26      	ldr	r3, [pc, #152]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029ae:	69db      	ldr	r3, [r3, #28]
 80029b0:	4a25      	ldr	r2, [pc, #148]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029b2:	f043 0304 	orr.w	r3, r3, #4
 80029b6:	61d3      	str	r3, [r2, #28]
 80029b8:	4b23      	ldr	r3, [pc, #140]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029ba:	69db      	ldr	r3, [r3, #28]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	613b      	str	r3, [r7, #16]
 80029c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029c4:	4b20      	ldr	r3, [pc, #128]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029ca:	f043 0308 	orr.w	r3, r3, #8
 80029ce:	6193      	str	r3, [r2, #24]
 80029d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	60fb      	str	r3, [r7, #12]
 80029da:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = REMOTE_IN_Pin;
 80029dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029e2:	2300      	movs	r3, #0
 80029e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029e6:	2301      	movs	r3, #1
 80029e8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(REMOTE_IN_GPIO_Port, &GPIO_InitStruct);
 80029ea:	f107 0318 	add.w	r3, r7, #24
 80029ee:	4619      	mov	r1, r3
 80029f0:	4817      	ldr	r0, [pc, #92]	@ (8002a50 <HAL_TIM_Base_MspInit+0xe8>)
 80029f2:	f003 ffd9 	bl	80069a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80029f6:	2200      	movs	r2, #0
 80029f8:	2100      	movs	r1, #0
 80029fa:	201e      	movs	r0, #30
 80029fc:	f003 ff9d 	bl	800693a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002a00:	201e      	movs	r0, #30
 8002a02:	f003 ffb6 	bl	8006972 <HAL_NVIC_EnableIRQ>
}
 8002a06:	e018      	b.n	8002a3a <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM6)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a11      	ldr	r2, [pc, #68]	@ (8002a54 <HAL_TIM_Base_MspInit+0xec>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d113      	bne.n	8002a3a <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002a12:	4b0d      	ldr	r3, [pc, #52]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 8002a14:	69db      	ldr	r3, [r3, #28]
 8002a16:	4a0c      	ldr	r2, [pc, #48]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 8002a18:	f043 0310 	orr.w	r3, r3, #16
 8002a1c:	61d3      	str	r3, [r2, #28]
 8002a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a48 <HAL_TIM_Base_MspInit+0xe0>)
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2036      	movs	r0, #54	@ 0x36
 8002a30:	f003 ff83 	bl	800693a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002a34:	2036      	movs	r0, #54	@ 0x36
 8002a36:	f003 ff9c 	bl	8006972 <HAL_NVIC_EnableIRQ>
}
 8002a3a:	bf00      	nop
 8002a3c:	3728      	adds	r7, #40	@ 0x28
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40012c00 	.word	0x40012c00
 8002a48:	40021000 	.word	0x40021000
 8002a4c:	40000800 	.word	0x40000800
 8002a50:	40010c00 	.word	0x40010c00
 8002a54:	40001000 	.word	0x40001000

08002a58 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08c      	sub	sp, #48	@ 0x30
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a76:	d14f      	bne.n	8002b18 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a78:	4b3e      	ldr	r3, [pc, #248]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a7a:	69db      	ldr	r3, [r3, #28]
 8002a7c:	4a3d      	ldr	r2, [pc, #244]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	61d3      	str	r3, [r2, #28]
 8002a84:	4b3b      	ldr	r3, [pc, #236]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a86:	69db      	ldr	r3, [r3, #28]
 8002a88:	f003 0301 	and.w	r3, r3, #1
 8002a8c:	61bb      	str	r3, [r7, #24]
 8002a8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	4b38      	ldr	r3, [pc, #224]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	4a37      	ldr	r2, [pc, #220]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a96:	f043 0304 	orr.w	r3, r3, #4
 8002a9a:	6193      	str	r3, [r2, #24]
 8002a9c:	4b35      	ldr	r3, [pc, #212]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	617b      	str	r3, [r7, #20]
 8002aa6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa8:	4b32      	ldr	r3, [pc, #200]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	4a31      	ldr	r2, [pc, #196]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002aae:	f043 0308 	orr.w	r3, r3, #8
 8002ab2:	6193      	str	r3, [r2, #24]
 8002ab4:	4b2f      	ldr	r3, [pc, #188]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0308 	and.w	r3, r3, #8
 8002abc:	613b      	str	r3, [r7, #16]
 8002abe:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002ac0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ace:	f107 031c 	add.w	r3, r7, #28
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4828      	ldr	r0, [pc, #160]	@ (8002b78 <HAL_TIM_Encoder_MspInit+0x120>)
 8002ad6:	f003 ff67 	bl	80069a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ada:	2308      	movs	r3, #8
 8002adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ae6:	f107 031c 	add.w	r3, r7, #28
 8002aea:	4619      	mov	r1, r3
 8002aec:	4823      	ldr	r0, [pc, #140]	@ (8002b7c <HAL_TIM_Encoder_MspInit+0x124>)
 8002aee:	f003 ff5b 	bl	80069a8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002af2:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0x128>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002afa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002afe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b02:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b10:	4a1b      	ldr	r2, [pc, #108]	@ (8002b80 <HAL_TIM_Encoder_MspInit+0x128>)
 8002b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b14:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002b16:	e028      	b.n	8002b6a <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a19      	ldr	r2, [pc, #100]	@ (8002b84 <HAL_TIM_Encoder_MspInit+0x12c>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d123      	bne.n	8002b6a <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b22:	4b14      	ldr	r3, [pc, #80]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b28:	f043 0302 	orr.w	r3, r3, #2
 8002b2c:	61d3      	str	r3, [r2, #28]
 8002b2e:	4b11      	ldr	r3, [pc, #68]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b30:	69db      	ldr	r3, [r3, #28]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	4a0d      	ldr	r2, [pc, #52]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b40:	f043 0304 	orr.w	r3, r3, #4
 8002b44:	6193      	str	r3, [r2, #24]
 8002b46:	4b0b      	ldr	r3, [pc, #44]	@ (8002b74 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f003 0304 	and.w	r3, r3, #4
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002b52:	23c0      	movs	r3, #192	@ 0xc0
 8002b54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b56:	2300      	movs	r3, #0
 8002b58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5e:	f107 031c 	add.w	r3, r7, #28
 8002b62:	4619      	mov	r1, r3
 8002b64:	4804      	ldr	r0, [pc, #16]	@ (8002b78 <HAL_TIM_Encoder_MspInit+0x120>)
 8002b66:	f003 ff1f 	bl	80069a8 <HAL_GPIO_Init>
}
 8002b6a:	bf00      	nop
 8002b6c:	3730      	adds	r7, #48	@ 0x30
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40021000 	.word	0x40021000
 8002b78:	40010800 	.word	0x40010800
 8002b7c:	40010c00 	.word	0x40010c00
 8002b80:	40010000 	.word	0x40010000
 8002b84:	40000400 	.word	0x40000400

08002b88 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b90:	f107 0310 	add.w	r3, r7, #16
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a10      	ldr	r2, [pc, #64]	@ (8002be4 <HAL_TIM_MspPostInit+0x5c>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d118      	bne.n	8002bda <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8002be8 <HAL_TIM_MspPostInit+0x60>)
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	4a0e      	ldr	r2, [pc, #56]	@ (8002be8 <HAL_TIM_MspPostInit+0x60>)
 8002bae:	f043 0304 	orr.w	r3, r3, #4
 8002bb2:	6193      	str	r3, [r2, #24]
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <HAL_TIM_MspPostInit+0x60>)
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	f003 0304 	and.w	r3, r3, #4
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002bc0:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8002bc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc6:	2302      	movs	r3, #2
 8002bc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bce:	f107 0310 	add.w	r3, r7, #16
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4805      	ldr	r0, [pc, #20]	@ (8002bec <HAL_TIM_MspPostInit+0x64>)
 8002bd6:	f003 fee7 	bl	80069a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002bda:	bf00      	nop
 8002bdc:	3720      	adds	r7, #32
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40012c00 	.word	0x40012c00
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40010800 	.word	0x40010800

08002bf0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002bf8:	1d39      	adds	r1, r7, #4
 8002bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4803      	ldr	r0, [pc, #12]	@ (8002c10 <__io_putchar+0x20>)
 8002c02:	f006 faca 	bl	800919a <HAL_UART_Transmit>
	return ch;
 8002c06:	687b      	ldr	r3, [r7, #4]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	2000042c 	.word	0x2000042c

08002c14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c18:	4b13      	ldr	r3, [pc, #76]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c1a:	4a14      	ldr	r2, [pc, #80]	@ (8002c6c <MX_USART1_UART_Init+0x58>)
 8002c1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c1e:	4b12      	ldr	r3, [pc, #72]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c26:	4b10      	ldr	r3, [pc, #64]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c32:	4b0d      	ldr	r3, [pc, #52]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c38:	4b0b      	ldr	r3, [pc, #44]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c3a:	220c      	movs	r2, #12
 8002c3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c44:	4b08      	ldr	r3, [pc, #32]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c4a:	4807      	ldr	r0, [pc, #28]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c4c:	f006 fa55 	bl	80090fa <HAL_UART_Init>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c56:	f7ff fb37 	bl	80022c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* UART_IT_RXNE */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4904      	ldr	r1, [pc, #16]	@ (8002c70 <MX_USART1_UART_Init+0x5c>)
 8002c5e:	4802      	ldr	r0, [pc, #8]	@ (8002c68 <MX_USART1_UART_Init+0x54>)
 8002c60:	f006 fb1e 	bl	80092a0 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8002c64:	bf00      	nop
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	2000042c 	.word	0x2000042c
 8002c6c:	40013800 	.word	0x40013800
 8002c70:	20000428 	.word	0x20000428

08002c74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 0310 	add.w	r3, r7, #16
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002d00 <HAL_UART_MspInit+0x8c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d131      	bne.n	8002cf8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c94:	4b1b      	ldr	r3, [pc, #108]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	4a1a      	ldr	r2, [pc, #104]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002c9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c9e:	6193      	str	r3, [r2, #24]
 8002ca0:	4b18      	ldr	r3, [pc, #96]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cac:	4b15      	ldr	r3, [pc, #84]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	4a14      	ldr	r2, [pc, #80]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002cb2:	f043 0304 	orr.w	r3, r3, #4
 8002cb6:	6193      	str	r3, [r2, #24]
 8002cb8:	4b12      	ldr	r3, [pc, #72]	@ (8002d04 <HAL_UART_MspInit+0x90>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002cc4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002cc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd2:	f107 0310 	add.w	r3, r7, #16
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	480b      	ldr	r0, [pc, #44]	@ (8002d08 <HAL_UART_MspInit+0x94>)
 8002cda:	f003 fe65 	bl	80069a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ce2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cec:	f107 0310 	add.w	r3, r7, #16
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4805      	ldr	r0, [pc, #20]	@ (8002d08 <HAL_UART_MspInit+0x94>)
 8002cf4:	f003 fe58 	bl	80069a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	3720      	adds	r7, #32
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40013800 	.word	0x40013800
 8002d04:	40021000 	.word	0x40021000
 8002d08:	40010800 	.word	0x40010800

08002d0c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002d0c:	f7ff fc18 	bl	8002540 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d10:	480b      	ldr	r0, [pc, #44]	@ (8002d40 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002d12:	490c      	ldr	r1, [pc, #48]	@ (8002d44 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002d14:	4a0c      	ldr	r2, [pc, #48]	@ (8002d48 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d18:	e002      	b.n	8002d20 <LoopCopyDataInit>

08002d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d1e:	3304      	adds	r3, #4

08002d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d24:	d3f9      	bcc.n	8002d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d26:	4a09      	ldr	r2, [pc, #36]	@ (8002d4c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002d28:	4c09      	ldr	r4, [pc, #36]	@ (8002d50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d2c:	e001      	b.n	8002d32 <LoopFillZerobss>

08002d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d30:	3204      	adds	r2, #4

08002d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d34:	d3fb      	bcc.n	8002d2e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d36:	f007 fd3f 	bl	800a7b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d3a:	f7fe fd85 	bl	8001848 <main>
  bx lr
 8002d3e:	4770      	bx	lr
  ldr r0, =_sdata
 8002d40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d44:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002d48:	08011390 	.word	0x08011390
  ldr r2, =_sbss
 8002d4c:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002d50:	200005e0 	.word	0x200005e0

08002d54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d54:	e7fe      	b.n	8002d54 <ADC1_2_IRQHandler>

08002d56 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8002d5a:	2011      	movs	r0, #17
 8002d5c:	f002 fc38 	bl	80055d0 <lcd_wr_regno>

     delay_ms(120);
 8002d60:	2078      	movs	r0, #120	@ 0x78
 8002d62:	f006 fd1b 	bl	800979c <delay_ms>

    lcd_wr_regno(0x36);
 8002d66:	2036      	movs	r0, #54	@ 0x36
 8002d68:	f002 fc32 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	f002 fc1b 	bl	80055a8 <lcd_wr_data>


    lcd_wr_regno(0x3A);
 8002d72:	203a      	movs	r0, #58	@ 0x3a
 8002d74:	f002 fc2c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0X05);
 8002d78:	2005      	movs	r0, #5
 8002d7a:	f002 fc15 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002d7e:	20b2      	movs	r0, #178	@ 0xb2
 8002d80:	f002 fc26 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002d84:	200c      	movs	r0, #12
 8002d86:	f002 fc0f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8002d8a:	200c      	movs	r0, #12
 8002d8c:	f002 fc0c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002d90:	2000      	movs	r0, #0
 8002d92:	f002 fc09 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002d96:	2033      	movs	r0, #51	@ 0x33
 8002d98:	f002 fc06 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002d9c:	2033      	movs	r0, #51	@ 0x33
 8002d9e:	f002 fc03 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8002da2:	20b7      	movs	r0, #183	@ 0xb7
 8002da4:	f002 fc14 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x35);
 8002da8:	2035      	movs	r0, #53	@ 0x35
 8002daa:	f002 fbfd 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8002dae:	20bb      	movs	r0, #187	@ 0xbb
 8002db0:	f002 fc0e 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8002db4:	2032      	movs	r0, #50	@ 0x32
 8002db6:	f002 fbf7 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8002dba:	20c0      	movs	r0, #192	@ 0xc0
 8002dbc:	f002 fc08 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002dc0:	200c      	movs	r0, #12
 8002dc2:	f002 fbf1 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8002dc6:	20c2      	movs	r0, #194	@ 0xc2
 8002dc8:	f002 fc02 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8002dcc:	2001      	movs	r0, #1
 8002dce:	f002 fbeb 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 8002dd2:	20c3      	movs	r0, #195	@ 0xc3
 8002dd4:	f002 fbfc 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8002dd8:	2010      	movs	r0, #16
 8002dda:	f002 fbe5 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 8002dde:	20c4      	movs	r0, #196	@ 0xc4
 8002de0:	f002 fbf6 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8002de4:	2020      	movs	r0, #32
 8002de6:	f002 fbdf 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8002dea:	20c6      	movs	r0, #198	@ 0xc6
 8002dec:	f002 fbf0 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0f);
 8002df0:	200f      	movs	r0, #15
 8002df2:	f002 fbd9 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8002df6:	20d0      	movs	r0, #208	@ 0xd0
 8002df8:	f002 fbea 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8002dfc:	20a4      	movs	r0, #164	@ 0xa4
 8002dfe:	f002 fbd3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8002e02:	20a1      	movs	r0, #161	@ 0xa1
 8002e04:	f002 fbd0 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8002e08:	20e0      	movs	r0, #224	@ 0xe0
 8002e0a:	f002 fbe1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002e0e:	20d0      	movs	r0, #208	@ 0xd0
 8002e10:	f002 fbca 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e14:	2000      	movs	r0, #0
 8002e16:	f002 fbc7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002e1a:	2002      	movs	r0, #2
 8002e1c:	f002 fbc4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002e20:	2007      	movs	r0, #7
 8002e22:	f002 fbc1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002e26:	200a      	movs	r0, #10
 8002e28:	f002 fbbe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002e2c:	2028      	movs	r0, #40	@ 0x28
 8002e2e:	f002 fbbb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8002e32:	2032      	movs	r0, #50	@ 0x32
 8002e34:	f002 fbb8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0X44);
 8002e38:	2044      	movs	r0, #68	@ 0x44
 8002e3a:	f002 fbb5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x42);
 8002e3e:	2042      	movs	r0, #66	@ 0x42
 8002e40:	f002 fbb2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8002e44:	2006      	movs	r0, #6
 8002e46:	f002 fbaf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002e4a:	200e      	movs	r0, #14
 8002e4c:	f002 fbac 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x12);
 8002e50:	2012      	movs	r0, #18
 8002e52:	f002 fba9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8002e56:	2014      	movs	r0, #20
 8002e58:	f002 fba6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002e5c:	2017      	movs	r0, #23
 8002e5e:	f002 fba3 	bl	80055a8 <lcd_wr_data>


    lcd_wr_regno(0XE1);  /* Set Gamma */
 8002e62:	20e1      	movs	r0, #225	@ 0xe1
 8002e64:	f002 fbb4 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xd0);
 8002e68:	20d0      	movs	r0, #208	@ 0xd0
 8002e6a:	f002 fb9d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002e6e:	2000      	movs	r0, #0
 8002e70:	f002 fb9a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002e74:	2002      	movs	r0, #2
 8002e76:	f002 fb97 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8002e7a:	2007      	movs	r0, #7
 8002e7c:	f002 fb94 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8002e80:	200a      	movs	r0, #10
 8002e82:	f002 fb91 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8002e86:	2028      	movs	r0, #40	@ 0x28
 8002e88:	f002 fb8e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x31);
 8002e8c:	2031      	movs	r0, #49	@ 0x31
 8002e8e:	f002 fb8b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8002e92:	2054      	movs	r0, #84	@ 0x54
 8002e94:	f002 fb88 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x47);
 8002e98:	2047      	movs	r0, #71	@ 0x47
 8002e9a:	f002 fb85 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8002e9e:	200e      	movs	r0, #14
 8002ea0:	f002 fb82 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1c);
 8002ea4:	201c      	movs	r0, #28
 8002ea6:	f002 fb7f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8002eaa:	2017      	movs	r0, #23
 8002eac:	f002 fb7c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1b);
 8002eb0:	201b      	movs	r0, #27
 8002eb2:	f002 fb79 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1e);
 8002eb6:	201e      	movs	r0, #30
 8002eb8:	f002 fb76 	bl	80055a8 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 8002ebc:	202a      	movs	r0, #42	@ 0x2a
 8002ebe:	f002 fb87 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f002 fb70 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ec8:	2000      	movs	r0, #0
 8002eca:	f002 fb6d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ece:	2000      	movs	r0, #0
 8002ed0:	f002 fb6a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8002ed4:	20ef      	movs	r0, #239	@ 0xef
 8002ed6:	f002 fb67 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8002eda:	202b      	movs	r0, #43	@ 0x2b
 8002edc:	f002 fb78 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	f002 fb61 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002ee6:	2000      	movs	r0, #0
 8002ee8:	f002 fb5e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8002eec:	2001      	movs	r0, #1
 8002eee:	f002 fb5b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8002ef2:	203f      	movs	r0, #63	@ 0x3f
 8002ef4:	f002 fb58 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8002ef8:	2029      	movs	r0, #41	@ 0x29
 8002efa:	f002 fb69 	bl	80055d0 <lcd_wr_regno>
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}

08002f02 <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 8002f06:	20cf      	movs	r0, #207	@ 0xcf
 8002f08:	f002 fb62 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f0c:	2000      	movs	r0, #0
 8002f0e:	f002 fb4b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC1);
 8002f12:	20c1      	movs	r0, #193	@ 0xc1
 8002f14:	f002 fb48 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0X30);
 8002f18:	2030      	movs	r0, #48	@ 0x30
 8002f1a:	f002 fb45 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xED);
 8002f1e:	20ed      	movs	r0, #237	@ 0xed
 8002f20:	f002 fb56 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x64);
 8002f24:	2064      	movs	r0, #100	@ 0x64
 8002f26:	f002 fb3f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8002f2a:	2003      	movs	r0, #3
 8002f2c:	f002 fb3c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0X12);
 8002f30:	2012      	movs	r0, #18
 8002f32:	f002 fb39 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0X81);
 8002f36:	2081      	movs	r0, #129	@ 0x81
 8002f38:	f002 fb36 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8002f3c:	20e8      	movs	r0, #232	@ 0xe8
 8002f3e:	f002 fb47 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x85);
 8002f42:	2085      	movs	r0, #133	@ 0x85
 8002f44:	f002 fb30 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8002f48:	2010      	movs	r0, #16
 8002f4a:	f002 fb2d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8002f4e:	207a      	movs	r0, #122	@ 0x7a
 8002f50:	f002 fb2a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8002f54:	20cb      	movs	r0, #203	@ 0xcb
 8002f56:	f002 fb3b 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x39);
 8002f5a:	2039      	movs	r0, #57	@ 0x39
 8002f5c:	f002 fb24 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8002f60:	202c      	movs	r0, #44	@ 0x2c
 8002f62:	f002 fb21 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f66:	2000      	movs	r0, #0
 8002f68:	f002 fb1e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8002f6c:	2034      	movs	r0, #52	@ 0x34
 8002f6e:	f002 fb1b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8002f72:	2002      	movs	r0, #2
 8002f74:	f002 fb18 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 8002f78:	20f7      	movs	r0, #247	@ 0xf7
 8002f7a:	f002 fb29 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 8002f7e:	2020      	movs	r0, #32
 8002f80:	f002 fb12 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 8002f84:	20ea      	movs	r0, #234	@ 0xea
 8002f86:	f002 fb23 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	f002 fb0c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002f90:	2000      	movs	r0, #0
 8002f92:	f002 fb09 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 8002f96:	20c0      	movs	r0, #192	@ 0xc0
 8002f98:	f002 fb1a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 8002f9c:	201b      	movs	r0, #27
 8002f9e:	f002 fb03 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 8002fa2:	20c1      	movs	r0, #193	@ 0xc1
 8002fa4:	f002 fb14 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 8002fa8:	2001      	movs	r0, #1
 8002faa:	f002 fafd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 8002fae:	20c5      	movs	r0, #197	@ 0xc5
 8002fb0:	f002 fb0e 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 8002fb4:	2030      	movs	r0, #48	@ 0x30
 8002fb6:	f002 faf7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 8002fba:	2030      	movs	r0, #48	@ 0x30
 8002fbc:	f002 faf4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 8002fc0:	20c7      	movs	r0, #199	@ 0xc7
 8002fc2:	f002 fb05 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0XB7);
 8002fc6:	20b7      	movs	r0, #183	@ 0xb7
 8002fc8:	f002 faee 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 8002fcc:	2036      	movs	r0, #54	@ 0x36
 8002fce:	f002 faff 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x48);
 8002fd2:	2048      	movs	r0, #72	@ 0x48
 8002fd4:	f002 fae8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8002fd8:	203a      	movs	r0, #58	@ 0x3a
 8002fda:	f002 faf9 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8002fde:	2055      	movs	r0, #85	@ 0x55
 8002fe0:	f002 fae2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 8002fe4:	20b1      	movs	r0, #177	@ 0xb1
 8002fe6:	f002 faf3 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002fea:	2000      	movs	r0, #0
 8002fec:	f002 fadc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1A);
 8002ff0:	201a      	movs	r0, #26
 8002ff2:	f002 fad9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 8002ff6:	20b6      	movs	r0, #182	@ 0xb6
 8002ff8:	f002 faea 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8002ffc:	200a      	movs	r0, #10
 8002ffe:	f002 fad3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003002:	20a2      	movs	r0, #162	@ 0xa2
 8003004:	f002 fad0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 8003008:	20f2      	movs	r0, #242	@ 0xf2
 800300a:	f002 fae1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800300e:	2000      	movs	r0, #0
 8003010:	f002 faca 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 8003014:	2026      	movs	r0, #38	@ 0x26
 8003016:	f002 fadb 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800301a:	2001      	movs	r0, #1
 800301c:	f002 fac4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 8003020:	20e0      	movs	r0, #224	@ 0xe0
 8003022:	f002 fad5 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8003026:	200f      	movs	r0, #15
 8003028:	f002 fabe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 800302c:	202a      	movs	r0, #42	@ 0x2a
 800302e:	f002 fabb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003032:	2028      	movs	r0, #40	@ 0x28
 8003034:	f002 fab8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003038:	2008      	movs	r0, #8
 800303a:	f002 fab5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 800303e:	200e      	movs	r0, #14
 8003040:	f002 fab2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003044:	2008      	movs	r0, #8
 8003046:	f002 faaf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x54);
 800304a:	2054      	movs	r0, #84	@ 0x54
 800304c:	f002 faac 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0XA9);
 8003050:	20a9      	movs	r0, #169	@ 0xa9
 8003052:	f002 faa9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003056:	2043      	movs	r0, #67	@ 0x43
 8003058:	f002 faa6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0A);
 800305c:	200a      	movs	r0, #10
 800305e:	f002 faa3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003062:	200f      	movs	r0, #15
 8003064:	f002 faa0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003068:	2000      	movs	r0, #0
 800306a:	f002 fa9d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800306e:	2000      	movs	r0, #0
 8003070:	f002 fa9a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003074:	2000      	movs	r0, #0
 8003076:	f002 fa97 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800307a:	2000      	movs	r0, #0
 800307c:	f002 fa94 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0XE1);    /* Set Gamma */
 8003080:	20e1      	movs	r0, #225	@ 0xe1
 8003082:	f002 faa5 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003086:	2000      	movs	r0, #0
 8003088:	f002 fa8e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x15);
 800308c:	2015      	movs	r0, #21
 800308e:	f002 fa8b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003092:	2017      	movs	r0, #23
 8003094:	f002 fa88 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x07);
 8003098:	2007      	movs	r0, #7
 800309a:	f002 fa85 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x11);
 800309e:	2011      	movs	r0, #17
 80030a0:	f002 fa82 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);
 80030a4:	2006      	movs	r0, #6
 80030a6:	f002 fa7f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2B);
 80030aa:	202b      	movs	r0, #43	@ 0x2b
 80030ac:	f002 fa7c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x56);
 80030b0:	2056      	movs	r0, #86	@ 0x56
 80030b2:	f002 fa79 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80030b6:	203c      	movs	r0, #60	@ 0x3c
 80030b8:	f002 fa76 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x05);
 80030bc:	2005      	movs	r0, #5
 80030be:	f002 fa73 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 80030c2:	2010      	movs	r0, #16
 80030c4:	f002 fa70 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80030c8:	200f      	movs	r0, #15
 80030ca:	f002 fa6d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80030ce:	203f      	movs	r0, #63	@ 0x3f
 80030d0:	f002 fa6a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80030d4:	203f      	movs	r0, #63	@ 0x3f
 80030d6:	f002 fa67 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 80030da:	200f      	movs	r0, #15
 80030dc:	f002 fa64 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 80030e0:	202b      	movs	r0, #43	@ 0x2b
 80030e2:	f002 fa75 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80030e6:	2000      	movs	r0, #0
 80030e8:	f002 fa5e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030ec:	2000      	movs	r0, #0
 80030ee:	f002 fa5b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80030f2:	2001      	movs	r0, #1
 80030f4:	f002 fa58 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3f);
 80030f8:	203f      	movs	r0, #63	@ 0x3f
 80030fa:	f002 fa55 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 80030fe:	202a      	movs	r0, #42	@ 0x2a
 8003100:	f002 fa66 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003104:	2000      	movs	r0, #0
 8003106:	f002 fa4f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800310a:	2000      	movs	r0, #0
 800310c:	f002 fa4c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003110:	2000      	movs	r0, #0
 8003112:	f002 fa49 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xef);
 8003116:	20ef      	movs	r0, #239	@ 0xef
 8003118:	f002 fa46 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 800311c:	2011      	movs	r0, #17
 800311e:	f002 fa57 	bl	80055d0 <lcd_wr_regno>
    delay_ms(120);
 8003122:	2078      	movs	r0, #120	@ 0x78
 8003124:	f006 fb3a 	bl	800979c <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 8003128:	2029      	movs	r0, #41	@ 0x29
 800312a:	f002 fa51 	bl	80055d0 <lcd_wr_regno>
 }
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}

08003132 <lcd_ex_nt35310_reginit>:
 * @brief       NT35310
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 8003132:	b580      	push	{r7, lr}
 8003134:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8003136:	20ed      	movs	r0, #237	@ 0xed
 8003138:	f002 fa4a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800313c:	2001      	movs	r0, #1
 800313e:	f002 fa33 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFE);
 8003142:	20fe      	movs	r0, #254	@ 0xfe
 8003144:	f002 fa30 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8003148:	20ee      	movs	r0, #238	@ 0xee
 800314a:	f002 fa41 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xDE);
 800314e:	20de      	movs	r0, #222	@ 0xde
 8003150:	f002 fa2a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003154:	2021      	movs	r0, #33	@ 0x21
 8003156:	f002 fa27 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 800315a:	20f1      	movs	r0, #241	@ 0xf1
 800315c:	f002 fa38 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003160:	2001      	movs	r0, #1
 8003162:	f002 fa21 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 8003166:	20df      	movs	r0, #223	@ 0xdf
 8003168:	f002 fa32 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x10);
 800316c:	2010      	movs	r0, #16
 800316e:	f002 fa1b 	bl	80055a8 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 8003172:	20c4      	movs	r0, #196	@ 0xc4
 8003174:	f002 fa2c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 8003178:	208f      	movs	r0, #143	@ 0x8f
 800317a:	f002 fa15 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 800317e:	20c6      	movs	r0, #198	@ 0xc6
 8003180:	f002 fa26 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003184:	2000      	movs	r0, #0
 8003186:	f002 fa0f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 800318a:	20e2      	movs	r0, #226	@ 0xe2
 800318c:	f002 fa0c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003190:	20e2      	movs	r0, #226	@ 0xe2
 8003192:	f002 fa09 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE2);
 8003196:	20e2      	movs	r0, #226	@ 0xe2
 8003198:	f002 fa06 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 800319c:	20bf      	movs	r0, #191	@ 0xbf
 800319e:	f002 fa17 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80031a2:	20aa      	movs	r0, #170	@ 0xaa
 80031a4:	f002 fa00 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80031a8:	20b0      	movs	r0, #176	@ 0xb0
 80031aa:	f002 fa11 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80031ae:	200d      	movs	r0, #13
 80031b0:	f002 f9fa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031b4:	2000      	movs	r0, #0
 80031b6:	f002 f9f7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 80031ba:	200d      	movs	r0, #13
 80031bc:	f002 f9f4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031c0:	2000      	movs	r0, #0
 80031c2:	f002 f9f1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x11);
 80031c6:	2011      	movs	r0, #17
 80031c8:	f002 f9ee 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031cc:	2000      	movs	r0, #0
 80031ce:	f002 f9eb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x19);
 80031d2:	2019      	movs	r0, #25
 80031d4:	f002 f9e8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031d8:	2000      	movs	r0, #0
 80031da:	f002 f9e5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x21);
 80031de:	2021      	movs	r0, #33	@ 0x21
 80031e0:	f002 f9e2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031e4:	2000      	movs	r0, #0
 80031e6:	f002 f9df 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2D);
 80031ea:	202d      	movs	r0, #45	@ 0x2d
 80031ec:	f002 f9dc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031f0:	2000      	movs	r0, #0
 80031f2:	f002 f9d9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3D);
 80031f6:	203d      	movs	r0, #61	@ 0x3d
 80031f8:	f002 f9d6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031fc:	2000      	movs	r0, #0
 80031fe:	f002 f9d3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003202:	205d      	movs	r0, #93	@ 0x5d
 8003204:	f002 f9d0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003208:	2000      	movs	r0, #0
 800320a:	f002 f9cd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800320e:	205d      	movs	r0, #93	@ 0x5d
 8003210:	f002 f9ca 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003214:	2000      	movs	r0, #0
 8003216:	f002 f9c7 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 800321a:	20b1      	movs	r0, #177	@ 0xb1
 800321c:	f002 f9d8 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 8003220:	2080      	movs	r0, #128	@ 0x80
 8003222:	f002 f9c1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003226:	2000      	movs	r0, #0
 8003228:	f002 f9be 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 800322c:	208b      	movs	r0, #139	@ 0x8b
 800322e:	f002 f9bb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003232:	2000      	movs	r0, #0
 8003234:	f002 f9b8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003238:	2096      	movs	r0, #150	@ 0x96
 800323a:	f002 f9b5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800323e:	2000      	movs	r0, #0
 8003240:	f002 f9b2 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003244:	20b2      	movs	r0, #178	@ 0xb2
 8003246:	f002 f9c3 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800324a:	2000      	movs	r0, #0
 800324c:	f002 f9ac 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003250:	2000      	movs	r0, #0
 8003252:	f002 f9a9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003256:	2002      	movs	r0, #2
 8003258:	f002 f9a6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800325c:	2000      	movs	r0, #0
 800325e:	f002 f9a3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003262:	2003      	movs	r0, #3
 8003264:	f002 f9a0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003268:	2000      	movs	r0, #0
 800326a:	f002 f99d 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 800326e:	20b3      	movs	r0, #179	@ 0xb3
 8003270:	f002 f9ae 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003274:	2000      	movs	r0, #0
 8003276:	f002 f997 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800327a:	2000      	movs	r0, #0
 800327c:	f002 f994 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003280:	2000      	movs	r0, #0
 8003282:	f002 f991 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003286:	2000      	movs	r0, #0
 8003288:	f002 f98e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800328c:	2000      	movs	r0, #0
 800328e:	f002 f98b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003292:	2000      	movs	r0, #0
 8003294:	f002 f988 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003298:	2000      	movs	r0, #0
 800329a:	f002 f985 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800329e:	2000      	movs	r0, #0
 80032a0:	f002 f982 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032a4:	2000      	movs	r0, #0
 80032a6:	f002 f97f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032aa:	2000      	movs	r0, #0
 80032ac:	f002 f97c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f002 f979 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032b6:	2000      	movs	r0, #0
 80032b8:	f002 f976 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032bc:	2000      	movs	r0, #0
 80032be:	f002 f973 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c2:	2000      	movs	r0, #0
 80032c4:	f002 f970 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032c8:	2000      	movs	r0, #0
 80032ca:	f002 f96d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ce:	2000      	movs	r0, #0
 80032d0:	f002 f96a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032d4:	2000      	movs	r0, #0
 80032d6:	f002 f967 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032da:	2000      	movs	r0, #0
 80032dc:	f002 f964 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032e0:	2000      	movs	r0, #0
 80032e2:	f002 f961 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032e6:	2000      	movs	r0, #0
 80032e8:	f002 f95e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032ec:	2000      	movs	r0, #0
 80032ee:	f002 f95b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f2:	2000      	movs	r0, #0
 80032f4:	f002 f958 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032f8:	2000      	movs	r0, #0
 80032fa:	f002 f955 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032fe:	2000      	movs	r0, #0
 8003300:	f002 f952 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003304:	20b4      	movs	r0, #180	@ 0xb4
 8003306:	f002 f963 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x8B);
 800330a:	208b      	movs	r0, #139	@ 0x8b
 800330c:	f002 f94c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003310:	2000      	movs	r0, #0
 8003312:	f002 f949 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003316:	2096      	movs	r0, #150	@ 0x96
 8003318:	f002 f946 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800331c:	2000      	movs	r0, #0
 800331e:	f002 f943 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA1);
 8003322:	20a1      	movs	r0, #161	@ 0xa1
 8003324:	f002 f940 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003328:	2000      	movs	r0, #0
 800332a:	f002 f93d 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 800332e:	20b5      	movs	r0, #181	@ 0xb5
 8003330:	f002 f94e 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003334:	2002      	movs	r0, #2
 8003336:	f002 f937 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800333a:	2000      	movs	r0, #0
 800333c:	f002 f934 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003340:	2003      	movs	r0, #3
 8003342:	f002 f931 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003346:	2000      	movs	r0, #0
 8003348:	f002 f92e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x04);
 800334c:	2004      	movs	r0, #4
 800334e:	f002 f92b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003352:	2000      	movs	r0, #0
 8003354:	f002 f928 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 8003358:	20b6      	movs	r0, #182	@ 0xb6
 800335a:	f002 f939 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800335e:	2000      	movs	r0, #0
 8003360:	f002 f922 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003364:	2000      	movs	r0, #0
 8003366:	f002 f91f 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 800336a:	20b7      	movs	r0, #183	@ 0xb7
 800336c:	f002 f930 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003370:	2000      	movs	r0, #0
 8003372:	f002 f919 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003376:	2000      	movs	r0, #0
 8003378:	f002 f916 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3F);
 800337c:	203f      	movs	r0, #63	@ 0x3f
 800337e:	f002 f913 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003382:	2000      	movs	r0, #0
 8003384:	f002 f910 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x5E);
 8003388:	205e      	movs	r0, #94	@ 0x5e
 800338a:	f002 f90d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800338e:	2000      	movs	r0, #0
 8003390:	f002 f90a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003394:	2064      	movs	r0, #100	@ 0x64
 8003396:	f002 f907 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800339a:	2000      	movs	r0, #0
 800339c:	f002 f904 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80033a0:	208c      	movs	r0, #140	@ 0x8c
 80033a2:	f002 f901 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033a6:	2000      	movs	r0, #0
 80033a8:	f002 f8fe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80033ac:	20ac      	movs	r0, #172	@ 0xac
 80033ae:	f002 f8fb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033b2:	2000      	movs	r0, #0
 80033b4:	f002 f8f8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80033b8:	20dc      	movs	r0, #220	@ 0xdc
 80033ba:	f002 f8f5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033be:	2000      	movs	r0, #0
 80033c0:	f002 f8f2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x70);
 80033c4:	2070      	movs	r0, #112	@ 0x70
 80033c6:	f002 f8ef 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ca:	2000      	movs	r0, #0
 80033cc:	f002 f8ec 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x90);
 80033d0:	2090      	movs	r0, #144	@ 0x90
 80033d2:	f002 f8e9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033d6:	2000      	movs	r0, #0
 80033d8:	f002 f8e6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xEB);
 80033dc:	20eb      	movs	r0, #235	@ 0xeb
 80033de:	f002 f8e3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033e2:	2000      	movs	r0, #0
 80033e4:	f002 f8e0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80033e8:	20dc      	movs	r0, #220	@ 0xdc
 80033ea:	f002 f8dd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033ee:	2000      	movs	r0, #0
 80033f0:	f002 f8da 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 80033f4:	20b8      	movs	r0, #184	@ 0xb8
 80033f6:	f002 f8eb 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033fa:	2000      	movs	r0, #0
 80033fc:	f002 f8d4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003400:	2000      	movs	r0, #0
 8003402:	f002 f8d1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003406:	2000      	movs	r0, #0
 8003408:	f002 f8ce 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800340c:	2000      	movs	r0, #0
 800340e:	f002 f8cb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003412:	2000      	movs	r0, #0
 8003414:	f002 f8c8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003418:	2000      	movs	r0, #0
 800341a:	f002 f8c5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800341e:	2000      	movs	r0, #0
 8003420:	f002 f8c2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003424:	2000      	movs	r0, #0
 8003426:	f002 f8bf 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 800342a:	20ba      	movs	r0, #186	@ 0xba
 800342c:	f002 f8d0 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x24);
 8003430:	2024      	movs	r0, #36	@ 0x24
 8003432:	f002 f8b9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003436:	2000      	movs	r0, #0
 8003438:	f002 f8b6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800343c:	2000      	movs	r0, #0
 800343e:	f002 f8b3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003442:	2000      	movs	r0, #0
 8003444:	f002 f8b0 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003448:	20c1      	movs	r0, #193	@ 0xc1
 800344a:	f002 f8c1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 800344e:	2020      	movs	r0, #32
 8003450:	f002 f8aa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003454:	2000      	movs	r0, #0
 8003456:	f002 f8a7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x54);
 800345a:	2054      	movs	r0, #84	@ 0x54
 800345c:	f002 f8a4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003460:	2000      	movs	r0, #0
 8003462:	f002 f8a1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8003466:	20ff      	movs	r0, #255	@ 0xff
 8003468:	f002 f89e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800346c:	2000      	movs	r0, #0
 800346e:	f002 f89b 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003472:	20c2      	movs	r0, #194	@ 0xc2
 8003474:	f002 f8ac 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003478:	200a      	movs	r0, #10
 800347a:	f002 f895 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800347e:	2000      	movs	r0, #0
 8003480:	f002 f892 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003484:	2004      	movs	r0, #4
 8003486:	f002 f88f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800348a:	2000      	movs	r0, #0
 800348c:	f002 f88c 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 8003490:	20c3      	movs	r0, #195	@ 0xc3
 8003492:	f002 f89d 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8003496:	203c      	movs	r0, #60	@ 0x3c
 8003498:	f002 f886 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800349c:	2000      	movs	r0, #0
 800349e:	f002 f883 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80034a2:	203a      	movs	r0, #58	@ 0x3a
 80034a4:	f002 f880 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034a8:	2000      	movs	r0, #0
 80034aa:	f002 f87d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x39);
 80034ae:	2039      	movs	r0, #57	@ 0x39
 80034b0:	f002 f87a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034b4:	2000      	movs	r0, #0
 80034b6:	f002 f877 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x37);
 80034ba:	2037      	movs	r0, #55	@ 0x37
 80034bc:	f002 f874 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034c0:	2000      	movs	r0, #0
 80034c2:	f002 f871 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80034c6:	203c      	movs	r0, #60	@ 0x3c
 80034c8:	f002 f86e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034cc:	2000      	movs	r0, #0
 80034ce:	f002 f86b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x36);
 80034d2:	2036      	movs	r0, #54	@ 0x36
 80034d4:	f002 f868 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034d8:	2000      	movs	r0, #0
 80034da:	f002 f865 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x32);
 80034de:	2032      	movs	r0, #50	@ 0x32
 80034e0:	f002 f862 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e4:	2000      	movs	r0, #0
 80034e6:	f002 f85f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 80034ea:	202f      	movs	r0, #47	@ 0x2f
 80034ec:	f002 f85c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034f0:	2000      	movs	r0, #0
 80034f2:	f002 f859 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80034f6:	202c      	movs	r0, #44	@ 0x2c
 80034f8:	f002 f856 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034fc:	2000      	movs	r0, #0
 80034fe:	f002 f853 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003502:	2029      	movs	r0, #41	@ 0x29
 8003504:	f002 f850 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003508:	2000      	movs	r0, #0
 800350a:	f002 f84d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x26);
 800350e:	2026      	movs	r0, #38	@ 0x26
 8003510:	f002 f84a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003514:	2000      	movs	r0, #0
 8003516:	f002 f847 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x24);
 800351a:	2024      	movs	r0, #36	@ 0x24
 800351c:	f002 f844 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003520:	2000      	movs	r0, #0
 8003522:	f002 f841 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003526:	2024      	movs	r0, #36	@ 0x24
 8003528:	f002 f83e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800352c:	2000      	movs	r0, #0
 800352e:	f002 f83b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003532:	2023      	movs	r0, #35	@ 0x23
 8003534:	f002 f838 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003538:	2000      	movs	r0, #0
 800353a:	f002 f835 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800353e:	203c      	movs	r0, #60	@ 0x3c
 8003540:	f002 f832 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003544:	2000      	movs	r0, #0
 8003546:	f002 f82f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800354a:	2036      	movs	r0, #54	@ 0x36
 800354c:	f002 f82c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003550:	2000      	movs	r0, #0
 8003552:	f002 f829 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003556:	2032      	movs	r0, #50	@ 0x32
 8003558:	f002 f826 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800355c:	2000      	movs	r0, #0
 800355e:	f002 f823 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003562:	202f      	movs	r0, #47	@ 0x2f
 8003564:	f002 f820 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003568:	2000      	movs	r0, #0
 800356a:	f002 f81d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 800356e:	202c      	movs	r0, #44	@ 0x2c
 8003570:	f002 f81a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003574:	2000      	movs	r0, #0
 8003576:	f002 f817 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x29);
 800357a:	2029      	movs	r0, #41	@ 0x29
 800357c:	f002 f814 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003580:	2000      	movs	r0, #0
 8003582:	f002 f811 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x26);
 8003586:	2026      	movs	r0, #38	@ 0x26
 8003588:	f002 f80e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800358c:	2000      	movs	r0, #0
 800358e:	f002 f80b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003592:	2024      	movs	r0, #36	@ 0x24
 8003594:	f002 f808 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003598:	2000      	movs	r0, #0
 800359a:	f002 f805 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x24);
 800359e:	2024      	movs	r0, #36	@ 0x24
 80035a0:	f002 f802 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a4:	2000      	movs	r0, #0
 80035a6:	f001 ffff 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80035aa:	2023      	movs	r0, #35	@ 0x23
 80035ac:	f001 fffc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035b0:	2000      	movs	r0, #0
 80035b2:	f001 fff9 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 80035b6:	20c4      	movs	r0, #196	@ 0xc4
 80035b8:	f002 f80a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x62);
 80035bc:	2062      	movs	r0, #98	@ 0x62
 80035be:	f001 fff3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035c2:	2000      	movs	r0, #0
 80035c4:	f001 fff0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x05);
 80035c8:	2005      	movs	r0, #5
 80035ca:	f001 ffed 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ce:	2000      	movs	r0, #0
 80035d0:	f001 ffea 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x84);
 80035d4:	2084      	movs	r0, #132	@ 0x84
 80035d6:	f001 ffe7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035da:	2000      	movs	r0, #0
 80035dc:	f001 ffe4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF0);
 80035e0:	20f0      	movs	r0, #240	@ 0xf0
 80035e2:	f001 ffe1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035e6:	2000      	movs	r0, #0
 80035e8:	f001 ffde 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x18);
 80035ec:	2018      	movs	r0, #24
 80035ee:	f001 ffdb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f001 ffd8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA4);
 80035f8:	20a4      	movs	r0, #164	@ 0xa4
 80035fa:	f001 ffd5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035fe:	2000      	movs	r0, #0
 8003600:	f001 ffd2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x18);
 8003604:	2018      	movs	r0, #24
 8003606:	f001 ffcf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800360a:	2000      	movs	r0, #0
 800360c:	f001 ffcc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003610:	2050      	movs	r0, #80	@ 0x50
 8003612:	f001 ffc9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003616:	2000      	movs	r0, #0
 8003618:	f001 ffc6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 800361c:	200c      	movs	r0, #12
 800361e:	f001 ffc3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003622:	2000      	movs	r0, #0
 8003624:	f001 ffc0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003628:	2017      	movs	r0, #23
 800362a:	f001 ffbd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800362e:	2000      	movs	r0, #0
 8003630:	f001 ffba 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x95);
 8003634:	2095      	movs	r0, #149	@ 0x95
 8003636:	f001 ffb7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363a:	2000      	movs	r0, #0
 800363c:	f001 ffb4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003640:	20f3      	movs	r0, #243	@ 0xf3
 8003642:	f001 ffb1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003646:	2000      	movs	r0, #0
 8003648:	f001 ffae 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE6);
 800364c:	20e6      	movs	r0, #230	@ 0xe6
 800364e:	f001 ffab 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003652:	2000      	movs	r0, #0
 8003654:	f001 ffa8 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003658:	20c5      	movs	r0, #197	@ 0xc5
 800365a:	f001 ffb9 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x32);
 800365e:	2032      	movs	r0, #50	@ 0x32
 8003660:	f001 ffa2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003664:	2000      	movs	r0, #0
 8003666:	f001 ff9f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 800366a:	2044      	movs	r0, #68	@ 0x44
 800366c:	f001 ff9c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003670:	2000      	movs	r0, #0
 8003672:	f001 ff99 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x65);
 8003676:	2065      	movs	r0, #101	@ 0x65
 8003678:	f001 ff96 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367c:	2000      	movs	r0, #0
 800367e:	f001 ff93 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003682:	2076      	movs	r0, #118	@ 0x76
 8003684:	f001 ff90 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003688:	2000      	movs	r0, #0
 800368a:	f001 ff8d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 800368e:	2088      	movs	r0, #136	@ 0x88
 8003690:	f001 ff8a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003694:	2000      	movs	r0, #0
 8003696:	f001 ff87 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 800369a:	20c6      	movs	r0, #198	@ 0xc6
 800369c:	f001 ff98 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x20);
 80036a0:	2020      	movs	r0, #32
 80036a2:	f001 ff81 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036a6:	2000      	movs	r0, #0
 80036a8:	f001 ff7e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x17);
 80036ac:	2017      	movs	r0, #23
 80036ae:	f001 ff7b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036b2:	2000      	movs	r0, #0
 80036b4:	f001 ff78 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80036b8:	2001      	movs	r0, #1
 80036ba:	f001 ff75 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036be:	2000      	movs	r0, #0
 80036c0:	f001 ff72 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 80036c4:	20c7      	movs	r0, #199	@ 0xc7
 80036c6:	f001 ff83 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80036ca:	2000      	movs	r0, #0
 80036cc:	f001 ff6c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d0:	2000      	movs	r0, #0
 80036d2:	f001 ff69 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d6:	2000      	movs	r0, #0
 80036d8:	f001 ff66 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036dc:	2000      	movs	r0, #0
 80036de:	f001 ff63 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 80036e2:	20c8      	movs	r0, #200	@ 0xc8
 80036e4:	f001 ff74 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80036e8:	2000      	movs	r0, #0
 80036ea:	f001 ff5d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ee:	2000      	movs	r0, #0
 80036f0:	f001 ff5a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f4:	2000      	movs	r0, #0
 80036f6:	f001 ff57 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036fa:	2000      	movs	r0, #0
 80036fc:	f001 ff54 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 8003700:	20c9      	movs	r0, #201	@ 0xc9
 8003702:	f001 ff65 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003706:	2000      	movs	r0, #0
 8003708:	f001 ff4e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800370c:	2000      	movs	r0, #0
 800370e:	f001 ff4b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003712:	2000      	movs	r0, #0
 8003714:	f001 ff48 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003718:	2000      	movs	r0, #0
 800371a:	f001 ff45 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800371e:	2000      	movs	r0, #0
 8003720:	f001 ff42 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003724:	2000      	movs	r0, #0
 8003726:	f001 ff3f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800372a:	2000      	movs	r0, #0
 800372c:	f001 ff3c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003730:	2000      	movs	r0, #0
 8003732:	f001 ff39 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003736:	2000      	movs	r0, #0
 8003738:	f001 ff36 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800373c:	2000      	movs	r0, #0
 800373e:	f001 ff33 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003742:	2000      	movs	r0, #0
 8003744:	f001 ff30 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003748:	2000      	movs	r0, #0
 800374a:	f001 ff2d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800374e:	2000      	movs	r0, #0
 8003750:	f001 ff2a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003754:	2000      	movs	r0, #0
 8003756:	f001 ff27 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800375a:	2000      	movs	r0, #0
 800375c:	f001 ff24 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003760:	2000      	movs	r0, #0
 8003762:	f001 ff21 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8003766:	20e0      	movs	r0, #224	@ 0xe0
 8003768:	f001 ff32 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800376c:	2016      	movs	r0, #22
 800376e:	f001 ff1b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003772:	2000      	movs	r0, #0
 8003774:	f001 ff18 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003778:	201c      	movs	r0, #28
 800377a:	f001 ff15 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800377e:	2000      	movs	r0, #0
 8003780:	f001 ff12 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003784:	2021      	movs	r0, #33	@ 0x21
 8003786:	f001 ff0f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800378a:	2000      	movs	r0, #0
 800378c:	f001 ff0c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003790:	2036      	movs	r0, #54	@ 0x36
 8003792:	f001 ff09 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003796:	2000      	movs	r0, #0
 8003798:	f001 ff06 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x46);
 800379c:	2046      	movs	r0, #70	@ 0x46
 800379e:	f001 ff03 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037a2:	2000      	movs	r0, #0
 80037a4:	f001 ff00 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x52);
 80037a8:	2052      	movs	r0, #82	@ 0x52
 80037aa:	f001 fefd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ae:	2000      	movs	r0, #0
 80037b0:	f001 fefa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x64);
 80037b4:	2064      	movs	r0, #100	@ 0x64
 80037b6:	f001 fef7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ba:	2000      	movs	r0, #0
 80037bc:	f001 fef4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80037c0:	207a      	movs	r0, #122	@ 0x7a
 80037c2:	f001 fef1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c6:	2000      	movs	r0, #0
 80037c8:	f001 feee 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80037cc:	208b      	movs	r0, #139	@ 0x8b
 80037ce:	f001 feeb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d2:	2000      	movs	r0, #0
 80037d4:	f001 fee8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 80037d8:	2099      	movs	r0, #153	@ 0x99
 80037da:	f001 fee5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037de:	2000      	movs	r0, #0
 80037e0:	f001 fee2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80037e4:	20a8      	movs	r0, #168	@ 0xa8
 80037e6:	f001 fedf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ea:	2000      	movs	r0, #0
 80037ec:	f001 fedc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 80037f0:	20b9      	movs	r0, #185	@ 0xb9
 80037f2:	f001 fed9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037f6:	2000      	movs	r0, #0
 80037f8:	f001 fed6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 80037fc:	20c4      	movs	r0, #196	@ 0xc4
 80037fe:	f001 fed3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003802:	2000      	movs	r0, #0
 8003804:	f001 fed0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003808:	20ca      	movs	r0, #202	@ 0xca
 800380a:	f001 fecd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800380e:	2000      	movs	r0, #0
 8003810:	f001 feca 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003814:	20d2      	movs	r0, #210	@ 0xd2
 8003816:	f001 fec7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800381a:	2000      	movs	r0, #0
 800381c:	f001 fec4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003820:	20d9      	movs	r0, #217	@ 0xd9
 8003822:	f001 fec1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003826:	2000      	movs	r0, #0
 8003828:	f001 febe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800382c:	20e0      	movs	r0, #224	@ 0xe0
 800382e:	f001 febb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003832:	2000      	movs	r0, #0
 8003834:	f001 feb8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003838:	20f3      	movs	r0, #243	@ 0xf3
 800383a:	f001 feb5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800383e:	2000      	movs	r0, #0
 8003840:	f001 feb2 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003844:	20e1      	movs	r0, #225	@ 0xe1
 8003846:	f001 fec3 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 800384a:	2016      	movs	r0, #22
 800384c:	f001 feac 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003850:	2000      	movs	r0, #0
 8003852:	f001 fea9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003856:	201c      	movs	r0, #28
 8003858:	f001 fea6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385c:	2000      	movs	r0, #0
 800385e:	f001 fea3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 8003862:	2022      	movs	r0, #34	@ 0x22
 8003864:	f001 fea0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003868:	2000      	movs	r0, #0
 800386a:	f001 fe9d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800386e:	2036      	movs	r0, #54	@ 0x36
 8003870:	f001 fe9a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003874:	2000      	movs	r0, #0
 8003876:	f001 fe97 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x45);
 800387a:	2045      	movs	r0, #69	@ 0x45
 800387c:	f001 fe94 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003880:	2000      	movs	r0, #0
 8003882:	f001 fe91 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x52);
 8003886:	2052      	movs	r0, #82	@ 0x52
 8003888:	f001 fe8e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800388c:	2000      	movs	r0, #0
 800388e:	f001 fe8b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003892:	2064      	movs	r0, #100	@ 0x64
 8003894:	f001 fe88 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003898:	2000      	movs	r0, #0
 800389a:	f001 fe85 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x7A);
 800389e:	207a      	movs	r0, #122	@ 0x7a
 80038a0:	f001 fe82 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a4:	2000      	movs	r0, #0
 80038a6:	f001 fe7f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x8B);
 80038aa:	208b      	movs	r0, #139	@ 0x8b
 80038ac:	f001 fe7c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b0:	2000      	movs	r0, #0
 80038b2:	f001 fe79 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 80038b6:	2099      	movs	r0, #153	@ 0x99
 80038b8:	f001 fe76 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038bc:	2000      	movs	r0, #0
 80038be:	f001 fe73 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA8);
 80038c2:	20a8      	movs	r0, #168	@ 0xa8
 80038c4:	f001 fe70 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c8:	2000      	movs	r0, #0
 80038ca:	f001 fe6d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB9);
 80038ce:	20b9      	movs	r0, #185	@ 0xb9
 80038d0:	f001 fe6a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d4:	2000      	movs	r0, #0
 80038d6:	f001 fe67 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 80038da:	20c4      	movs	r0, #196	@ 0xc4
 80038dc:	f001 fe64 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e0:	2000      	movs	r0, #0
 80038e2:	f001 fe61 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xCA);
 80038e6:	20ca      	movs	r0, #202	@ 0xca
 80038e8:	f001 fe5e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ec:	2000      	movs	r0, #0
 80038ee:	f001 fe5b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD2);
 80038f2:	20d2      	movs	r0, #210	@ 0xd2
 80038f4:	f001 fe58 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038f8:	2000      	movs	r0, #0
 80038fa:	f001 fe55 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD8);
 80038fe:	20d8      	movs	r0, #216	@ 0xd8
 8003900:	f001 fe52 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003904:	2000      	movs	r0, #0
 8003906:	f001 fe4f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800390a:	20e0      	movs	r0, #224	@ 0xe0
 800390c:	f001 fe4c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003910:	2000      	movs	r0, #0
 8003912:	f001 fe49 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003916:	20f3      	movs	r0, #243	@ 0xf3
 8003918:	f001 fe46 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800391c:	2000      	movs	r0, #0
 800391e:	f001 fe43 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003922:	20e2      	movs	r0, #226	@ 0xe2
 8003924:	f001 fe54 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003928:	2005      	movs	r0, #5
 800392a:	f001 fe3d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800392e:	2000      	movs	r0, #0
 8003930:	f001 fe3a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003934:	200b      	movs	r0, #11
 8003936:	f001 fe37 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800393a:	2000      	movs	r0, #0
 800393c:	f001 fe34 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003940:	201b      	movs	r0, #27
 8003942:	f001 fe31 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003946:	2000      	movs	r0, #0
 8003948:	f001 fe2e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x34);
 800394c:	2034      	movs	r0, #52	@ 0x34
 800394e:	f001 fe2b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003952:	2000      	movs	r0, #0
 8003954:	f001 fe28 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003958:	2044      	movs	r0, #68	@ 0x44
 800395a:	f001 fe25 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800395e:	2000      	movs	r0, #0
 8003960:	f001 fe22 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003964:	204f      	movs	r0, #79	@ 0x4f
 8003966:	f001 fe1f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800396a:	2000      	movs	r0, #0
 800396c:	f001 fe1c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x61);
 8003970:	2061      	movs	r0, #97	@ 0x61
 8003972:	f001 fe19 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003976:	2000      	movs	r0, #0
 8003978:	f001 fe16 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x79);
 800397c:	2079      	movs	r0, #121	@ 0x79
 800397e:	f001 fe13 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003982:	2000      	movs	r0, #0
 8003984:	f001 fe10 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003988:	2088      	movs	r0, #136	@ 0x88
 800398a:	f001 fe0d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800398e:	2000      	movs	r0, #0
 8003990:	f001 fe0a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003994:	2097      	movs	r0, #151	@ 0x97
 8003996:	f001 fe07 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800399a:	2000      	movs	r0, #0
 800399c:	f001 fe04 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 80039a0:	20a6      	movs	r0, #166	@ 0xa6
 80039a2:	f001 fe01 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039a6:	2000      	movs	r0, #0
 80039a8:	f001 fdfe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 80039ac:	20b7      	movs	r0, #183	@ 0xb7
 80039ae:	f001 fdfb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039b2:	2000      	movs	r0, #0
 80039b4:	f001 fdf8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 80039b8:	20c2      	movs	r0, #194	@ 0xc2
 80039ba:	f001 fdf5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039be:	2000      	movs	r0, #0
 80039c0:	f001 fdf2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 80039c4:	20c7      	movs	r0, #199	@ 0xc7
 80039c6:	f001 fdef 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ca:	2000      	movs	r0, #0
 80039cc:	f001 fdec 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 80039d0:	20d1      	movs	r0, #209	@ 0xd1
 80039d2:	f001 fde9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039d6:	2000      	movs	r0, #0
 80039d8:	f001 fde6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD6);
 80039dc:	20d6      	movs	r0, #214	@ 0xd6
 80039de:	f001 fde3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039e2:	2000      	movs	r0, #0
 80039e4:	f001 fde0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 80039e8:	20dd      	movs	r0, #221	@ 0xdd
 80039ea:	f001 fddd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ee:	2000      	movs	r0, #0
 80039f0:	f001 fdda 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 80039f4:	20f3      	movs	r0, #243	@ 0xf3
 80039f6:	f001 fdd7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039fa:	2000      	movs	r0, #0
 80039fc:	f001 fdd4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003a00:	20e3      	movs	r0, #227	@ 0xe3
 8003a02:	f001 fde5 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003a06:	2005      	movs	r0, #5
 8003a08:	f001 fdce 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	f001 fdcb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003a12:	200a      	movs	r0, #10
 8003a14:	f001 fdc8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f001 fdc5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003a1e:	201c      	movs	r0, #28
 8003a20:	f001 fdc2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a24:	2000      	movs	r0, #0
 8003a26:	f001 fdbf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003a2a:	2033      	movs	r0, #51	@ 0x33
 8003a2c:	f001 fdbc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a30:	2000      	movs	r0, #0
 8003a32:	f001 fdb9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003a36:	2044      	movs	r0, #68	@ 0x44
 8003a38:	f001 fdb6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	f001 fdb3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003a42:	2050      	movs	r0, #80	@ 0x50
 8003a44:	f001 fdb0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a48:	2000      	movs	r0, #0
 8003a4a:	f001 fdad 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x62);
 8003a4e:	2062      	movs	r0, #98	@ 0x62
 8003a50:	f001 fdaa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a54:	2000      	movs	r0, #0
 8003a56:	f001 fda7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x78);
 8003a5a:	2078      	movs	r0, #120	@ 0x78
 8003a5c:	f001 fda4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a60:	2000      	movs	r0, #0
 8003a62:	f001 fda1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003a66:	2088      	movs	r0, #136	@ 0x88
 8003a68:	f001 fd9e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a6c:	2000      	movs	r0, #0
 8003a6e:	f001 fd9b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003a72:	2097      	movs	r0, #151	@ 0x97
 8003a74:	f001 fd98 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a78:	2000      	movs	r0, #0
 8003a7a:	f001 fd95 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003a7e:	20a6      	movs	r0, #166	@ 0xa6
 8003a80:	f001 fd92 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a84:	2000      	movs	r0, #0
 8003a86:	f001 fd8f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003a8a:	20b7      	movs	r0, #183	@ 0xb7
 8003a8c:	f001 fd8c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a90:	2000      	movs	r0, #0
 8003a92:	f001 fd89 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003a96:	20c2      	movs	r0, #194	@ 0xc2
 8003a98:	f001 fd86 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a9c:	2000      	movs	r0, #0
 8003a9e:	f001 fd83 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003aa2:	20c7      	movs	r0, #199	@ 0xc7
 8003aa4:	f001 fd80 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa8:	2000      	movs	r0, #0
 8003aaa:	f001 fd7d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003aae:	20d1      	movs	r0, #209	@ 0xd1
 8003ab0:	f001 fd7a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	f001 fd77 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8003aba:	20d5      	movs	r0, #213	@ 0xd5
 8003abc:	f001 fd74 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac0:	2000      	movs	r0, #0
 8003ac2:	f001 fd71 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003ac6:	20dd      	movs	r0, #221	@ 0xdd
 8003ac8:	f001 fd6e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003acc:	2000      	movs	r0, #0
 8003ace:	f001 fd6b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003ad2:	20f3      	movs	r0, #243	@ 0xf3
 8003ad4:	f001 fd68 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad8:	2000      	movs	r0, #0
 8003ada:	f001 fd65 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8003ade:	20e4      	movs	r0, #228	@ 0xe4
 8003ae0:	f001 fd76 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003ae4:	2001      	movs	r0, #1
 8003ae6:	f001 fd5f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aea:	2000      	movs	r0, #0
 8003aec:	f001 fd5c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003af0:	2001      	movs	r0, #1
 8003af2:	f001 fd59 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af6:	2000      	movs	r0, #0
 8003af8:	f001 fd56 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003afc:	2002      	movs	r0, #2
 8003afe:	f001 fd53 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b02:	2000      	movs	r0, #0
 8003b04:	f001 fd50 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003b08:	202a      	movs	r0, #42	@ 0x2a
 8003b0a:	f001 fd4d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b0e:	2000      	movs	r0, #0
 8003b10:	f001 fd4a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003b14:	203c      	movs	r0, #60	@ 0x3c
 8003b16:	f001 fd47 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b1a:	2000      	movs	r0, #0
 8003b1c:	f001 fd44 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003b20:	204b      	movs	r0, #75	@ 0x4b
 8003b22:	f001 fd41 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b26:	2000      	movs	r0, #0
 8003b28:	f001 fd3e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003b2c:	205d      	movs	r0, #93	@ 0x5d
 8003b2e:	f001 fd3b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b32:	2000      	movs	r0, #0
 8003b34:	f001 fd38 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003b38:	2074      	movs	r0, #116	@ 0x74
 8003b3a:	f001 fd35 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b3e:	2000      	movs	r0, #0
 8003b40:	f001 fd32 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003b44:	2084      	movs	r0, #132	@ 0x84
 8003b46:	f001 fd2f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	f001 fd2c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003b50:	2093      	movs	r0, #147	@ 0x93
 8003b52:	f001 fd29 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b56:	2000      	movs	r0, #0
 8003b58:	f001 fd26 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003b5c:	20a2      	movs	r0, #162	@ 0xa2
 8003b5e:	f001 fd23 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b62:	2000      	movs	r0, #0
 8003b64:	f001 fd20 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003b68:	20b3      	movs	r0, #179	@ 0xb3
 8003b6a:	f001 fd1d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b6e:	2000      	movs	r0, #0
 8003b70:	f001 fd1a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003b74:	20be      	movs	r0, #190	@ 0xbe
 8003b76:	f001 fd17 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	f001 fd14 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003b80:	20c4      	movs	r0, #196	@ 0xc4
 8003b82:	f001 fd11 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b86:	2000      	movs	r0, #0
 8003b88:	f001 fd0e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003b8c:	20cd      	movs	r0, #205	@ 0xcd
 8003b8e:	f001 fd0b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b92:	2000      	movs	r0, #0
 8003b94:	f001 fd08 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003b98:	20d3      	movs	r0, #211	@ 0xd3
 8003b9a:	f001 fd05 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b9e:	2000      	movs	r0, #0
 8003ba0:	f001 fd02 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003ba4:	20dd      	movs	r0, #221	@ 0xdd
 8003ba6:	f001 fcff 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003baa:	2000      	movs	r0, #0
 8003bac:	f001 fcfc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003bb0:	20f3      	movs	r0, #243	@ 0xf3
 8003bb2:	f001 fcf9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	f001 fcf6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8003bbc:	20e5      	movs	r0, #229	@ 0xe5
 8003bbe:	f001 fd07 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	f001 fcf0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bc8:	2000      	movs	r0, #0
 8003bca:	f001 fced 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bce:	2000      	movs	r0, #0
 8003bd0:	f001 fcea 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	f001 fce7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003bda:	2002      	movs	r0, #2
 8003bdc:	f001 fce4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003be0:	2000      	movs	r0, #0
 8003be2:	f001 fce1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003be6:	2029      	movs	r0, #41	@ 0x29
 8003be8:	f001 fcde 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bec:	2000      	movs	r0, #0
 8003bee:	f001 fcdb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003bf2:	203c      	movs	r0, #60	@ 0x3c
 8003bf4:	f001 fcd8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bf8:	2000      	movs	r0, #0
 8003bfa:	f001 fcd5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003bfe:	204b      	movs	r0, #75	@ 0x4b
 8003c00:	f001 fcd2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c04:	2000      	movs	r0, #0
 8003c06:	f001 fccf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003c0a:	205d      	movs	r0, #93	@ 0x5d
 8003c0c:	f001 fccc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c10:	2000      	movs	r0, #0
 8003c12:	f001 fcc9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003c16:	2074      	movs	r0, #116	@ 0x74
 8003c18:	f001 fcc6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c1c:	2000      	movs	r0, #0
 8003c1e:	f001 fcc3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003c22:	2084      	movs	r0, #132	@ 0x84
 8003c24:	f001 fcc0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c28:	2000      	movs	r0, #0
 8003c2a:	f001 fcbd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003c2e:	2093      	movs	r0, #147	@ 0x93
 8003c30:	f001 fcba 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c34:	2000      	movs	r0, #0
 8003c36:	f001 fcb7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003c3a:	20a2      	movs	r0, #162	@ 0xa2
 8003c3c:	f001 fcb4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c40:	2000      	movs	r0, #0
 8003c42:	f001 fcb1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003c46:	20b3      	movs	r0, #179	@ 0xb3
 8003c48:	f001 fcae 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	f001 fcab 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003c52:	20be      	movs	r0, #190	@ 0xbe
 8003c54:	f001 fca8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c58:	2000      	movs	r0, #0
 8003c5a:	f001 fca5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003c5e:	20c4      	movs	r0, #196	@ 0xc4
 8003c60:	f001 fca2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c64:	2000      	movs	r0, #0
 8003c66:	f001 fc9f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003c6a:	20cd      	movs	r0, #205	@ 0xcd
 8003c6c:	f001 fc9c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c70:	2000      	movs	r0, #0
 8003c72:	f001 fc99 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003c76:	20d3      	movs	r0, #211	@ 0xd3
 8003c78:	f001 fc96 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c7c:	2000      	movs	r0, #0
 8003c7e:	f001 fc93 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003c82:	20dc      	movs	r0, #220	@ 0xdc
 8003c84:	f001 fc90 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c88:	2000      	movs	r0, #0
 8003c8a:	f001 fc8d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003c8e:	20f3      	movs	r0, #243	@ 0xf3
 8003c90:	f001 fc8a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c94:	2000      	movs	r0, #0
 8003c96:	f001 fc87 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8003c9a:	20e6      	movs	r0, #230	@ 0xe6
 8003c9c:	f001 fc98 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x11);
 8003ca0:	2011      	movs	r0, #17
 8003ca2:	f001 fc81 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	f001 fc7e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003cac:	2034      	movs	r0, #52	@ 0x34
 8003cae:	f001 fc7b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	f001 fc78 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003cb8:	2056      	movs	r0, #86	@ 0x56
 8003cba:	f001 fc75 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	f001 fc72 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003cc4:	2076      	movs	r0, #118	@ 0x76
 8003cc6:	f001 fc6f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cca:	2000      	movs	r0, #0
 8003ccc:	f001 fc6c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003cd0:	2077      	movs	r0, #119	@ 0x77
 8003cd2:	f001 fc69 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd6:	2000      	movs	r0, #0
 8003cd8:	f001 fc66 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003cdc:	2066      	movs	r0, #102	@ 0x66
 8003cde:	f001 fc63 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	f001 fc60 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003ce8:	2088      	movs	r0, #136	@ 0x88
 8003cea:	f001 fc5d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cee:	2000      	movs	r0, #0
 8003cf0:	f001 fc5a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003cf4:	2099      	movs	r0, #153	@ 0x99
 8003cf6:	f001 fc57 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cfa:	2000      	movs	r0, #0
 8003cfc:	f001 fc54 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003d00:	20bb      	movs	r0, #187	@ 0xbb
 8003d02:	f001 fc51 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d06:	2000      	movs	r0, #0
 8003d08:	f001 fc4e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003d0c:	2099      	movs	r0, #153	@ 0x99
 8003d0e:	f001 fc4b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d12:	2000      	movs	r0, #0
 8003d14:	f001 fc48 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003d18:	2066      	movs	r0, #102	@ 0x66
 8003d1a:	f001 fc45 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d1e:	2000      	movs	r0, #0
 8003d20:	f001 fc42 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003d24:	2055      	movs	r0, #85	@ 0x55
 8003d26:	f001 fc3f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	f001 fc3c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003d30:	2055      	movs	r0, #85	@ 0x55
 8003d32:	f001 fc39 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d36:	2000      	movs	r0, #0
 8003d38:	f001 fc36 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003d3c:	2045      	movs	r0, #69	@ 0x45
 8003d3e:	f001 fc33 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d42:	2000      	movs	r0, #0
 8003d44:	f001 fc30 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003d48:	2043      	movs	r0, #67	@ 0x43
 8003d4a:	f001 fc2d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d4e:	2000      	movs	r0, #0
 8003d50:	f001 fc2a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003d54:	2044      	movs	r0, #68	@ 0x44
 8003d56:	f001 fc27 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d5a:	2000      	movs	r0, #0
 8003d5c:	f001 fc24 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8003d60:	20e7      	movs	r0, #231	@ 0xe7
 8003d62:	f001 fc35 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003d66:	2032      	movs	r0, #50	@ 0x32
 8003d68:	f001 fc1e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d6c:	2000      	movs	r0, #0
 8003d6e:	f001 fc1b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003d72:	2055      	movs	r0, #85	@ 0x55
 8003d74:	f001 fc18 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d78:	2000      	movs	r0, #0
 8003d7a:	f001 fc15 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003d7e:	2076      	movs	r0, #118	@ 0x76
 8003d80:	f001 fc12 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d84:	2000      	movs	r0, #0
 8003d86:	f001 fc0f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003d8a:	2066      	movs	r0, #102	@ 0x66
 8003d8c:	f001 fc0c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d90:	2000      	movs	r0, #0
 8003d92:	f001 fc09 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003d96:	2067      	movs	r0, #103	@ 0x67
 8003d98:	f001 fc06 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	f001 fc03 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003da2:	2067      	movs	r0, #103	@ 0x67
 8003da4:	f001 fc00 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003da8:	2000      	movs	r0, #0
 8003daa:	f001 fbfd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003dae:	2087      	movs	r0, #135	@ 0x87
 8003db0:	f001 fbfa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db4:	2000      	movs	r0, #0
 8003db6:	f001 fbf7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003dba:	2099      	movs	r0, #153	@ 0x99
 8003dbc:	f001 fbf4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f001 fbf1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003dc6:	20bb      	movs	r0, #187	@ 0xbb
 8003dc8:	f001 fbee 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f001 fbeb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003dd2:	2099      	movs	r0, #153	@ 0x99
 8003dd4:	f001 fbe8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f001 fbe5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003dde:	2077      	movs	r0, #119	@ 0x77
 8003de0:	f001 fbe2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de4:	2000      	movs	r0, #0
 8003de6:	f001 fbdf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003dea:	2044      	movs	r0, #68	@ 0x44
 8003dec:	f001 fbdc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003df0:	2000      	movs	r0, #0
 8003df2:	f001 fbd9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003df6:	2056      	movs	r0, #86	@ 0x56
 8003df8:	f001 fbd6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dfc:	2000      	movs	r0, #0
 8003dfe:	f001 fbd3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x23);
 8003e02:	2023      	movs	r0, #35	@ 0x23
 8003e04:	f001 fbd0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e08:	2000      	movs	r0, #0
 8003e0a:	f001 fbcd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003e0e:	2033      	movs	r0, #51	@ 0x33
 8003e10:	f001 fbca 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e14:	2000      	movs	r0, #0
 8003e16:	f001 fbc7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003e1a:	2045      	movs	r0, #69	@ 0x45
 8003e1c:	f001 fbc4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e20:	2000      	movs	r0, #0
 8003e22:	f001 fbc1 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8003e26:	20e8      	movs	r0, #232	@ 0xe8
 8003e28:	f001 fbd2 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003e2c:	2000      	movs	r0, #0
 8003e2e:	f001 fbbb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e32:	2000      	movs	r0, #0
 8003e34:	f001 fbb8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003e38:	2099      	movs	r0, #153	@ 0x99
 8003e3a:	f001 fbb5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e3e:	2000      	movs	r0, #0
 8003e40:	f001 fbb2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003e44:	2087      	movs	r0, #135	@ 0x87
 8003e46:	f001 fbaf 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	f001 fbac 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003e50:	2088      	movs	r0, #136	@ 0x88
 8003e52:	f001 fba9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e56:	2000      	movs	r0, #0
 8003e58:	f001 fba6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003e5c:	2077      	movs	r0, #119	@ 0x77
 8003e5e:	f001 fba3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e62:	2000      	movs	r0, #0
 8003e64:	f001 fba0 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003e68:	2066      	movs	r0, #102	@ 0x66
 8003e6a:	f001 fb9d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e6e:	2000      	movs	r0, #0
 8003e70:	f001 fb9a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003e74:	2088      	movs	r0, #136	@ 0x88
 8003e76:	f001 fb97 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e7a:	2000      	movs	r0, #0
 8003e7c:	f001 fb94 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xAA);
 8003e80:	20aa      	movs	r0, #170	@ 0xaa
 8003e82:	f001 fb91 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e86:	2000      	movs	r0, #0
 8003e88:	f001 fb8e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003e8c:	20bb      	movs	r0, #187	@ 0xbb
 8003e8e:	f001 fb8b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e92:	2000      	movs	r0, #0
 8003e94:	f001 fb88 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003e98:	2099      	movs	r0, #153	@ 0x99
 8003e9a:	f001 fb85 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e9e:	2000      	movs	r0, #0
 8003ea0:	f001 fb82 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003ea4:	2066      	movs	r0, #102	@ 0x66
 8003ea6:	f001 fb7f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eaa:	2000      	movs	r0, #0
 8003eac:	f001 fb7c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003eb0:	2055      	movs	r0, #85	@ 0x55
 8003eb2:	f001 fb79 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	f001 fb76 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003ebc:	2055      	movs	r0, #85	@ 0x55
 8003ebe:	f001 fb73 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ec2:	2000      	movs	r0, #0
 8003ec4:	f001 fb70 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003ec8:	2044      	movs	r0, #68	@ 0x44
 8003eca:	f001 fb6d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ece:	2000      	movs	r0, #0
 8003ed0:	f001 fb6a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003ed4:	2044      	movs	r0, #68	@ 0x44
 8003ed6:	f001 fb67 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eda:	2000      	movs	r0, #0
 8003edc:	f001 fb64 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003ee0:	2055      	movs	r0, #85	@ 0x55
 8003ee2:	f001 fb61 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ee6:	2000      	movs	r0, #0
 8003ee8:	f001 fb5e 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8003eec:	20e9      	movs	r0, #233	@ 0xe9
 8003eee:	f001 fb6f 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003ef2:	20aa      	movs	r0, #170	@ 0xaa
 8003ef4:	f001 fb58 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ef8:	2000      	movs	r0, #0
 8003efa:	f001 fb55 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003efe:	2000      	movs	r0, #0
 8003f00:	f001 fb52 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f04:	2000      	movs	r0, #0
 8003f06:	f001 fb4f 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8003f0a:	2000      	movs	r0, #0
 8003f0c:	f001 fb60 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xAA);
 8003f10:	20aa      	movs	r0, #170	@ 0xaa
 8003f12:	f001 fb49 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 8003f16:	20cf      	movs	r0, #207	@ 0xcf
 8003f18:	f001 fb5a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003f1c:	2000      	movs	r0, #0
 8003f1e:	f001 fb43 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f22:	2000      	movs	r0, #0
 8003f24:	f001 fb40 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f28:	2000      	movs	r0, #0
 8003f2a:	f001 fb3d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f2e:	2000      	movs	r0, #0
 8003f30:	f001 fb3a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f34:	2000      	movs	r0, #0
 8003f36:	f001 fb37 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f3a:	2000      	movs	r0, #0
 8003f3c:	f001 fb34 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f40:	2000      	movs	r0, #0
 8003f42:	f001 fb31 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f46:	2000      	movs	r0, #0
 8003f48:	f001 fb2e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f4c:	2000      	movs	r0, #0
 8003f4e:	f001 fb2b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f52:	2000      	movs	r0, #0
 8003f54:	f001 fb28 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f58:	2000      	movs	r0, #0
 8003f5a:	f001 fb25 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f5e:	2000      	movs	r0, #0
 8003f60:	f001 fb22 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f64:	2000      	movs	r0, #0
 8003f66:	f001 fb1f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f6a:	2000      	movs	r0, #0
 8003f6c:	f001 fb1c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f70:	2000      	movs	r0, #0
 8003f72:	f001 fb19 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f76:	2000      	movs	r0, #0
 8003f78:	f001 fb16 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	f001 fb13 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8003f82:	20f0      	movs	r0, #240	@ 0xf0
 8003f84:	f001 fb24 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003f88:	2000      	movs	r0, #0
 8003f8a:	f001 fb0d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003f8e:	2050      	movs	r0, #80	@ 0x50
 8003f90:	f001 fb0a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f94:	2000      	movs	r0, #0
 8003f96:	f001 fb07 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	f001 fb04 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	f001 fb01 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 8003fa6:	20f3      	movs	r0, #243	@ 0xf3
 8003fa8:	f001 fb12 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003fac:	2000      	movs	r0, #0
 8003fae:	f001 fafb 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 8003fb2:	20f9      	movs	r0, #249	@ 0xf9
 8003fb4:	f001 fb0c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x06);
 8003fb8:	2006      	movs	r0, #6
 8003fba:	f001 faf5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003fbe:	2010      	movs	r0, #16
 8003fc0:	f001 faf2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003fc4:	2029      	movs	r0, #41	@ 0x29
 8003fc6:	f001 faef 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fca:	2000      	movs	r0, #0
 8003fcc:	f001 faec 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8003fd0:	203a      	movs	r0, #58	@ 0x3a
 8003fd2:	f001 fafd 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8003fd6:	2055      	movs	r0, #85	@ 0x55
 8003fd8:	f001 fae6 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8003fdc:	2011      	movs	r0, #17
 8003fde:	f001 faf7 	bl	80055d0 <lcd_wr_regno>
    delay_ms(100);
 8003fe2:	2064      	movs	r0, #100	@ 0x64
 8003fe4:	f005 fbda 	bl	800979c <delay_ms>
    lcd_wr_regno(0x29);
 8003fe8:	2029      	movs	r0, #41	@ 0x29
 8003fea:	f001 faf1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_regno(0x35);
 8003fee:	2035      	movs	r0, #53	@ 0x35
 8003ff0:	f001 faee 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003ff4:	2000      	movs	r0, #0
 8003ff6:	f001 fad7 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x51);
 8003ffa:	2051      	movs	r0, #81	@ 0x51
 8003ffc:	f001 fae8 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8004000:	20ff      	movs	r0, #255	@ 0xff
 8004002:	f001 fad1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x53);
 8004006:	2053      	movs	r0, #83	@ 0x53
 8004008:	f001 fae2 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x2C);
 800400c:	202c      	movs	r0, #44	@ 0x2c
 800400e:	f001 facb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x55);
 8004012:	2055      	movs	r0, #85	@ 0x55
 8004014:	f001 fadc 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x82);
 8004018:	2082      	movs	r0, #130	@ 0x82
 800401a:	f001 fac5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 800401e:	202c      	movs	r0, #44	@ 0x2c
 8004020:	f001 fad6 	bl	80055d0 <lcd_wr_regno>
}
 8004024:	bf00      	nop
 8004026:	bd80      	pop	{r7, pc}

08004028 <lcd_ex_st7796_reginit>:
 * @brief       ST7796
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 800402c:	2011      	movs	r0, #17
 800402e:	f001 facf 	bl	80055d0 <lcd_wr_regno>

    delay_ms(120);
 8004032:	2078      	movs	r0, #120	@ 0x78
 8004034:	f005 fbb2 	bl	800979c <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 8004038:	2036      	movs	r0, #54	@ 0x36
 800403a:	f001 fac9 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x48);
 800403e:	2048      	movs	r0, #72	@ 0x48
 8004040:	f001 fab2 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8004044:	203a      	movs	r0, #58	@ 0x3a
 8004046:	f001 fac3 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 800404a:	2055      	movs	r0, #85	@ 0x55
 800404c:	f001 faac 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004050:	20f0      	movs	r0, #240	@ 0xf0
 8004052:	f001 fabd 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xC3);
 8004056:	20c3      	movs	r0, #195	@ 0xc3
 8004058:	f001 faa6 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800405c:	20f0      	movs	r0, #240	@ 0xf0
 800405e:	f001 fab7 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x96);
 8004062:	2096      	movs	r0, #150	@ 0x96
 8004064:	f001 faa0 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8004068:	20b4      	movs	r0, #180	@ 0xb4
 800406a:	f001 fab1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 800406e:	2001      	movs	r0, #1
 8004070:	f001 fa9a 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 8004074:	20b6      	movs	r0, #182	@ 0xb6
 8004076:	f001 faab 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0A);
 800407a:	200a      	movs	r0, #10
 800407c:	f001 fa94 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8004080:	20a2      	movs	r0, #162	@ 0xa2
 8004082:	f001 fa91 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8004086:	20b7      	movs	r0, #183	@ 0xb7
 8004088:	f001 faa2 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xC6);
 800408c:	20c6      	movs	r0, #198	@ 0xc6
 800408e:	f001 fa8b 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 8004092:	20b9      	movs	r0, #185	@ 0xb9
 8004094:	f001 fa9c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x02);
 8004098:	2002      	movs	r0, #2
 800409a:	f001 fa85 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xE0);
 800409e:	20e0      	movs	r0, #224	@ 0xe0
 80040a0:	f001 fa82 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80040a4:	20c0      	movs	r0, #192	@ 0xc0
 80040a6:	f001 fa93 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80040aa:	2080      	movs	r0, #128	@ 0x80
 80040ac:	f001 fa7c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x16);
 80040b0:	2016      	movs	r0, #22
 80040b2:	f001 fa79 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 80040b6:	20c1      	movs	r0, #193	@ 0xc1
 80040b8:	f001 fa8a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x19);
 80040bc:	2019      	movs	r0, #25
 80040be:	f001 fa73 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80040c2:	20c2      	movs	r0, #194	@ 0xc2
 80040c4:	f001 fa84 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xA7);
 80040c8:	20a7      	movs	r0, #167	@ 0xa7
 80040ca:	f001 fa6d 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 80040ce:	20c5      	movs	r0, #197	@ 0xc5
 80040d0:	f001 fa7e 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x16);
 80040d4:	2016      	movs	r0, #22
 80040d6:	f001 fa67 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 80040da:	20e8      	movs	r0, #232	@ 0xe8
 80040dc:	f001 fa78 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x40);
 80040e0:	2040      	movs	r0, #64	@ 0x40
 80040e2:	f001 fa61 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x8A);
 80040e6:	208a      	movs	r0, #138	@ 0x8a
 80040e8:	f001 fa5e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040ec:	2000      	movs	r0, #0
 80040ee:	f001 fa5b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f001 fa58 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x29);
 80040f8:	2029      	movs	r0, #41	@ 0x29
 80040fa:	f001 fa55 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x19);
 80040fe:	2019      	movs	r0, #25
 8004100:	f001 fa52 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xA5);
 8004104:	20a5      	movs	r0, #165	@ 0xa5
 8004106:	f001 fa4f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x33);
 800410a:	2033      	movs	r0, #51	@ 0x33
 800410c:	f001 fa4c 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 8004110:	20e0      	movs	r0, #224	@ 0xe0
 8004112:	f001 fa5d 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8004116:	20f0      	movs	r0, #240	@ 0xf0
 8004118:	f001 fa46 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x07);
 800411c:	2007      	movs	r0, #7
 800411e:	f001 fa43 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0D);
 8004122:	200d      	movs	r0, #13
 8004124:	f001 fa40 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x04);
 8004128:	2004      	movs	r0, #4
 800412a:	f001 fa3d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x05);
 800412e:	2005      	movs	r0, #5
 8004130:	f001 fa3a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004134:	2014      	movs	r0, #20
 8004136:	f001 fa37 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x36);
 800413a:	2036      	movs	r0, #54	@ 0x36
 800413c:	f001 fa34 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x54);
 8004140:	2054      	movs	r0, #84	@ 0x54
 8004142:	f001 fa31 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8004146:	204c      	movs	r0, #76	@ 0x4c
 8004148:	f001 fa2e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x38);
 800414c:	2038      	movs	r0, #56	@ 0x38
 800414e:	f001 fa2b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x13);
 8004152:	2013      	movs	r0, #19
 8004154:	f001 fa28 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004158:	2014      	movs	r0, #20
 800415a:	f001 fa25 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2E);
 800415e:	202e      	movs	r0, #46	@ 0x2e
 8004160:	f001 fa22 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x34);
 8004164:	2034      	movs	r0, #52	@ 0x34
 8004166:	f001 fa1f 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 800416a:	20e1      	movs	r0, #225	@ 0xe1
 800416c:	f001 fa30 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8004170:	20f0      	movs	r0, #240	@ 0xf0
 8004172:	f001 fa19 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 8004176:	2010      	movs	r0, #16
 8004178:	f001 fa16 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x14);
 800417c:	2014      	movs	r0, #20
 800417e:	f001 fa13 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);
 8004182:	200e      	movs	r0, #14
 8004184:	f001 fa10 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8004188:	200c      	movs	r0, #12
 800418a:	f001 fa0d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x08);
 800418e:	2008      	movs	r0, #8
 8004190:	f001 fa0a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x35);
 8004194:	2035      	movs	r0, #53	@ 0x35
 8004196:	f001 fa07 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x44);
 800419a:	2044      	movs	r0, #68	@ 0x44
 800419c:	f001 fa04 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x4C);
 80041a0:	204c      	movs	r0, #76	@ 0x4c
 80041a2:	f001 fa01 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x26);
 80041a6:	2026      	movs	r0, #38	@ 0x26
 80041a8:	f001 f9fe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 80041ac:	2010      	movs	r0, #16
 80041ae:	f001 f9fb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x12);
 80041b2:	2012      	movs	r0, #18
 80041b4:	f001 f9f8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80041b8:	202c      	movs	r0, #44	@ 0x2c
 80041ba:	f001 f9f5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x32);
 80041be:	2032      	movs	r0, #50	@ 0x32
 80041c0:	f001 f9f2 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80041c4:	20f0      	movs	r0, #240	@ 0xf0
 80041c6:	f001 fa03 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80041ca:	203c      	movs	r0, #60	@ 0x3c
 80041cc:	f001 f9ec 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80041d0:	20f0      	movs	r0, #240	@ 0xf0
 80041d2:	f001 f9fd 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x69);
 80041d6:	2069      	movs	r0, #105	@ 0x69
 80041d8:	f001 f9e6 	bl	80055a8 <lcd_wr_data>

    delay_ms(120);
 80041dc:	2078      	movs	r0, #120	@ 0x78
 80041de:	f005 fadd 	bl	800979c <delay_ms>

    lcd_wr_regno(0x21);
 80041e2:	2021      	movs	r0, #33	@ 0x21
 80041e4:	f001 f9f4 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_regno(0x29);
 80041e8:	2029      	movs	r0, #41	@ 0x29
 80041ea:	f001 f9f1 	bl	80055d0 <lcd_wr_regno>
}
 80041ee:	bf00      	nop
 80041f0:	bd80      	pop	{r7, pc}

080041f2 <lcd_ex_nt35510_reginit>:
 * @brief       NT35510
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 80041f6:	2155      	movs	r1, #85	@ 0x55
 80041f8:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 80041fc:	f001 f9fc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004200:	21aa      	movs	r1, #170	@ 0xaa
 8004202:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8004206:	f001 f9f7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 800420a:	2152      	movs	r1, #82	@ 0x52
 800420c:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8004210:	f001 f9f2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004214:	2108      	movs	r1, #8
 8004216:	f24f 0003 	movw	r0, #61443	@ 0xf003
 800421a:	f001 f9ed 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 800421e:	2101      	movs	r1, #1
 8004220:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8004224:	f001 f9e8 	bl	80055f8 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8004228:	210d      	movs	r1, #13
 800422a:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 800422e:	f001 f9e3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 8004232:	210d      	movs	r1, #13
 8004234:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8004238:	f001 f9de 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 800423c:	210d      	movs	r1, #13
 800423e:	f24b 0002 	movw	r0, #45058	@ 0xb002
 8004242:	f001 f9d9 	bl	80055f8 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8004246:	2134      	movs	r1, #52	@ 0x34
 8004248:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 800424c:	f001 f9d4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 8004250:	2134      	movs	r1, #52	@ 0x34
 8004252:	f24b 6001 	movw	r0, #46593	@ 0xb601
 8004256:	f001 f9cf 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 800425a:	2134      	movs	r1, #52	@ 0x34
 800425c:	f24b 6002 	movw	r0, #46594	@ 0xb602
 8004260:	f001 f9ca 	bl	80055f8 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 8004264:	210d      	movs	r1, #13
 8004266:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 800426a:	f001 f9c5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 800426e:	210d      	movs	r1, #13
 8004270:	f24b 1001 	movw	r0, #45313	@ 0xb101
 8004274:	f001 f9c0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 8004278:	210d      	movs	r1, #13
 800427a:	f24b 1002 	movw	r0, #45314	@ 0xb102
 800427e:	f001 f9bb 	bl	80055f8 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 8004282:	2134      	movs	r1, #52	@ 0x34
 8004284:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 8004288:	f001 f9b6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 800428c:	2134      	movs	r1, #52	@ 0x34
 800428e:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8004292:	f001 f9b1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 8004296:	2134      	movs	r1, #52	@ 0x34
 8004298:	f24b 7002 	movw	r0, #46850	@ 0xb702
 800429c:	f001 f9ac 	bl	80055f8 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80042a0:	2100      	movs	r1, #0
 80042a2:	f44f 4032 	mov.w	r0, #45568	@ 0xb200
 80042a6:	f001 f9a7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80042aa:	2100      	movs	r1, #0
 80042ac:	f24b 2001 	movw	r0, #45569	@ 0xb201
 80042b0:	f001 f9a2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80042b4:	2100      	movs	r1, #0
 80042b6:	f24b 2002 	movw	r0, #45570	@ 0xb202
 80042ba:	f001 f99d 	bl	80055f8 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80042be:	2124      	movs	r1, #36	@ 0x24
 80042c0:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 80042c4:	f001 f998 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 80042c8:	2124      	movs	r1, #36	@ 0x24
 80042ca:	f64b 0001 	movw	r0, #47105	@ 0xb801
 80042ce:	f001 f993 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 80042d2:	2124      	movs	r1, #36	@ 0x24
 80042d4:	f64b 0002 	movw	r0, #47106	@ 0xb802
 80042d8:	f001 f98e 	bl	80055f8 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 80042dc:	2101      	movs	r1, #1
 80042de:	f44f 403f 	mov.w	r0, #48896	@ 0xbf00
 80042e2:	f001 f989 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 80042e6:	210f      	movs	r1, #15
 80042e8:	f44f 4033 	mov.w	r0, #45824	@ 0xb300
 80042ec:	f001 f984 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 80042f0:	210f      	movs	r1, #15
 80042f2:	f24b 3001 	movw	r0, #45825	@ 0xb301
 80042f6:	f001 f97f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 80042fa:	210f      	movs	r1, #15
 80042fc:	f24b 3002 	movw	r0, #45826	@ 0xb302
 8004300:	f001 f97a 	bl	80055f8 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004304:	2134      	movs	r1, #52	@ 0x34
 8004306:	f44f 4039 	mov.w	r0, #47360	@ 0xb900
 800430a:	f001 f975 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 800430e:	2134      	movs	r1, #52	@ 0x34
 8004310:	f64b 1001 	movw	r0, #47361	@ 0xb901
 8004314:	f001 f970 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004318:	2134      	movs	r1, #52	@ 0x34
 800431a:	f64b 1002 	movw	r0, #47362	@ 0xb902
 800431e:	f001 f96b 	bl	80055f8 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 8004322:	2108      	movs	r1, #8
 8004324:	f44f 4035 	mov.w	r0, #46336	@ 0xb500
 8004328:	f001 f966 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 800432c:	2108      	movs	r1, #8
 800432e:	f24b 5001 	movw	r0, #46337	@ 0xb501
 8004332:	f001 f961 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004336:	2108      	movs	r1, #8
 8004338:	f24b 5002 	movw	r0, #46338	@ 0xb502
 800433c:	f001 f95c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 8004340:	2103      	movs	r1, #3
 8004342:	f44f 4042 	mov.w	r0, #49664	@ 0xc200
 8004346:	f001 f957 	bl	80055f8 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 800434a:	2124      	movs	r1, #36	@ 0x24
 800434c:	f44f 403a 	mov.w	r0, #47616	@ 0xba00
 8004350:	f001 f952 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004354:	2124      	movs	r1, #36	@ 0x24
 8004356:	f64b 2001 	movw	r0, #47617	@ 0xba01
 800435a:	f001 f94d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 800435e:	2124      	movs	r1, #36	@ 0x24
 8004360:	f64b 2002 	movw	r0, #47618	@ 0xba02
 8004364:	f001 f948 	bl	80055f8 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 8004368:	2100      	movs	r1, #0
 800436a:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 800436e:	f001 f943 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 8004372:	2178      	movs	r1, #120	@ 0x78
 8004374:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8004378:	f001 f93e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 800437c:	2100      	movs	r1, #0
 800437e:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 8004382:	f001 f939 	bl	80055f8 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 8004386:	2100      	movs	r1, #0
 8004388:	f44f 403d 	mov.w	r0, #48384	@ 0xbd00
 800438c:	f001 f934 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 8004390:	2178      	movs	r1, #120	@ 0x78
 8004392:	f64b 5001 	movw	r0, #48385	@ 0xbd01
 8004396:	f001 f92f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 800439a:	2100      	movs	r1, #0
 800439c:	f64b 5002 	movw	r0, #48386	@ 0xbd02
 80043a0:	f001 f92a 	bl	80055f8 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80043a4:	2100      	movs	r1, #0
 80043a6:	f44f 403e 	mov.w	r0, #48640	@ 0xbe00
 80043aa:	f001 f925 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80043ae:	2164      	movs	r1, #100	@ 0x64
 80043b0:	f64b 6001 	movw	r0, #48641	@ 0xbe01
 80043b4:	f001 f920 	bl	80055f8 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80043b8:	2100      	movs	r1, #0
 80043ba:	f44f 4051 	mov.w	r0, #53504	@ 0xd100
 80043be:	f001 f91b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80043c2:	2133      	movs	r1, #51	@ 0x33
 80043c4:	f24d 1001 	movw	r0, #53505	@ 0xd101
 80043c8:	f001 f916 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 80043cc:	2100      	movs	r1, #0
 80043ce:	f24d 1002 	movw	r0, #53506	@ 0xd102
 80043d2:	f001 f911 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 80043d6:	2134      	movs	r1, #52	@ 0x34
 80043d8:	f24d 1003 	movw	r0, #53507	@ 0xd103
 80043dc:	f001 f90c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 80043e0:	2100      	movs	r1, #0
 80043e2:	f24d 1004 	movw	r0, #53508	@ 0xd104
 80043e6:	f001 f907 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 80043ea:	213a      	movs	r1, #58	@ 0x3a
 80043ec:	f24d 1005 	movw	r0, #53509	@ 0xd105
 80043f0:	f001 f902 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 80043f4:	2100      	movs	r1, #0
 80043f6:	f24d 1006 	movw	r0, #53510	@ 0xd106
 80043fa:	f001 f8fd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 80043fe:	214a      	movs	r1, #74	@ 0x4a
 8004400:	f24d 1007 	movw	r0, #53511	@ 0xd107
 8004404:	f001 f8f8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004408:	2100      	movs	r1, #0
 800440a:	f24d 1008 	movw	r0, #53512	@ 0xd108
 800440e:	f001 f8f3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 8004412:	215c      	movs	r1, #92	@ 0x5c
 8004414:	f24d 1009 	movw	r0, #53513	@ 0xd109
 8004418:	f001 f8ee 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 800441c:	2100      	movs	r1, #0
 800441e:	f24d 100a 	movw	r0, #53514	@ 0xd10a
 8004422:	f001 f8e9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004426:	2181      	movs	r1, #129	@ 0x81
 8004428:	f24d 100b 	movw	r0, #53515	@ 0xd10b
 800442c:	f001 f8e4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 8004430:	2100      	movs	r1, #0
 8004432:	f24d 100c 	movw	r0, #53516	@ 0xd10c
 8004436:	f001 f8df 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 800443a:	21a6      	movs	r1, #166	@ 0xa6
 800443c:	f24d 100d 	movw	r0, #53517	@ 0xd10d
 8004440:	f001 f8da 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004444:	2100      	movs	r1, #0
 8004446:	f24d 100e 	movw	r0, #53518	@ 0xd10e
 800444a:	f001 f8d5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 800444e:	21e5      	movs	r1, #229	@ 0xe5
 8004450:	f24d 100f 	movw	r0, #53519	@ 0xd10f
 8004454:	f001 f8d0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004458:	2101      	movs	r1, #1
 800445a:	f24d 1010 	movw	r0, #53520	@ 0xd110
 800445e:	f001 f8cb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 8004462:	2113      	movs	r1, #19
 8004464:	f24d 1011 	movw	r0, #53521	@ 0xd111
 8004468:	f001 f8c6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 800446c:	2101      	movs	r1, #1
 800446e:	f24d 1012 	movw	r0, #53522	@ 0xd112
 8004472:	f001 f8c1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 8004476:	2154      	movs	r1, #84	@ 0x54
 8004478:	f24d 1013 	movw	r0, #53523	@ 0xd113
 800447c:	f001 f8bc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 8004480:	2101      	movs	r1, #1
 8004482:	f24d 1014 	movw	r0, #53524	@ 0xd114
 8004486:	f001 f8b7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 800448a:	2182      	movs	r1, #130	@ 0x82
 800448c:	f24d 1015 	movw	r0, #53525	@ 0xd115
 8004490:	f001 f8b2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 8004494:	2101      	movs	r1, #1
 8004496:	f24d 1016 	movw	r0, #53526	@ 0xd116
 800449a:	f001 f8ad 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 800449e:	21ca      	movs	r1, #202	@ 0xca
 80044a0:	f24d 1017 	movw	r0, #53527	@ 0xd117
 80044a4:	f001 f8a8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80044a8:	2102      	movs	r1, #2
 80044aa:	f24d 1018 	movw	r0, #53528	@ 0xd118
 80044ae:	f001 f8a3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80044b2:	2100      	movs	r1, #0
 80044b4:	f24d 1019 	movw	r0, #53529	@ 0xd119
 80044b8:	f001 f89e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80044bc:	2102      	movs	r1, #2
 80044be:	f24d 101a 	movw	r0, #53530	@ 0xd11a
 80044c2:	f001 f899 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 80044c6:	2101      	movs	r1, #1
 80044c8:	f24d 101b 	movw	r0, #53531	@ 0xd11b
 80044cc:	f001 f894 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 80044d0:	2102      	movs	r1, #2
 80044d2:	f24d 101c 	movw	r0, #53532	@ 0xd11c
 80044d6:	f001 f88f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 80044da:	2134      	movs	r1, #52	@ 0x34
 80044dc:	f24d 101d 	movw	r0, #53533	@ 0xd11d
 80044e0:	f001 f88a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 80044e4:	2102      	movs	r1, #2
 80044e6:	f24d 101e 	movw	r0, #53534	@ 0xd11e
 80044ea:	f001 f885 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 80044ee:	2167      	movs	r1, #103	@ 0x67
 80044f0:	f24d 101f 	movw	r0, #53535	@ 0xd11f
 80044f4:	f001 f880 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 80044f8:	2102      	movs	r1, #2
 80044fa:	f24d 1020 	movw	r0, #53536	@ 0xd120
 80044fe:	f001 f87b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 8004502:	2184      	movs	r1, #132	@ 0x84
 8004504:	f24d 1021 	movw	r0, #53537	@ 0xd121
 8004508:	f001 f876 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 800450c:	2102      	movs	r1, #2
 800450e:	f24d 1022 	movw	r0, #53538	@ 0xd122
 8004512:	f001 f871 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004516:	21a4      	movs	r1, #164	@ 0xa4
 8004518:	f24d 1023 	movw	r0, #53539	@ 0xd123
 800451c:	f001 f86c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 8004520:	2102      	movs	r1, #2
 8004522:	f24d 1024 	movw	r0, #53540	@ 0xd124
 8004526:	f001 f867 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 800452a:	21b7      	movs	r1, #183	@ 0xb7
 800452c:	f24d 1025 	movw	r0, #53541	@ 0xd125
 8004530:	f001 f862 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004534:	2102      	movs	r1, #2
 8004536:	f24d 1026 	movw	r0, #53542	@ 0xd126
 800453a:	f001 f85d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 800453e:	21cf      	movs	r1, #207	@ 0xcf
 8004540:	f24d 1027 	movw	r0, #53543	@ 0xd127
 8004544:	f001 f858 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004548:	2102      	movs	r1, #2
 800454a:	f24d 1028 	movw	r0, #53544	@ 0xd128
 800454e:	f001 f853 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 8004552:	21de      	movs	r1, #222	@ 0xde
 8004554:	f24d 1029 	movw	r0, #53545	@ 0xd129
 8004558:	f001 f84e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 800455c:	2102      	movs	r1, #2
 800455e:	f24d 102a 	movw	r0, #53546	@ 0xd12a
 8004562:	f001 f849 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 8004566:	21f2      	movs	r1, #242	@ 0xf2
 8004568:	f24d 102b 	movw	r0, #53547	@ 0xd12b
 800456c:	f001 f844 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 8004570:	2102      	movs	r1, #2
 8004572:	f24d 102c 	movw	r0, #53548	@ 0xd12c
 8004576:	f001 f83f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 800457a:	21fe      	movs	r1, #254	@ 0xfe
 800457c:	f24d 102d 	movw	r0, #53549	@ 0xd12d
 8004580:	f001 f83a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 8004584:	2103      	movs	r1, #3
 8004586:	f24d 102e 	movw	r0, #53550	@ 0xd12e
 800458a:	f001 f835 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 800458e:	2110      	movs	r1, #16
 8004590:	f24d 102f 	movw	r0, #53551	@ 0xd12f
 8004594:	f001 f830 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 8004598:	2103      	movs	r1, #3
 800459a:	f24d 1030 	movw	r0, #53552	@ 0xd130
 800459e:	f001 f82b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80045a2:	2133      	movs	r1, #51	@ 0x33
 80045a4:	f24d 1031 	movw	r0, #53553	@ 0xd131
 80045a8:	f001 f826 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80045ac:	2103      	movs	r1, #3
 80045ae:	f24d 1032 	movw	r0, #53554	@ 0xd132
 80045b2:	f001 f821 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80045b6:	216d      	movs	r1, #109	@ 0x6d
 80045b8:	f24d 1033 	movw	r0, #53555	@ 0xd133
 80045bc:	f001 f81c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 80045c0:	2100      	movs	r1, #0
 80045c2:	f44f 4052 	mov.w	r0, #53760	@ 0xd200
 80045c6:	f001 f817 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 80045ca:	2133      	movs	r1, #51	@ 0x33
 80045cc:	f24d 2001 	movw	r0, #53761	@ 0xd201
 80045d0:	f001 f812 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 80045d4:	2100      	movs	r1, #0
 80045d6:	f24d 2002 	movw	r0, #53762	@ 0xd202
 80045da:	f001 f80d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 80045de:	2134      	movs	r1, #52	@ 0x34
 80045e0:	f24d 2003 	movw	r0, #53763	@ 0xd203
 80045e4:	f001 f808 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 80045e8:	2100      	movs	r1, #0
 80045ea:	f24d 2004 	movw	r0, #53764	@ 0xd204
 80045ee:	f001 f803 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 80045f2:	213a      	movs	r1, #58	@ 0x3a
 80045f4:	f24d 2005 	movw	r0, #53765	@ 0xd205
 80045f8:	f000 fffe 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 80045fc:	2100      	movs	r1, #0
 80045fe:	f24d 2006 	movw	r0, #53766	@ 0xd206
 8004602:	f000 fff9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004606:	214a      	movs	r1, #74	@ 0x4a
 8004608:	f24d 2007 	movw	r0, #53767	@ 0xd207
 800460c:	f000 fff4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 8004610:	2100      	movs	r1, #0
 8004612:	f24d 2008 	movw	r0, #53768	@ 0xd208
 8004616:	f000 ffef 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 800461a:	215c      	movs	r1, #92	@ 0x5c
 800461c:	f24d 2009 	movw	r0, #53769	@ 0xd209
 8004620:	f000 ffea 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004624:	2100      	movs	r1, #0
 8004626:	f24d 200a 	movw	r0, #53770	@ 0xd20a
 800462a:	f000 ffe5 	bl	80055f8 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 800462e:	2181      	movs	r1, #129	@ 0x81
 8004630:	f24d 200b 	movw	r0, #53771	@ 0xd20b
 8004634:	f000 ffe0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004638:	2100      	movs	r1, #0
 800463a:	f24d 200c 	movw	r0, #53772	@ 0xd20c
 800463e:	f000 ffdb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 8004642:	21a6      	movs	r1, #166	@ 0xa6
 8004644:	f24d 200d 	movw	r0, #53773	@ 0xd20d
 8004648:	f000 ffd6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 800464c:	2100      	movs	r1, #0
 800464e:	f24d 200e 	movw	r0, #53774	@ 0xd20e
 8004652:	f000 ffd1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004656:	21e5      	movs	r1, #229	@ 0xe5
 8004658:	f24d 200f 	movw	r0, #53775	@ 0xd20f
 800465c:	f000 ffcc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 8004660:	2101      	movs	r1, #1
 8004662:	f24d 2010 	movw	r0, #53776	@ 0xd210
 8004666:	f000 ffc7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 800466a:	2113      	movs	r1, #19
 800466c:	f24d 2011 	movw	r0, #53777	@ 0xd211
 8004670:	f000 ffc2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 8004674:	2101      	movs	r1, #1
 8004676:	f24d 2012 	movw	r0, #53778	@ 0xd212
 800467a:	f000 ffbd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 800467e:	2154      	movs	r1, #84	@ 0x54
 8004680:	f24d 2013 	movw	r0, #53779	@ 0xd213
 8004684:	f000 ffb8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 8004688:	2101      	movs	r1, #1
 800468a:	f24d 2014 	movw	r0, #53780	@ 0xd214
 800468e:	f000 ffb3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 8004692:	2182      	movs	r1, #130	@ 0x82
 8004694:	f24d 2015 	movw	r0, #53781	@ 0xd215
 8004698:	f000 ffae 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 800469c:	2101      	movs	r1, #1
 800469e:	f24d 2016 	movw	r0, #53782	@ 0xd216
 80046a2:	f000 ffa9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80046a6:	21ca      	movs	r1, #202	@ 0xca
 80046a8:	f24d 2017 	movw	r0, #53783	@ 0xd217
 80046ac:	f000 ffa4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80046b0:	2102      	movs	r1, #2
 80046b2:	f24d 2018 	movw	r0, #53784	@ 0xd218
 80046b6:	f000 ff9f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80046ba:	2100      	movs	r1, #0
 80046bc:	f24d 2019 	movw	r0, #53785	@ 0xd219
 80046c0:	f000 ff9a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 80046c4:	2102      	movs	r1, #2
 80046c6:	f24d 201a 	movw	r0, #53786	@ 0xd21a
 80046ca:	f000 ff95 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 80046ce:	2101      	movs	r1, #1
 80046d0:	f24d 201b 	movw	r0, #53787	@ 0xd21b
 80046d4:	f000 ff90 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 80046d8:	2102      	movs	r1, #2
 80046da:	f24d 201c 	movw	r0, #53788	@ 0xd21c
 80046de:	f000 ff8b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 80046e2:	2134      	movs	r1, #52	@ 0x34
 80046e4:	f24d 201d 	movw	r0, #53789	@ 0xd21d
 80046e8:	f000 ff86 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 80046ec:	2102      	movs	r1, #2
 80046ee:	f24d 201e 	movw	r0, #53790	@ 0xd21e
 80046f2:	f000 ff81 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 80046f6:	2167      	movs	r1, #103	@ 0x67
 80046f8:	f24d 201f 	movw	r0, #53791	@ 0xd21f
 80046fc:	f000 ff7c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 8004700:	2102      	movs	r1, #2
 8004702:	f24d 2020 	movw	r0, #53792	@ 0xd220
 8004706:	f000 ff77 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 800470a:	2184      	movs	r1, #132	@ 0x84
 800470c:	f24d 2021 	movw	r0, #53793	@ 0xd221
 8004710:	f000 ff72 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004714:	2102      	movs	r1, #2
 8004716:	f24d 2022 	movw	r0, #53794	@ 0xd222
 800471a:	f000 ff6d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 800471e:	21a4      	movs	r1, #164	@ 0xa4
 8004720:	f24d 2023 	movw	r0, #53795	@ 0xd223
 8004724:	f000 ff68 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004728:	2102      	movs	r1, #2
 800472a:	f24d 2024 	movw	r0, #53796	@ 0xd224
 800472e:	f000 ff63 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 8004732:	21b7      	movs	r1, #183	@ 0xb7
 8004734:	f24d 2025 	movw	r0, #53797	@ 0xd225
 8004738:	f000 ff5e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 800473c:	2102      	movs	r1, #2
 800473e:	f24d 2026 	movw	r0, #53798	@ 0xd226
 8004742:	f000 ff59 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004746:	21cf      	movs	r1, #207	@ 0xcf
 8004748:	f24d 2027 	movw	r0, #53799	@ 0xd227
 800474c:	f000 ff54 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 8004750:	2102      	movs	r1, #2
 8004752:	f24d 2028 	movw	r0, #53800	@ 0xd228
 8004756:	f000 ff4f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 800475a:	21de      	movs	r1, #222	@ 0xde
 800475c:	f24d 2029 	movw	r0, #53801	@ 0xd229
 8004760:	f000 ff4a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 8004764:	2102      	movs	r1, #2
 8004766:	f24d 202a 	movw	r0, #53802	@ 0xd22a
 800476a:	f000 ff45 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 800476e:	21f2      	movs	r1, #242	@ 0xf2
 8004770:	f24d 202b 	movw	r0, #53803	@ 0xd22b
 8004774:	f000 ff40 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 8004778:	2102      	movs	r1, #2
 800477a:	f24d 202c 	movw	r0, #53804	@ 0xd22c
 800477e:	f000 ff3b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 8004782:	21fe      	movs	r1, #254	@ 0xfe
 8004784:	f24d 202d 	movw	r0, #53805	@ 0xd22d
 8004788:	f000 ff36 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 800478c:	2103      	movs	r1, #3
 800478e:	f24d 202e 	movw	r0, #53806	@ 0xd22e
 8004792:	f000 ff31 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 8004796:	2110      	movs	r1, #16
 8004798:	f24d 202f 	movw	r0, #53807	@ 0xd22f
 800479c:	f000 ff2c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80047a0:	2103      	movs	r1, #3
 80047a2:	f24d 2030 	movw	r0, #53808	@ 0xd230
 80047a6:	f000 ff27 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80047aa:	2133      	movs	r1, #51	@ 0x33
 80047ac:	f24d 2031 	movw	r0, #53809	@ 0xd231
 80047b0:	f000 ff22 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80047b4:	2103      	movs	r1, #3
 80047b6:	f24d 2032 	movw	r0, #53810	@ 0xd232
 80047ba:	f000 ff1d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80047be:	216d      	movs	r1, #109	@ 0x6d
 80047c0:	f24d 2033 	movw	r0, #53811	@ 0xd233
 80047c4:	f000 ff18 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 80047c8:	2100      	movs	r1, #0
 80047ca:	f44f 4053 	mov.w	r0, #54016	@ 0xd300
 80047ce:	f000 ff13 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 80047d2:	2133      	movs	r1, #51	@ 0x33
 80047d4:	f24d 3001 	movw	r0, #54017	@ 0xd301
 80047d8:	f000 ff0e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 80047dc:	2100      	movs	r1, #0
 80047de:	f24d 3002 	movw	r0, #54018	@ 0xd302
 80047e2:	f000 ff09 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 80047e6:	2134      	movs	r1, #52	@ 0x34
 80047e8:	f24d 3003 	movw	r0, #54019	@ 0xd303
 80047ec:	f000 ff04 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 80047f0:	2100      	movs	r1, #0
 80047f2:	f24d 3004 	movw	r0, #54020	@ 0xd304
 80047f6:	f000 feff 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 80047fa:	213a      	movs	r1, #58	@ 0x3a
 80047fc:	f24d 3005 	movw	r0, #54021	@ 0xd305
 8004800:	f000 fefa 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004804:	2100      	movs	r1, #0
 8004806:	f24d 3006 	movw	r0, #54022	@ 0xd306
 800480a:	f000 fef5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 800480e:	214a      	movs	r1, #74	@ 0x4a
 8004810:	f24d 3007 	movw	r0, #54023	@ 0xd307
 8004814:	f000 fef0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004818:	2100      	movs	r1, #0
 800481a:	f24d 3008 	movw	r0, #54024	@ 0xd308
 800481e:	f000 feeb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004822:	215c      	movs	r1, #92	@ 0x5c
 8004824:	f24d 3009 	movw	r0, #54025	@ 0xd309
 8004828:	f000 fee6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 800482c:	2100      	movs	r1, #0
 800482e:	f24d 300a 	movw	r0, #54026	@ 0xd30a
 8004832:	f000 fee1 	bl	80055f8 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004836:	2181      	movs	r1, #129	@ 0x81
 8004838:	f24d 300b 	movw	r0, #54027	@ 0xd30b
 800483c:	f000 fedc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004840:	2100      	movs	r1, #0
 8004842:	f24d 300c 	movw	r0, #54028	@ 0xd30c
 8004846:	f000 fed7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 800484a:	21a6      	movs	r1, #166	@ 0xa6
 800484c:	f24d 300d 	movw	r0, #54029	@ 0xd30d
 8004850:	f000 fed2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004854:	2100      	movs	r1, #0
 8004856:	f24d 300e 	movw	r0, #54030	@ 0xd30e
 800485a:	f000 fecd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 800485e:	21e5      	movs	r1, #229	@ 0xe5
 8004860:	f24d 300f 	movw	r0, #54031	@ 0xd30f
 8004864:	f000 fec8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8004868:	2101      	movs	r1, #1
 800486a:	f24d 3010 	movw	r0, #54032	@ 0xd310
 800486e:	f000 fec3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8004872:	2113      	movs	r1, #19
 8004874:	f24d 3011 	movw	r0, #54033	@ 0xd311
 8004878:	f000 febe 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 800487c:	2101      	movs	r1, #1
 800487e:	f24d 3012 	movw	r0, #54034	@ 0xd312
 8004882:	f000 feb9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8004886:	2154      	movs	r1, #84	@ 0x54
 8004888:	f24d 3013 	movw	r0, #54035	@ 0xd313
 800488c:	f000 feb4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 8004890:	2101      	movs	r1, #1
 8004892:	f24d 3014 	movw	r0, #54036	@ 0xd314
 8004896:	f000 feaf 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 800489a:	2182      	movs	r1, #130	@ 0x82
 800489c:	f24d 3015 	movw	r0, #54037	@ 0xd315
 80048a0:	f000 feaa 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 80048a4:	2101      	movs	r1, #1
 80048a6:	f24d 3016 	movw	r0, #54038	@ 0xd316
 80048aa:	f000 fea5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 80048ae:	21ca      	movs	r1, #202	@ 0xca
 80048b0:	f24d 3017 	movw	r0, #54039	@ 0xd317
 80048b4:	f000 fea0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 80048b8:	2102      	movs	r1, #2
 80048ba:	f24d 3018 	movw	r0, #54040	@ 0xd318
 80048be:	f000 fe9b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 80048c2:	2100      	movs	r1, #0
 80048c4:	f24d 3019 	movw	r0, #54041	@ 0xd319
 80048c8:	f000 fe96 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 80048cc:	2102      	movs	r1, #2
 80048ce:	f24d 301a 	movw	r0, #54042	@ 0xd31a
 80048d2:	f000 fe91 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 80048d6:	2101      	movs	r1, #1
 80048d8:	f24d 301b 	movw	r0, #54043	@ 0xd31b
 80048dc:	f000 fe8c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 80048e0:	2102      	movs	r1, #2
 80048e2:	f24d 301c 	movw	r0, #54044	@ 0xd31c
 80048e6:	f000 fe87 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 80048ea:	2134      	movs	r1, #52	@ 0x34
 80048ec:	f24d 301d 	movw	r0, #54045	@ 0xd31d
 80048f0:	f000 fe82 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 80048f4:	2102      	movs	r1, #2
 80048f6:	f24d 301e 	movw	r0, #54046	@ 0xd31e
 80048fa:	f000 fe7d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 80048fe:	2167      	movs	r1, #103	@ 0x67
 8004900:	f24d 301f 	movw	r0, #54047	@ 0xd31f
 8004904:	f000 fe78 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004908:	2102      	movs	r1, #2
 800490a:	f24d 3020 	movw	r0, #54048	@ 0xd320
 800490e:	f000 fe73 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004912:	2184      	movs	r1, #132	@ 0x84
 8004914:	f24d 3021 	movw	r0, #54049	@ 0xd321
 8004918:	f000 fe6e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 800491c:	2102      	movs	r1, #2
 800491e:	f24d 3022 	movw	r0, #54050	@ 0xd322
 8004922:	f000 fe69 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004926:	21a4      	movs	r1, #164	@ 0xa4
 8004928:	f24d 3023 	movw	r0, #54051	@ 0xd323
 800492c:	f000 fe64 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004930:	2102      	movs	r1, #2
 8004932:	f24d 3024 	movw	r0, #54052	@ 0xd324
 8004936:	f000 fe5f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 800493a:	21b7      	movs	r1, #183	@ 0xb7
 800493c:	f24d 3025 	movw	r0, #54053	@ 0xd325
 8004940:	f000 fe5a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004944:	2102      	movs	r1, #2
 8004946:	f24d 3026 	movw	r0, #54054	@ 0xd326
 800494a:	f000 fe55 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 800494e:	21cf      	movs	r1, #207	@ 0xcf
 8004950:	f24d 3027 	movw	r0, #54055	@ 0xd327
 8004954:	f000 fe50 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004958:	2102      	movs	r1, #2
 800495a:	f24d 3028 	movw	r0, #54056	@ 0xd328
 800495e:	f000 fe4b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8004962:	21de      	movs	r1, #222	@ 0xde
 8004964:	f24d 3029 	movw	r0, #54057	@ 0xd329
 8004968:	f000 fe46 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 800496c:	2102      	movs	r1, #2
 800496e:	f24d 302a 	movw	r0, #54058	@ 0xd32a
 8004972:	f000 fe41 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8004976:	21f2      	movs	r1, #242	@ 0xf2
 8004978:	f24d 302b 	movw	r0, #54059	@ 0xd32b
 800497c:	f000 fe3c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8004980:	2102      	movs	r1, #2
 8004982:	f24d 302c 	movw	r0, #54060	@ 0xd32c
 8004986:	f000 fe37 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 800498a:	21fe      	movs	r1, #254	@ 0xfe
 800498c:	f24d 302d 	movw	r0, #54061	@ 0xd32d
 8004990:	f000 fe32 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8004994:	2103      	movs	r1, #3
 8004996:	f24d 302e 	movw	r0, #54062	@ 0xd32e
 800499a:	f000 fe2d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 800499e:	2110      	movs	r1, #16
 80049a0:	f24d 302f 	movw	r0, #54063	@ 0xd32f
 80049a4:	f000 fe28 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 80049a8:	2103      	movs	r1, #3
 80049aa:	f24d 3030 	movw	r0, #54064	@ 0xd330
 80049ae:	f000 fe23 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 80049b2:	2133      	movs	r1, #51	@ 0x33
 80049b4:	f24d 3031 	movw	r0, #54065	@ 0xd331
 80049b8:	f000 fe1e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 80049bc:	2103      	movs	r1, #3
 80049be:	f24d 3032 	movw	r0, #54066	@ 0xd332
 80049c2:	f000 fe19 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 80049c6:	216d      	movs	r1, #109	@ 0x6d
 80049c8:	f24d 3033 	movw	r0, #54067	@ 0xd333
 80049cc:	f000 fe14 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 80049d0:	2100      	movs	r1, #0
 80049d2:	f44f 4054 	mov.w	r0, #54272	@ 0xd400
 80049d6:	f000 fe0f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 80049da:	2133      	movs	r1, #51	@ 0x33
 80049dc:	f24d 4001 	movw	r0, #54273	@ 0xd401
 80049e0:	f000 fe0a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 80049e4:	2100      	movs	r1, #0
 80049e6:	f24d 4002 	movw	r0, #54274	@ 0xd402
 80049ea:	f000 fe05 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 80049ee:	2134      	movs	r1, #52	@ 0x34
 80049f0:	f24d 4003 	movw	r0, #54275	@ 0xd403
 80049f4:	f000 fe00 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 80049f8:	2100      	movs	r1, #0
 80049fa:	f24d 4004 	movw	r0, #54276	@ 0xd404
 80049fe:	f000 fdfb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8004a02:	213a      	movs	r1, #58	@ 0x3a
 8004a04:	f24d 4005 	movw	r0, #54277	@ 0xd405
 8004a08:	f000 fdf6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	f24d 4006 	movw	r0, #54278	@ 0xd406
 8004a12:	f000 fdf1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004a16:	214a      	movs	r1, #74	@ 0x4a
 8004a18:	f24d 4007 	movw	r0, #54279	@ 0xd407
 8004a1c:	f000 fdec 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8004a20:	2100      	movs	r1, #0
 8004a22:	f24d 4008 	movw	r0, #54280	@ 0xd408
 8004a26:	f000 fde7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8004a2a:	215c      	movs	r1, #92	@ 0x5c
 8004a2c:	f24d 4009 	movw	r0, #54281	@ 0xd409
 8004a30:	f000 fde2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004a34:	2100      	movs	r1, #0
 8004a36:	f24d 400a 	movw	r0, #54282	@ 0xd40a
 8004a3a:	f000 fddd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8004a3e:	2181      	movs	r1, #129	@ 0x81
 8004a40:	f24d 400b 	movw	r0, #54283	@ 0xd40b
 8004a44:	f000 fdd8 	bl	80055f8 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004a48:	2100      	movs	r1, #0
 8004a4a:	f24d 400c 	movw	r0, #54284	@ 0xd40c
 8004a4e:	f000 fdd3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8004a52:	21a6      	movs	r1, #166	@ 0xa6
 8004a54:	f24d 400d 	movw	r0, #54285	@ 0xd40d
 8004a58:	f000 fdce 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8004a5c:	2100      	movs	r1, #0
 8004a5e:	f24d 400e 	movw	r0, #54286	@ 0xd40e
 8004a62:	f000 fdc9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8004a66:	21e5      	movs	r1, #229	@ 0xe5
 8004a68:	f24d 400f 	movw	r0, #54287	@ 0xd40f
 8004a6c:	f000 fdc4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8004a70:	2101      	movs	r1, #1
 8004a72:	f24d 4010 	movw	r0, #54288	@ 0xd410
 8004a76:	f000 fdbf 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8004a7a:	2113      	movs	r1, #19
 8004a7c:	f24d 4011 	movw	r0, #54289	@ 0xd411
 8004a80:	f000 fdba 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8004a84:	2101      	movs	r1, #1
 8004a86:	f24d 4012 	movw	r0, #54290	@ 0xd412
 8004a8a:	f000 fdb5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8004a8e:	2154      	movs	r1, #84	@ 0x54
 8004a90:	f24d 4013 	movw	r0, #54291	@ 0xd413
 8004a94:	f000 fdb0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8004a98:	2101      	movs	r1, #1
 8004a9a:	f24d 4014 	movw	r0, #54292	@ 0xd414
 8004a9e:	f000 fdab 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8004aa2:	2182      	movs	r1, #130	@ 0x82
 8004aa4:	f24d 4015 	movw	r0, #54293	@ 0xd415
 8004aa8:	f000 fda6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 8004aac:	2101      	movs	r1, #1
 8004aae:	f24d 4016 	movw	r0, #54294	@ 0xd416
 8004ab2:	f000 fda1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8004ab6:	21ca      	movs	r1, #202	@ 0xca
 8004ab8:	f24d 4017 	movw	r0, #54295	@ 0xd417
 8004abc:	f000 fd9c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 8004ac0:	2102      	movs	r1, #2
 8004ac2:	f24d 4018 	movw	r0, #54296	@ 0xd418
 8004ac6:	f000 fd97 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8004aca:	2100      	movs	r1, #0
 8004acc:	f24d 4019 	movw	r0, #54297	@ 0xd419
 8004ad0:	f000 fd92 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8004ad4:	2102      	movs	r1, #2
 8004ad6:	f24d 401a 	movw	r0, #54298	@ 0xd41a
 8004ada:	f000 fd8d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8004ade:	2101      	movs	r1, #1
 8004ae0:	f24d 401b 	movw	r0, #54299	@ 0xd41b
 8004ae4:	f000 fd88 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8004ae8:	2102      	movs	r1, #2
 8004aea:	f24d 401c 	movw	r0, #54300	@ 0xd41c
 8004aee:	f000 fd83 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004af2:	2134      	movs	r1, #52	@ 0x34
 8004af4:	f24d 401d 	movw	r0, #54301	@ 0xd41d
 8004af8:	f000 fd7e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8004afc:	2102      	movs	r1, #2
 8004afe:	f24d 401e 	movw	r0, #54302	@ 0xd41e
 8004b02:	f000 fd79 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004b06:	2167      	movs	r1, #103	@ 0x67
 8004b08:	f24d 401f 	movw	r0, #54303	@ 0xd41f
 8004b0c:	f000 fd74 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004b10:	2102      	movs	r1, #2
 8004b12:	f24d 4020 	movw	r0, #54304	@ 0xd420
 8004b16:	f000 fd6f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8004b1a:	2184      	movs	r1, #132	@ 0x84
 8004b1c:	f24d 4021 	movw	r0, #54305	@ 0xd421
 8004b20:	f000 fd6a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004b24:	2102      	movs	r1, #2
 8004b26:	f24d 4022 	movw	r0, #54306	@ 0xd422
 8004b2a:	f000 fd65 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8004b2e:	21a4      	movs	r1, #164	@ 0xa4
 8004b30:	f24d 4023 	movw	r0, #54307	@ 0xd423
 8004b34:	f000 fd60 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004b38:	2102      	movs	r1, #2
 8004b3a:	f24d 4024 	movw	r0, #54308	@ 0xd424
 8004b3e:	f000 fd5b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004b42:	21b7      	movs	r1, #183	@ 0xb7
 8004b44:	f24d 4025 	movw	r0, #54309	@ 0xd425
 8004b48:	f000 fd56 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8004b4c:	2102      	movs	r1, #2
 8004b4e:	f24d 4026 	movw	r0, #54310	@ 0xd426
 8004b52:	f000 fd51 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004b56:	21cf      	movs	r1, #207	@ 0xcf
 8004b58:	f24d 4027 	movw	r0, #54311	@ 0xd427
 8004b5c:	f000 fd4c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004b60:	2102      	movs	r1, #2
 8004b62:	f24d 4028 	movw	r0, #54312	@ 0xd428
 8004b66:	f000 fd47 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8004b6a:	21de      	movs	r1, #222	@ 0xde
 8004b6c:	f24d 4029 	movw	r0, #54313	@ 0xd429
 8004b70:	f000 fd42 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004b74:	2102      	movs	r1, #2
 8004b76:	f24d 402a 	movw	r0, #54314	@ 0xd42a
 8004b7a:	f000 fd3d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8004b7e:	21f2      	movs	r1, #242	@ 0xf2
 8004b80:	f24d 402b 	movw	r0, #54315	@ 0xd42b
 8004b84:	f000 fd38 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004b88:	2102      	movs	r1, #2
 8004b8a:	f24d 402c 	movw	r0, #54316	@ 0xd42c
 8004b8e:	f000 fd33 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8004b92:	21fe      	movs	r1, #254	@ 0xfe
 8004b94:	f24d 402d 	movw	r0, #54317	@ 0xd42d
 8004b98:	f000 fd2e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8004b9c:	2103      	movs	r1, #3
 8004b9e:	f24d 402e 	movw	r0, #54318	@ 0xd42e
 8004ba2:	f000 fd29 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8004ba6:	2110      	movs	r1, #16
 8004ba8:	f24d 402f 	movw	r0, #54319	@ 0xd42f
 8004bac:	f000 fd24 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8004bb0:	2103      	movs	r1, #3
 8004bb2:	f24d 4030 	movw	r0, #54320	@ 0xd430
 8004bb6:	f000 fd1f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8004bba:	2133      	movs	r1, #51	@ 0x33
 8004bbc:	f24d 4031 	movw	r0, #54321	@ 0xd431
 8004bc0:	f000 fd1a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8004bc4:	2103      	movs	r1, #3
 8004bc6:	f24d 4032 	movw	r0, #54322	@ 0xd432
 8004bca:	f000 fd15 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8004bce:	216d      	movs	r1, #109	@ 0x6d
 8004bd0:	f24d 4033 	movw	r0, #54323	@ 0xd433
 8004bd4:	f000 fd10 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8004bd8:	2100      	movs	r1, #0
 8004bda:	f44f 4055 	mov.w	r0, #54528	@ 0xd500
 8004bde:	f000 fd0b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8004be2:	2133      	movs	r1, #51	@ 0x33
 8004be4:	f24d 5001 	movw	r0, #54529	@ 0xd501
 8004be8:	f000 fd06 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8004bec:	2100      	movs	r1, #0
 8004bee:	f24d 5002 	movw	r0, #54530	@ 0xd502
 8004bf2:	f000 fd01 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004bf6:	2134      	movs	r1, #52	@ 0x34
 8004bf8:	f24d 5003 	movw	r0, #54531	@ 0xd503
 8004bfc:	f000 fcfc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004c00:	2100      	movs	r1, #0
 8004c02:	f24d 5004 	movw	r0, #54532	@ 0xd504
 8004c06:	f000 fcf7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8004c0a:	213a      	movs	r1, #58	@ 0x3a
 8004c0c:	f24d 5005 	movw	r0, #54533	@ 0xd505
 8004c10:	f000 fcf2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004c14:	2100      	movs	r1, #0
 8004c16:	f24d 5006 	movw	r0, #54534	@ 0xd506
 8004c1a:	f000 fced 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8004c1e:	214a      	movs	r1, #74	@ 0x4a
 8004c20:	f24d 5007 	movw	r0, #54535	@ 0xd507
 8004c24:	f000 fce8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004c28:	2100      	movs	r1, #0
 8004c2a:	f24d 5008 	movw	r0, #54536	@ 0xd508
 8004c2e:	f000 fce3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004c32:	215c      	movs	r1, #92	@ 0x5c
 8004c34:	f24d 5009 	movw	r0, #54537	@ 0xd509
 8004c38:	f000 fcde 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	f24d 500a 	movw	r0, #54538	@ 0xd50a
 8004c42:	f000 fcd9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004c46:	2181      	movs	r1, #129	@ 0x81
 8004c48:	f24d 500b 	movw	r0, #54539	@ 0xd50b
 8004c4c:	f000 fcd4 	bl	80055f8 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004c50:	2100      	movs	r1, #0
 8004c52:	f24d 500c 	movw	r0, #54540	@ 0xd50c
 8004c56:	f000 fccf 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8004c5a:	21a6      	movs	r1, #166	@ 0xa6
 8004c5c:	f24d 500d 	movw	r0, #54541	@ 0xd50d
 8004c60:	f000 fcca 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004c64:	2100      	movs	r1, #0
 8004c66:	f24d 500e 	movw	r0, #54542	@ 0xd50e
 8004c6a:	f000 fcc5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8004c6e:	21e5      	movs	r1, #229	@ 0xe5
 8004c70:	f24d 500f 	movw	r0, #54543	@ 0xd50f
 8004c74:	f000 fcc0 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004c78:	2101      	movs	r1, #1
 8004c7a:	f24d 5010 	movw	r0, #54544	@ 0xd510
 8004c7e:	f000 fcbb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004c82:	2113      	movs	r1, #19
 8004c84:	f24d 5011 	movw	r0, #54545	@ 0xd511
 8004c88:	f000 fcb6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8004c8c:	2101      	movs	r1, #1
 8004c8e:	f24d 5012 	movw	r0, #54546	@ 0xd512
 8004c92:	f000 fcb1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8004c96:	2154      	movs	r1, #84	@ 0x54
 8004c98:	f24d 5013 	movw	r0, #54547	@ 0xd513
 8004c9c:	f000 fcac 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	f24d 5014 	movw	r0, #54548	@ 0xd514
 8004ca6:	f000 fca7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8004caa:	2182      	movs	r1, #130	@ 0x82
 8004cac:	f24d 5015 	movw	r0, #54549	@ 0xd515
 8004cb0:	f000 fca2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8004cb4:	2101      	movs	r1, #1
 8004cb6:	f24d 5016 	movw	r0, #54550	@ 0xd516
 8004cba:	f000 fc9d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8004cbe:	21ca      	movs	r1, #202	@ 0xca
 8004cc0:	f24d 5017 	movw	r0, #54551	@ 0xd517
 8004cc4:	f000 fc98 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8004cc8:	2102      	movs	r1, #2
 8004cca:	f24d 5018 	movw	r0, #54552	@ 0xd518
 8004cce:	f000 fc93 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8004cd2:	2100      	movs	r1, #0
 8004cd4:	f24d 5019 	movw	r0, #54553	@ 0xd519
 8004cd8:	f000 fc8e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8004cdc:	2102      	movs	r1, #2
 8004cde:	f24d 501a 	movw	r0, #54554	@ 0xd51a
 8004ce2:	f000 fc89 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	f24d 501b 	movw	r0, #54555	@ 0xd51b
 8004cec:	f000 fc84 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004cf0:	2102      	movs	r1, #2
 8004cf2:	f24d 501c 	movw	r0, #54556	@ 0xd51c
 8004cf6:	f000 fc7f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004cfa:	2134      	movs	r1, #52	@ 0x34
 8004cfc:	f24d 501d 	movw	r0, #54557	@ 0xd51d
 8004d00:	f000 fc7a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004d04:	2102      	movs	r1, #2
 8004d06:	f24d 501e 	movw	r0, #54558	@ 0xd51e
 8004d0a:	f000 fc75 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004d0e:	2167      	movs	r1, #103	@ 0x67
 8004d10:	f24d 501f 	movw	r0, #54559	@ 0xd51f
 8004d14:	f000 fc70 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004d18:	2102      	movs	r1, #2
 8004d1a:	f24d 5020 	movw	r0, #54560	@ 0xd520
 8004d1e:	f000 fc6b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004d22:	2184      	movs	r1, #132	@ 0x84
 8004d24:	f24d 5021 	movw	r0, #54561	@ 0xd521
 8004d28:	f000 fc66 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004d2c:	2102      	movs	r1, #2
 8004d2e:	f24d 5022 	movw	r0, #54562	@ 0xd522
 8004d32:	f000 fc61 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004d36:	21a4      	movs	r1, #164	@ 0xa4
 8004d38:	f24d 5023 	movw	r0, #54563	@ 0xd523
 8004d3c:	f000 fc5c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004d40:	2102      	movs	r1, #2
 8004d42:	f24d 5024 	movw	r0, #54564	@ 0xd524
 8004d46:	f000 fc57 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004d4a:	21b7      	movs	r1, #183	@ 0xb7
 8004d4c:	f24d 5025 	movw	r0, #54565	@ 0xd525
 8004d50:	f000 fc52 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004d54:	2102      	movs	r1, #2
 8004d56:	f24d 5026 	movw	r0, #54566	@ 0xd526
 8004d5a:	f000 fc4d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004d5e:	21cf      	movs	r1, #207	@ 0xcf
 8004d60:	f24d 5027 	movw	r0, #54567	@ 0xd527
 8004d64:	f000 fc48 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004d68:	2102      	movs	r1, #2
 8004d6a:	f24d 5028 	movw	r0, #54568	@ 0xd528
 8004d6e:	f000 fc43 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004d72:	21de      	movs	r1, #222	@ 0xde
 8004d74:	f24d 5029 	movw	r0, #54569	@ 0xd529
 8004d78:	f000 fc3e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004d7c:	2102      	movs	r1, #2
 8004d7e:	f24d 502a 	movw	r0, #54570	@ 0xd52a
 8004d82:	f000 fc39 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004d86:	21f2      	movs	r1, #242	@ 0xf2
 8004d88:	f24d 502b 	movw	r0, #54571	@ 0xd52b
 8004d8c:	f000 fc34 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004d90:	2102      	movs	r1, #2
 8004d92:	f24d 502c 	movw	r0, #54572	@ 0xd52c
 8004d96:	f000 fc2f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004d9a:	21fe      	movs	r1, #254	@ 0xfe
 8004d9c:	f24d 502d 	movw	r0, #54573	@ 0xd52d
 8004da0:	f000 fc2a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004da4:	2103      	movs	r1, #3
 8004da6:	f24d 502e 	movw	r0, #54574	@ 0xd52e
 8004daa:	f000 fc25 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004dae:	2110      	movs	r1, #16
 8004db0:	f24d 502f 	movw	r0, #54575	@ 0xd52f
 8004db4:	f000 fc20 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004db8:	2103      	movs	r1, #3
 8004dba:	f24d 5030 	movw	r0, #54576	@ 0xd530
 8004dbe:	f000 fc1b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004dc2:	2133      	movs	r1, #51	@ 0x33
 8004dc4:	f24d 5031 	movw	r0, #54577	@ 0xd531
 8004dc8:	f000 fc16 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8004dcc:	2103      	movs	r1, #3
 8004dce:	f24d 5032 	movw	r0, #54578	@ 0xd532
 8004dd2:	f000 fc11 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8004dd6:	216d      	movs	r1, #109	@ 0x6d
 8004dd8:	f24d 5033 	movw	r0, #54579	@ 0xd533
 8004ddc:	f000 fc0c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 8004de0:	2100      	movs	r1, #0
 8004de2:	f44f 4056 	mov.w	r0, #54784	@ 0xd600
 8004de6:	f000 fc07 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8004dea:	2133      	movs	r1, #51	@ 0x33
 8004dec:	f24d 6001 	movw	r0, #54785	@ 0xd601
 8004df0:	f000 fc02 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8004df4:	2100      	movs	r1, #0
 8004df6:	f24d 6002 	movw	r0, #54786	@ 0xd602
 8004dfa:	f000 fbfd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 8004dfe:	2134      	movs	r1, #52	@ 0x34
 8004e00:	f24d 6003 	movw	r0, #54787	@ 0xd603
 8004e04:	f000 fbf8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8004e08:	2100      	movs	r1, #0
 8004e0a:	f24d 6004 	movw	r0, #54788	@ 0xd604
 8004e0e:	f000 fbf3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 8004e12:	213a      	movs	r1, #58	@ 0x3a
 8004e14:	f24d 6005 	movw	r0, #54789	@ 0xd605
 8004e18:	f000 fbee 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	f24d 6006 	movw	r0, #54790	@ 0xd606
 8004e22:	f000 fbe9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8004e26:	214a      	movs	r1, #74	@ 0x4a
 8004e28:	f24d 6007 	movw	r0, #54791	@ 0xd607
 8004e2c:	f000 fbe4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 8004e30:	2100      	movs	r1, #0
 8004e32:	f24d 6008 	movw	r0, #54792	@ 0xd608
 8004e36:	f000 fbdf 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8004e3a:	215c      	movs	r1, #92	@ 0x5c
 8004e3c:	f24d 6009 	movw	r0, #54793	@ 0xd609
 8004e40:	f000 fbda 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8004e44:	2100      	movs	r1, #0
 8004e46:	f24d 600a 	movw	r0, #54794	@ 0xd60a
 8004e4a:	f000 fbd5 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 8004e4e:	2181      	movs	r1, #129	@ 0x81
 8004e50:	f24d 600b 	movw	r0, #54795	@ 0xd60b
 8004e54:	f000 fbd0 	bl	80055f8 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8004e58:	2100      	movs	r1, #0
 8004e5a:	f24d 600c 	movw	r0, #54796	@ 0xd60c
 8004e5e:	f000 fbcb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 8004e62:	21a6      	movs	r1, #166	@ 0xa6
 8004e64:	f24d 600d 	movw	r0, #54797	@ 0xd60d
 8004e68:	f000 fbc6 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	f24d 600e 	movw	r0, #54798	@ 0xd60e
 8004e72:	f000 fbc1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 8004e76:	21e5      	movs	r1, #229	@ 0xe5
 8004e78:	f24d 600f 	movw	r0, #54799	@ 0xd60f
 8004e7c:	f000 fbbc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 8004e80:	2101      	movs	r1, #1
 8004e82:	f24d 6010 	movw	r0, #54800	@ 0xd610
 8004e86:	f000 fbb7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 8004e8a:	2113      	movs	r1, #19
 8004e8c:	f24d 6011 	movw	r0, #54801	@ 0xd611
 8004e90:	f000 fbb2 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 8004e94:	2101      	movs	r1, #1
 8004e96:	f24d 6012 	movw	r0, #54802	@ 0xd612
 8004e9a:	f000 fbad 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 8004e9e:	2154      	movs	r1, #84	@ 0x54
 8004ea0:	f24d 6013 	movw	r0, #54803	@ 0xd613
 8004ea4:	f000 fba8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	f24d 6014 	movw	r0, #54804	@ 0xd614
 8004eae:	f000 fba3 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 8004eb2:	2182      	movs	r1, #130	@ 0x82
 8004eb4:	f24d 6015 	movw	r0, #54805	@ 0xd615
 8004eb8:	f000 fb9e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 8004ebc:	2101      	movs	r1, #1
 8004ebe:	f24d 6016 	movw	r0, #54806	@ 0xd616
 8004ec2:	f000 fb99 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8004ec6:	21ca      	movs	r1, #202	@ 0xca
 8004ec8:	f24d 6017 	movw	r0, #54807	@ 0xd617
 8004ecc:	f000 fb94 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	f24d 6018 	movw	r0, #54808	@ 0xd618
 8004ed6:	f000 fb8f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8004eda:	2100      	movs	r1, #0
 8004edc:	f24d 6019 	movw	r0, #54809	@ 0xd619
 8004ee0:	f000 fb8a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	f24d 601a 	movw	r0, #54810	@ 0xd61a
 8004eea:	f000 fb85 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 8004eee:	2101      	movs	r1, #1
 8004ef0:	f24d 601b 	movw	r0, #54811	@ 0xd61b
 8004ef4:	f000 fb80 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8004ef8:	2102      	movs	r1, #2
 8004efa:	f24d 601c 	movw	r0, #54812	@ 0xd61c
 8004efe:	f000 fb7b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 8004f02:	2134      	movs	r1, #52	@ 0x34
 8004f04:	f24d 601d 	movw	r0, #54813	@ 0xd61d
 8004f08:	f000 fb76 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8004f0c:	2102      	movs	r1, #2
 8004f0e:	f24d 601e 	movw	r0, #54814	@ 0xd61e
 8004f12:	f000 fb71 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8004f16:	2167      	movs	r1, #103	@ 0x67
 8004f18:	f24d 601f 	movw	r0, #54815	@ 0xd61f
 8004f1c:	f000 fb6c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 8004f20:	2102      	movs	r1, #2
 8004f22:	f24d 6020 	movw	r0, #54816	@ 0xd620
 8004f26:	f000 fb67 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8004f2a:	2184      	movs	r1, #132	@ 0x84
 8004f2c:	f24d 6021 	movw	r0, #54817	@ 0xd621
 8004f30:	f000 fb62 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8004f34:	2102      	movs	r1, #2
 8004f36:	f24d 6022 	movw	r0, #54818	@ 0xd622
 8004f3a:	f000 fb5d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 8004f3e:	21a4      	movs	r1, #164	@ 0xa4
 8004f40:	f24d 6023 	movw	r0, #54819	@ 0xd623
 8004f44:	f000 fb58 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8004f48:	2102      	movs	r1, #2
 8004f4a:	f24d 6024 	movw	r0, #54820	@ 0xd624
 8004f4e:	f000 fb53 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 8004f52:	21b7      	movs	r1, #183	@ 0xb7
 8004f54:	f24d 6025 	movw	r0, #54821	@ 0xd625
 8004f58:	f000 fb4e 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8004f5c:	2102      	movs	r1, #2
 8004f5e:	f24d 6026 	movw	r0, #54822	@ 0xd626
 8004f62:	f000 fb49 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 8004f66:	21cf      	movs	r1, #207	@ 0xcf
 8004f68:	f24d 6027 	movw	r0, #54823	@ 0xd627
 8004f6c:	f000 fb44 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 8004f70:	2102      	movs	r1, #2
 8004f72:	f24d 6028 	movw	r0, #54824	@ 0xd628
 8004f76:	f000 fb3f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 8004f7a:	21de      	movs	r1, #222	@ 0xde
 8004f7c:	f24d 6029 	movw	r0, #54825	@ 0xd629
 8004f80:	f000 fb3a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 8004f84:	2102      	movs	r1, #2
 8004f86:	f24d 602a 	movw	r0, #54826	@ 0xd62a
 8004f8a:	f000 fb35 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 8004f8e:	21f2      	movs	r1, #242	@ 0xf2
 8004f90:	f24d 602b 	movw	r0, #54827	@ 0xd62b
 8004f94:	f000 fb30 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 8004f98:	2102      	movs	r1, #2
 8004f9a:	f24d 602c 	movw	r0, #54828	@ 0xd62c
 8004f9e:	f000 fb2b 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 8004fa2:	21fe      	movs	r1, #254	@ 0xfe
 8004fa4:	f24d 602d 	movw	r0, #54829	@ 0xd62d
 8004fa8:	f000 fb26 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 8004fac:	2103      	movs	r1, #3
 8004fae:	f24d 602e 	movw	r0, #54830	@ 0xd62e
 8004fb2:	f000 fb21 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 8004fb6:	2110      	movs	r1, #16
 8004fb8:	f24d 602f 	movw	r0, #54831	@ 0xd62f
 8004fbc:	f000 fb1c 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 8004fc0:	2103      	movs	r1, #3
 8004fc2:	f24d 6030 	movw	r0, #54832	@ 0xd630
 8004fc6:	f000 fb17 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8004fca:	2133      	movs	r1, #51	@ 0x33
 8004fcc:	f24d 6031 	movw	r0, #54833	@ 0xd631
 8004fd0:	f000 fb12 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8004fd4:	2103      	movs	r1, #3
 8004fd6:	f24d 6032 	movw	r0, #54834	@ 0xd632
 8004fda:	f000 fb0d 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 8004fde:	216d      	movs	r1, #109	@ 0x6d
 8004fe0:	f24d 6033 	movw	r0, #54835	@ 0xd633
 8004fe4:	f000 fb08 	bl	80055f8 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8004fe8:	2155      	movs	r1, #85	@ 0x55
 8004fea:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8004fee:	f000 fb03 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 8004ff2:	21aa      	movs	r1, #170	@ 0xaa
 8004ff4:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8004ff8:	f000 fafe 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004ffc:	2152      	movs	r1, #82	@ 0x52
 8004ffe:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8005002:	f000 faf9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8005006:	2108      	movs	r1, #8
 8005008:	f24f 0003 	movw	r0, #61443	@ 0xf003
 800500c:	f000 faf4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 8005010:	2100      	movs	r1, #0
 8005012:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8005016:	f000 faef 	bl	80055f8 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 800501a:	21cc      	movs	r1, #204	@ 0xcc
 800501c:	f44f 4031 	mov.w	r0, #45312	@ 0xb100
 8005020:	f000 faea 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8005024:	2100      	movs	r1, #0
 8005026:	f24b 1001 	movw	r0, #45313	@ 0xb101
 800502a:	f000 fae5 	bl	80055f8 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 800502e:	2105      	movs	r1, #5
 8005030:	f44f 4036 	mov.w	r0, #46592	@ 0xb600
 8005034:	f000 fae0 	bl	80055f8 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8005038:	2170      	movs	r1, #112	@ 0x70
 800503a:	f44f 4037 	mov.w	r0, #46848	@ 0xb700
 800503e:	f000 fadb 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 8005042:	2170      	movs	r1, #112	@ 0x70
 8005044:	f24b 7001 	movw	r0, #46849	@ 0xb701
 8005048:	f000 fad6 	bl	80055f8 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 800504c:	2101      	movs	r1, #1
 800504e:	f44f 4038 	mov.w	r0, #47104	@ 0xb800
 8005052:	f000 fad1 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8005056:	2103      	movs	r1, #3
 8005058:	f64b 0001 	movw	r0, #47105	@ 0xb801
 800505c:	f000 facc 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 8005060:	2103      	movs	r1, #3
 8005062:	f64b 0002 	movw	r0, #47106	@ 0xb802
 8005066:	f000 fac7 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 800506a:	2103      	movs	r1, #3
 800506c:	f64b 0003 	movw	r0, #47107	@ 0xb803
 8005070:	f000 fac2 	bl	80055f8 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 8005074:	2102      	movs	r1, #2
 8005076:	f44f 403c 	mov.w	r0, #48128	@ 0xbc00
 800507a:	f000 fabd 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 800507e:	2100      	movs	r1, #0
 8005080:	f64b 4001 	movw	r0, #48129	@ 0xbc01
 8005084:	f000 fab8 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 8005088:	2100      	movs	r1, #0
 800508a:	f64b 4002 	movw	r0, #48130	@ 0xbc02
 800508e:	f000 fab3 	bl	80055f8 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 8005092:	21d0      	movs	r1, #208	@ 0xd0
 8005094:	f44f 4049 	mov.w	r0, #51456	@ 0xc900
 8005098:	f000 faae 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 800509c:	2102      	movs	r1, #2
 800509e:	f64c 1001 	movw	r0, #51457	@ 0xc901
 80050a2:	f000 faa9 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80050a6:	2150      	movs	r1, #80	@ 0x50
 80050a8:	f64c 1002 	movw	r0, #51458	@ 0xc902
 80050ac:	f000 faa4 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80050b0:	2150      	movs	r1, #80	@ 0x50
 80050b2:	f64c 1003 	movw	r0, #51459	@ 0xc903
 80050b6:	f000 fa9f 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 80050ba:	2150      	movs	r1, #80	@ 0x50
 80050bc:	f64c 1004 	movw	r0, #51460	@ 0xc904
 80050c0:	f000 fa9a 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 80050c4:	2100      	movs	r1, #0
 80050c6:	f44f 5054 	mov.w	r0, #13568	@ 0x3500
 80050ca:	f000 fa95 	bl	80055f8 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 80050ce:	2155      	movs	r1, #85	@ 0x55
 80050d0:	f44f 5068 	mov.w	r0, #14848	@ 0x3a00
 80050d4:	f000 fa90 	bl	80055f8 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 80050d8:	f44f 5088 	mov.w	r0, #4352	@ 0x1100
 80050dc:	f000 fa78 	bl	80055d0 <lcd_wr_regno>
    delay_us(120);
 80050e0:	2078      	movs	r0, #120	@ 0x78
 80050e2:	f004 fb1d 	bl	8009720 <delay_us>
    lcd_wr_regno(0x2900);
 80050e6:	f44f 5024 	mov.w	r0, #10496	@ 0x2900
 80050ea:	f000 fa71 	bl	80055d0 <lcd_wr_regno>
}
 80050ee:	bf00      	nop
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 80050f6:	20ff      	movs	r0, #255	@ 0xff
 80050f8:	f000 fa6a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0xFF);
 80050fc:	20ff      	movs	r0, #255	@ 0xff
 80050fe:	f000 fa53 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x98);
 8005102:	2098      	movs	r0, #152	@ 0x98
 8005104:	f000 fa50 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);
 8005108:	2006      	movs	r0, #6
 800510a:	f000 fa4d 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 800510e:	20bc      	movs	r0, #188	@ 0xbc
 8005110:	f000 fa5e 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005114:	2001      	movs	r0, #1
 8005116:	f000 fa47 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800511a:	200f      	movs	r0, #15
 800511c:	f000 fa44 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x61);
 8005120:	2061      	movs	r0, #97	@ 0x61
 8005122:	f000 fa41 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005126:	20ff      	movs	r0, #255	@ 0xff
 8005128:	f000 fa3e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 800512c:	2001      	movs	r0, #1
 800512e:	f000 fa3b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005132:	2001      	movs	r0, #1
 8005134:	f000 fa38 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8005138:	200b      	movs	r0, #11
 800513a:	f000 fa35 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);
 800513e:	2010      	movs	r0, #16
 8005140:	f000 fa32 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x37);
 8005144:	2037      	movs	r0, #55	@ 0x37
 8005146:	f000 fa2f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x63);
 800514a:	2063      	movs	r0, #99	@ 0x63
 800514c:	f000 fa2c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005150:	20ff      	movs	r0, #255	@ 0xff
 8005152:	f000 fa29 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005156:	20ff      	movs	r0, #255	@ 0xff
 8005158:	f000 fa26 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 800515c:	2001      	movs	r0, #1
 800515e:	f000 fa23 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005162:	2001      	movs	r0, #1
 8005164:	f000 fa20 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005168:	2000      	movs	r0, #0
 800516a:	f000 fa1d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800516e:	2000      	movs	r0, #0
 8005170:	f000 fa1a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005174:	20ff      	movs	r0, #255	@ 0xff
 8005176:	f000 fa17 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x52);
 800517a:	2052      	movs	r0, #82	@ 0x52
 800517c:	f000 fa14 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005180:	2001      	movs	r0, #1
 8005182:	f000 fa11 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005186:	2000      	movs	r0, #0
 8005188:	f000 fa0e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x40);
 800518c:	2040      	movs	r0, #64	@ 0x40
 800518e:	f000 fa0b 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 8005192:	20bd      	movs	r0, #189	@ 0xbd
 8005194:	f000 fa1c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005198:	2001      	movs	r0, #1
 800519a:	f000 fa05 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x23);
 800519e:	2023      	movs	r0, #35	@ 0x23
 80051a0:	f000 fa02 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x45);
 80051a4:	2045      	movs	r0, #69	@ 0x45
 80051a6:	f000 f9ff 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x67);
 80051aa:	2067      	movs	r0, #103	@ 0x67
 80051ac:	f000 f9fc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80051b0:	2001      	movs	r0, #1
 80051b2:	f000 f9f9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x23);
 80051b6:	2023      	movs	r0, #35	@ 0x23
 80051b8:	f000 f9f6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x45);
 80051bc:	2045      	movs	r0, #69	@ 0x45
 80051be:	f000 f9f3 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x67);
 80051c2:	2067      	movs	r0, #103	@ 0x67
 80051c4:	f000 f9f0 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 80051c8:	20be      	movs	r0, #190	@ 0xbe
 80051ca:	f000 fa01 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80051ce:	2000      	movs	r0, #0
 80051d0:	f000 f9ea 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80051d4:	2001      	movs	r0, #1
 80051d6:	f000 f9e7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xAB);
 80051da:	20ab      	movs	r0, #171	@ 0xab
 80051dc:	f000 f9e4 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x60);
 80051e0:	2060      	movs	r0, #96	@ 0x60
 80051e2:	f000 f9e1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80051e6:	2022      	movs	r0, #34	@ 0x22
 80051e8:	f000 f9de 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80051ec:	2022      	movs	r0, #34	@ 0x22
 80051ee:	f000 f9db 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80051f2:	2022      	movs	r0, #34	@ 0x22
 80051f4:	f000 f9d8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80051f8:	2022      	movs	r0, #34	@ 0x22
 80051fa:	f000 f9d5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x22);
 80051fe:	2022      	movs	r0, #34	@ 0x22
 8005200:	f000 f9d2 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8005204:	20c7      	movs	r0, #199	@ 0xc7
 8005206:	f000 f9e3 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x36);
 800520a:	2036      	movs	r0, #54	@ 0x36
 800520c:	f000 f9cc 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 8005210:	20ed      	movs	r0, #237	@ 0xed
 8005212:	f000 f9dd 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8005216:	207f      	movs	r0, #127	@ 0x7f
 8005218:	f000 f9c6 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800521c:	200f      	movs	r0, #15
 800521e:	f000 f9c3 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 8005222:	20c0      	movs	r0, #192	@ 0xc0
 8005224:	f000 f9d4 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8005228:	200f      	movs	r0, #15
 800522a:	f000 f9bd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0B);
 800522e:	200b      	movs	r0, #11
 8005230:	f000 f9ba 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8005234:	200a      	movs	r0, #10
 8005236:	f000 f9b7 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 800523a:	20fc      	movs	r0, #252	@ 0xfc
 800523c:	f000 f9c8 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x08);
 8005240:	2008      	movs	r0, #8
 8005242:	f000 f9b1 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8005246:	20df      	movs	r0, #223	@ 0xdf
 8005248:	f000 f9c2 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 800524c:	2000      	movs	r0, #0
 800524e:	f000 f9ab 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005252:	2000      	movs	r0, #0
 8005254:	f000 f9a8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005258:	2000      	movs	r0, #0
 800525a:	f000 f9a5 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 800525e:	2000      	movs	r0, #0
 8005260:	f000 f9a2 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005264:	2000      	movs	r0, #0
 8005266:	f000 f99f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x20);
 800526a:	2020      	movs	r0, #32
 800526c:	f000 f99c 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 8005270:	20f3      	movs	r0, #243	@ 0xf3
 8005272:	f000 f9ad 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x74);
 8005276:	2074      	movs	r0, #116	@ 0x74
 8005278:	f000 f996 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 800527c:	20b4      	movs	r0, #180	@ 0xb4
 800527e:	f000 f9a7 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 8005282:	2000      	movs	r0, #0
 8005284:	f000 f990 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 8005288:	2000      	movs	r0, #0
 800528a:	f000 f98d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 800528e:	2000      	movs	r0, #0
 8005290:	f000 f98a 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 8005294:	20f7      	movs	r0, #247	@ 0xf7
 8005296:	f000 f99b 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 800529a:	2082      	movs	r0, #130	@ 0x82
 800529c:	f000 f984 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 80052a0:	20b1      	movs	r0, #177	@ 0xb1
 80052a2:	f000 f995 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80052a6:	2000      	movs	r0, #0
 80052a8:	f000 f97e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x13);
 80052ac:	2013      	movs	r0, #19
 80052ae:	f000 f97b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x13);
 80052b2:	2013      	movs	r0, #19
 80052b4:	f000 f978 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 80052b8:	20f2      	movs	r0, #242	@ 0xf2
 80052ba:	f000 f989 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x80);
 80052be:	2080      	movs	r0, #128	@ 0x80
 80052c0:	f000 f972 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x04);
 80052c4:	2004      	movs	r0, #4
 80052c6:	f000 f96f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x40);
 80052ca:	2040      	movs	r0, #64	@ 0x40
 80052cc:	f000 f96c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x28);
 80052d0:	2028      	movs	r0, #40	@ 0x28
 80052d2:	f000 f969 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 80052d6:	20c1      	movs	r0, #193	@ 0xc1
 80052d8:	f000 f97a 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x17);
 80052dc:	2017      	movs	r0, #23
 80052de:	f000 f963 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 80052e2:	2088      	movs	r0, #136	@ 0x88
 80052e4:	f000 f960 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 80052e8:	2088      	movs	r0, #136	@ 0x88
 80052ea:	f000 f95d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x20);
 80052ee:	2020      	movs	r0, #32
 80052f0:	f000 f95a 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 80052f4:	20e0      	movs	r0, #224	@ 0xe0
 80052f6:	f000 f96b 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 80052fa:	2000      	movs	r0, #0
 80052fc:	f000 f954 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 8005300:	200a      	movs	r0, #10
 8005302:	f000 f951 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8005306:	2012      	movs	r0, #18
 8005308:	f000 f94e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 800530c:	2010      	movs	r0, #16
 800530e:	f000 f94b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005312:	200e      	movs	r0, #14
 8005314:	f000 f948 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8005318:	2020      	movs	r0, #32
 800531a:	f000 f945 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 800531e:	20cc      	movs	r0, #204	@ 0xcc
 8005320:	f000 f942 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8005324:	2007      	movs	r0, #7
 8005326:	f000 f93f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 800532a:	2006      	movs	r0, #6
 800532c:	f000 f93c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 8005330:	200b      	movs	r0, #11
 8005332:	f000 f939 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8005336:	200e      	movs	r0, #14
 8005338:	f000 f936 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 800533c:	200f      	movs	r0, #15
 800533e:	f000 f933 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 8005342:	200d      	movs	r0, #13
 8005344:	f000 f930 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8005348:	2015      	movs	r0, #21
 800534a:	f000 f92d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 800534e:	2010      	movs	r0, #16
 8005350:	f000 f92a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8005354:	2000      	movs	r0, #0
 8005356:	f000 f927 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 800535a:	20e1      	movs	r0, #225	@ 0xe1
 800535c:	f000 f938 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8005360:	2000      	movs	r0, #0
 8005362:	f000 f921 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 8005366:	200b      	movs	r0, #11
 8005368:	f000 f91e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 800536c:	2013      	movs	r0, #19
 800536e:	f000 f91b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 8005372:	200d      	movs	r0, #13
 8005374:	f000 f918 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 8005378:	200e      	movs	r0, #14
 800537a:	f000 f915 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 800537e:	201b      	movs	r0, #27
 8005380:	f000 f912 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 8005384:	2071      	movs	r0, #113	@ 0x71
 8005386:	f000 f90f 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 800538a:	2006      	movs	r0, #6
 800538c:	f000 f90c 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8005390:	2006      	movs	r0, #6
 8005392:	f000 f909 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 8005396:	200a      	movs	r0, #10
 8005398:	f000 f906 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 800539c:	200f      	movs	r0, #15
 800539e:	f000 f903 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80053a2:	200e      	movs	r0, #14
 80053a4:	f000 f900 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80053a8:	200f      	movs	r0, #15
 80053aa:	f000 f8fd 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80053ae:	2015      	movs	r0, #21
 80053b0:	f000 f8fa 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80053b4:	200c      	movs	r0, #12
 80053b6:	f000 f8f7 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 80053ba:	2000      	movs	r0, #0
 80053bc:	f000 f8f4 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 80053c0:	202a      	movs	r0, #42	@ 0x2a
 80053c2:	f000 f905 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80053c6:	2000      	movs	r0, #0
 80053c8:	f000 f8ee 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053cc:	2000      	movs	r0, #0
 80053ce:	f000 f8eb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);
 80053d2:	2001      	movs	r0, #1
 80053d4:	f000 f8e8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xdf);
 80053d8:	20df      	movs	r0, #223	@ 0xdf
 80053da:	f000 f8e5 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 80053de:	202b      	movs	r0, #43	@ 0x2b
 80053e0:	f000 f8f6 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);
 80053e4:	2000      	movs	r0, #0
 80053e6:	f000 f8df 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053ea:	2000      	movs	r0, #0
 80053ec:	f000 f8dc 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x03);
 80053f0:	2003      	movs	r0, #3
 80053f2:	f000 f8d9 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x1f);
 80053f6:	201f      	movs	r0, #31
 80053f8:	f000 f8d6 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 80053fc:	203a      	movs	r0, #58	@ 0x3a
 80053fe:	f000 f8e7 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x55);
 8005402:	2055      	movs	r0, #85	@ 0x55
 8005404:	f000 f8d0 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8005408:	2036      	movs	r0, #54	@ 0x36
 800540a:	f000 f8e1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 800540e:	2000      	movs	r0, #0
 8005410:	f000 f8ca 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8005414:	2011      	movs	r0, #17
 8005416:	f000 f8db 	bl	80055d0 <lcd_wr_regno>
    delay_ms(120);
 800541a:	2078      	movs	r0, #120	@ 0x78
 800541c:	f004 f9be 	bl	800979c <delay_ms>
    lcd_wr_regno(0x29);
 8005420:	2029      	movs	r0, #41	@ 0x29
 8005422:	f000 f8d5 	bl	80055d0 <lcd_wr_regno>
    delay_ms(20);
 8005426:	2014      	movs	r0, #20
 8005428:	f004 f9b8 	bl	800979c <delay_ms>
    lcd_wr_regno(0x2C);
 800542c:	202c      	movs	r0, #44	@ 0x2c
 800542e:	f000 f8cf 	bl	80055d0 <lcd_wr_regno>
}
 8005432:	bf00      	nop
 8005434:	bd80      	pop	{r7, pc}

08005436 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 800543a:	20e2      	movs	r0, #226	@ 0xe2
 800543c:	f000 f8c8 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 8005440:	201d      	movs	r0, #29
 8005442:	f000 f8b1 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8005446:	2002      	movs	r0, #2
 8005448:	f000 f8ae 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 800544c:	2004      	movs	r0, #4
 800544e:	f000 f8ab 	bl	80055a8 <lcd_wr_data>
    delay_us(100);
 8005452:	2064      	movs	r0, #100	@ 0x64
 8005454:	f004 f964 	bl	8009720 <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005458:	20e0      	movs	r0, #224	@ 0xe0
 800545a:	f000 f8b9 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 800545e:	2001      	movs	r0, #1
 8005460:	f000 f8a2 	bl	80055a8 <lcd_wr_data>
    delay_ms(10);
 8005464:	200a      	movs	r0, #10
 8005466:	f004 f999 	bl	800979c <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 800546a:	20e0      	movs	r0, #224	@ 0xe0
 800546c:	f000 f8b0 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 8005470:	2003      	movs	r0, #3
 8005472:	f000 f899 	bl	80055a8 <lcd_wr_data>
    delay_ms(12);
 8005476:	200c      	movs	r0, #12
 8005478:	f004 f990 	bl	800979c <delay_ms>
    lcd_wr_regno(0x01); /*  */
 800547c:	2001      	movs	r0, #1
 800547e:	f000 f8a7 	bl	80055d0 <lcd_wr_regno>
    delay_ms(10);
 8005482:	200a      	movs	r0, #10
 8005484:	f004 f98a 	bl	800979c <delay_ms>

    lcd_wr_regno(0xE6); /* ,33Mhz */
 8005488:	20e6      	movs	r0, #230	@ 0xe6
 800548a:	f000 f8a1 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x2F);
 800548e:	202f      	movs	r0, #47	@ 0x2f
 8005490:	f000 f88a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005494:	20ff      	movs	r0, #255	@ 0xff
 8005496:	f000 f887 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800549a:	20ff      	movs	r0, #255	@ 0xff
 800549c:	f000 f884 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCD */
 80054a0:	20b0      	movs	r0, #176	@ 0xb0
 80054a2:	f000 f895 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24 */
 80054a6:	2020      	movs	r0, #32
 80054a8:	f000 f87e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT  */
 80054ac:	2000      	movs	r0, #0
 80054ae:	f000 f87b 	bl	80055a8 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCD */
 80054b2:	2003      	movs	r0, #3
 80054b4:	f000 f878 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 80054b8:	f240 301f 	movw	r0, #799	@ 0x31f
 80054bc:	f000 f874 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCD */
 80054c0:	2001      	movs	r0, #1
 80054c2:	f000 f871 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 80054c6:	f240 10df 	movw	r0, #479	@ 0x1df
 80054ca:	f000 f86d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 80054ce:	2000      	movs	r0, #0
 80054d0:	f000 f86a 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 80054d4:	20b4      	movs	r0, #180	@ 0xb4
 80054d6:	f000 f87b 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 80054da:	2004      	movs	r0, #4
 80054dc:	f000 f864 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 80054e0:	f240 401f 	movw	r0, #1055	@ 0x41f
 80054e4:	f000 f860 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 80054e8:	2000      	movs	r0, #0
 80054ea:	f000 f85d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 80054ee:	202e      	movs	r0, #46	@ 0x2e
 80054f0:	f000 f85a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 80054f4:	2000      	movs	r0, #0
 80054f6:	f000 f857 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 80054fa:	2000      	movs	r0, #0
 80054fc:	f000 f854 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005500:	2000      	movs	r0, #0
 8005502:	f000 f851 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005506:	2000      	movs	r0, #0
 8005508:	f000 f84e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 800550c:	20b6      	movs	r0, #182	@ 0xb6
 800550e:	f000 f85f 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 8005512:	2002      	movs	r0, #2
 8005514:	f000 f848 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005518:	f44f 7003 	mov.w	r0, #524	@ 0x20c
 800551c:	f000 f844 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 8005520:	2000      	movs	r0, #0
 8005522:	f000 f841 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8005526:	2017      	movs	r0, #23
 8005528:	f000 f83e 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 800552c:	2015      	movs	r0, #21
 800552e:	f000 f83b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005532:	2000      	movs	r0, #0
 8005534:	f000 f838 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005538:	2000      	movs	r0, #0
 800553a:	f000 f835 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPU16bit */
 800553e:	20f0      	movs	r0, #240	@ 0xf0
 8005540:	f000 f846 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8005544:	2003      	movs	r0, #3
 8005546:	f000 f82f 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0x29); /*  */
 800554a:	2029      	movs	r0, #41	@ 0x29
 800554c:	f000 f840 	bl	80055d0 <lcd_wr_regno>
    /* PWM   */
    lcd_wr_regno(0xD0); /* DBC */
 8005550:	20d0      	movs	r0, #208	@ 0xd0
 8005552:	f000 f83d 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8005556:	2000      	movs	r0, #0
 8005558:	f000 f826 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 800555c:	20be      	movs	r0, #190	@ 0xbe
 800555e:	f000 f837 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWM */
 8005562:	2005      	movs	r0, #5
 8005564:	f000 f820 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWM */
 8005568:	20fe      	movs	r0, #254	@ 0xfe
 800556a:	f000 f81d 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 800556e:	2001      	movs	r0, #1
 8005570:	f000 f81a 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 8005574:	2000      	movs	r0, #0
 8005576:	f000 f817 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 800557a:	2000      	movs	r0, #0
 800557c:	f000 f814 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 8005580:	2000      	movs	r0, #0
 8005582:	f000 f811 	bl	80055a8 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 8005586:	20b8      	movs	r0, #184	@ 0xb8
 8005588:	f000 f822 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IO */
 800558c:	2003      	movs	r0, #3
 800558e:	f000 f80b 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOIO */
 8005592:	2001      	movs	r0, #1
 8005594:	f000 f808 	bl	80055a8 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 8005598:	20ba      	movs	r0, #186	@ 0xba
 800559a:	f000 f819 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0X01);  /* GPIO[1:0]=01,LCD */
 800559e:	2001      	movs	r0, #1
 80055a0:	f000 f802 	bl	80055a8 <lcd_wr_data>
}
 80055a4:	bf00      	nop
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <lcd_wr_data>:
 * @brief       LCD
 * @param       data: 
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	80fb      	strh	r3, [r7, #6]
    data = data;            /* -O2, */
 80055b2:	88fb      	ldrh	r3, [r7, #6]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 80055b8:	4b04      	ldr	r3, [pc, #16]	@ (80055cc <lcd_wr_data+0x24>)
 80055ba:	88fa      	ldrh	r2, [r7, #6]
 80055bc:	b292      	uxth	r2, r2
 80055be:	805a      	strh	r2, [r3, #2]
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bc80      	pop	{r7}
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	6c0007fe 	.word	0x6c0007fe

080055d0 <lcd_wr_regno>:
 * @brief       LCD/
 * @param       regno: /
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	4603      	mov	r3, r0
 80055d8:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* -O2, */
 80055da:	88fb      	ldrh	r3, [r7, #6]
 80055dc:	b29b      	uxth	r3, r3
 80055de:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /*  */
 80055e0:	4b04      	ldr	r3, [pc, #16]	@ (80055f4 <lcd_wr_regno+0x24>)
 80055e2:	88fa      	ldrh	r2, [r7, #6]
 80055e4:	b292      	uxth	r2, r2
 80055e6:	801a      	strh	r2, [r3, #0]

}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bc80      	pop	{r7}
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	6c0007fe 	.word	0x6c0007fe

080055f8 <lcd_write_reg>:
 * @param       regno:/
 * @param       data:
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	4603      	mov	r3, r0
 8005600:	460a      	mov	r2, r1
 8005602:	80fb      	strh	r3, [r7, #6]
 8005604:	4613      	mov	r3, r2
 8005606:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = regno;   /*  */
 8005608:	4a05      	ldr	r2, [pc, #20]	@ (8005620 <lcd_write_reg+0x28>)
 800560a:	88fb      	ldrh	r3, [r7, #6]
 800560c:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = data;    /*  */
 800560e:	4a04      	ldr	r2, [pc, #16]	@ (8005620 <lcd_write_reg+0x28>)
 8005610:	88bb      	ldrh	r3, [r7, #4]
 8005612:	8053      	strh	r3, [r2, #2]
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	bc80      	pop	{r7}
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	6c0007fe 	.word	0x6c0007fe

08005624 <lcd_opt_delay>:
 * @brief       LCD,mdk -O1
 * @param       t:
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
    while (i--);
 800562c:	bf00      	nop
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	1e5a      	subs	r2, r3, #1
 8005632:	607a      	str	r2, [r7, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1fa      	bne.n	800562e <lcd_opt_delay+0xa>
}
 8005638:	bf00      	nop
 800563a:	bf00      	nop
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	bc80      	pop	{r7}
 8005642:	4770      	bx	lr

08005644 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      
 */
static uint16_t lcd_rd_data(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b082      	sub	sp, #8
 8005648:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /*  */
    lcd_opt_delay(2);
 800564a:	2002      	movs	r0, #2
 800564c:	f7ff ffea 	bl	8005624 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 8005650:	4b04      	ldr	r3, [pc, #16]	@ (8005664 <lcd_rd_data+0x20>)
 8005652:	885b      	ldrh	r3, [r3, #2]
 8005654:	b29b      	uxth	r3, r3
 8005656:	80fb      	strh	r3, [r7, #6]
    return ram;
 8005658:	88fb      	ldrh	r3, [r7, #6]
 800565a:	b29b      	uxth	r3, r3
}
 800565c:	4618      	mov	r0, r3
 800565e:	3708      	adds	r7, #8
 8005660:	46bd      	mov	sp, r7
 8005662:	bd80      	pop	{r7, pc}
 8005664:	6c0007fe 	.word	0x6c0007fe

08005668 <lcd_write_ram_prepare>:
 * @brief       GRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 800566c:	4b03      	ldr	r3, [pc, #12]	@ (800567c <lcd_write_ram_prepare+0x14>)
 800566e:	4a04      	ldr	r2, [pc, #16]	@ (8005680 <lcd_write_ram_prepare+0x18>)
 8005670:	8912      	ldrh	r2, [r2, #8]
 8005672:	801a      	strh	r2, [r3, #0]
}
 8005674:	bf00      	nop
 8005676:	46bd      	mov	sp, r7
 8005678:	bc80      	pop	{r7}
 800567a:	4770      	bx	lr
 800567c:	6c0007fe 	.word	0x6c0007fe
 8005680:	20000474 	.word	0x20000474

08005684 <lcd_set_cursor>:
 * @brief       (RGB)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	4603      	mov	r3, r0
 800568c:	460a      	mov	r2, r1
 800568e:	80fb      	strh	r3, [r7, #6]
 8005690:	4613      	mov	r3, r2
 8005692:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 8005694:	4b65      	ldr	r3, [pc, #404]	@ (800582c <lcd_set_cursor+0x1a8>)
 8005696:	889b      	ldrh	r3, [r3, #4]
 8005698:	f641 1263 	movw	r2, #6499	@ 0x1963
 800569c:	4293      	cmp	r3, r2
 800569e:	d167      	bne.n	8005770 <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* , x */
 80056a0:	4b62      	ldr	r3, [pc, #392]	@ (800582c <lcd_set_cursor+0x1a8>)
 80056a2:	799b      	ldrb	r3, [r3, #6]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d11e      	bne.n	80056e6 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 80056a8:	4b60      	ldr	r3, [pc, #384]	@ (800582c <lcd_set_cursor+0x1a8>)
 80056aa:	881a      	ldrh	r2, [r3, #0]
 80056ac:	88fb      	ldrh	r3, [r7, #6]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	3b01      	subs	r3, #1
 80056b4:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 80056b6:	4b5d      	ldr	r3, [pc, #372]	@ (800582c <lcd_set_cursor+0x1a8>)
 80056b8:	895b      	ldrh	r3, [r3, #10]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff ff88 	bl	80055d0 <lcd_wr_regno>
            lcd_wr_data(0);
 80056c0:	2000      	movs	r0, #0
 80056c2:	f7ff ff71 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data(0);
 80056c6:	2000      	movs	r0, #0
 80056c8:	f7ff ff6e 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 80056cc:	88fb      	ldrh	r3, [r7, #6]
 80056ce:	0a1b      	lsrs	r3, r3, #8
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff ff68 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 80056d8:	88fb      	ldrh	r3, [r7, #6]
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	b29b      	uxth	r3, r3
 80056de:	4618      	mov	r0, r3
 80056e0:	f7ff ff62 	bl	80055a8 <lcd_wr_data>
 80056e4:	e021      	b.n	800572a <lcd_set_cursor+0xa6>
        }
        else                    /*  */
        {
            lcd_wr_regno(lcddev.setxcmd);
 80056e6:	4b51      	ldr	r3, [pc, #324]	@ (800582c <lcd_set_cursor+0x1a8>)
 80056e8:	895b      	ldrh	r3, [r3, #10]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7ff ff70 	bl	80055d0 <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 80056f0:	88fb      	ldrh	r3, [r7, #6]
 80056f2:	0a1b      	lsrs	r3, r3, #8
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff ff56 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 80056fc:	88fb      	ldrh	r3, [r7, #6]
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	b29b      	uxth	r3, r3
 8005702:	4618      	mov	r0, r3
 8005704:	f7ff ff50 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 8005708:	4b48      	ldr	r3, [pc, #288]	@ (800582c <lcd_set_cursor+0x1a8>)
 800570a:	881b      	ldrh	r3, [r3, #0]
 800570c:	3b01      	subs	r3, #1
 800570e:	121b      	asrs	r3, r3, #8
 8005710:	b29b      	uxth	r3, r3
 8005712:	4618      	mov	r0, r3
 8005714:	f7ff ff48 	bl	80055a8 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005718:	4b44      	ldr	r3, [pc, #272]	@ (800582c <lcd_set_cursor+0x1a8>)
 800571a:	881b      	ldrh	r3, [r3, #0]
 800571c:	3b01      	subs	r3, #1
 800571e:	b29b      	uxth	r3, r3
 8005720:	b2db      	uxtb	r3, r3
 8005722:	b29b      	uxth	r3, r3
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff ff3f 	bl	80055a8 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 800572a:	4b40      	ldr	r3, [pc, #256]	@ (800582c <lcd_set_cursor+0x1a8>)
 800572c:	899b      	ldrh	r3, [r3, #12]
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff ff4e 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005734:	88bb      	ldrh	r3, [r7, #4]
 8005736:	0a1b      	lsrs	r3, r3, #8
 8005738:	b29b      	uxth	r3, r3
 800573a:	4618      	mov	r0, r3
 800573c:	f7ff ff34 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005740:	88bb      	ldrh	r3, [r7, #4]
 8005742:	b2db      	uxtb	r3, r3
 8005744:	b29b      	uxth	r3, r3
 8005746:	4618      	mov	r0, r3
 8005748:	f7ff ff2e 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 800574c:	4b37      	ldr	r3, [pc, #220]	@ (800582c <lcd_set_cursor+0x1a8>)
 800574e:	885b      	ldrh	r3, [r3, #2]
 8005750:	3b01      	subs	r3, #1
 8005752:	121b      	asrs	r3, r3, #8
 8005754:	b29b      	uxth	r3, r3
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff ff26 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 800575c:	4b33      	ldr	r3, [pc, #204]	@ (800582c <lcd_set_cursor+0x1a8>)
 800575e:	885b      	ldrh	r3, [r3, #2]
 8005760:	3b01      	subs	r3, #1
 8005762:	b29b      	uxth	r3, r3
 8005764:	b2db      	uxtb	r3, r3
 8005766:	b29b      	uxth	r3, r3
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff ff1d 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0XFF);
    }
}
 800576e:	e058      	b.n	8005822 <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0X5510)
 8005770:	4b2e      	ldr	r3, [pc, #184]	@ (800582c <lcd_set_cursor+0x1a8>)
 8005772:	889b      	ldrh	r3, [r3, #4]
 8005774:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005778:	4293      	cmp	r3, r2
 800577a:	d130      	bne.n	80057de <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 800577c:	4b2b      	ldr	r3, [pc, #172]	@ (800582c <lcd_set_cursor+0x1a8>)
 800577e:	895b      	ldrh	r3, [r3, #10]
 8005780:	4618      	mov	r0, r3
 8005782:	f7ff ff25 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	0a1b      	lsrs	r3, r3, #8
 800578a:	b29b      	uxth	r3, r3
 800578c:	4618      	mov	r0, r3
 800578e:	f7ff ff0b 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8005792:	4b26      	ldr	r3, [pc, #152]	@ (800582c <lcd_set_cursor+0x1a8>)
 8005794:	895b      	ldrh	r3, [r3, #10]
 8005796:	3301      	adds	r3, #1
 8005798:	b29b      	uxth	r3, r3
 800579a:	4618      	mov	r0, r3
 800579c:	f7ff ff18 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(x & 0XFF);
 80057a0:	88fb      	ldrh	r3, [r7, #6]
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff fefe 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80057ac:	4b1f      	ldr	r3, [pc, #124]	@ (800582c <lcd_set_cursor+0x1a8>)
 80057ae:	899b      	ldrh	r3, [r3, #12]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff ff0d 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80057b6:	88bb      	ldrh	r3, [r7, #4]
 80057b8:	0a1b      	lsrs	r3, r3, #8
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	4618      	mov	r0, r3
 80057be:	f7ff fef3 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 80057c2:	4b1a      	ldr	r3, [pc, #104]	@ (800582c <lcd_set_cursor+0x1a8>)
 80057c4:	899b      	ldrh	r3, [r3, #12]
 80057c6:	3301      	adds	r3, #1
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff ff00 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(y & 0XFF);
 80057d0:	88bb      	ldrh	r3, [r7, #4]
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff fee6 	bl	80055a8 <lcd_wr_data>
}
 80057dc:	e021      	b.n	8005822 <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 80057de:	4b13      	ldr	r3, [pc, #76]	@ (800582c <lcd_set_cursor+0x1a8>)
 80057e0:	895b      	ldrh	r3, [r3, #10]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fef4 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 80057e8:	88fb      	ldrh	r3, [r7, #6]
 80057ea:	0a1b      	lsrs	r3, r3, #8
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7ff feda 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
 80057f4:	88fb      	ldrh	r3, [r7, #6]
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	4618      	mov	r0, r3
 80057fc:	f7ff fed4 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005800:	4b0a      	ldr	r3, [pc, #40]	@ (800582c <lcd_set_cursor+0x1a8>)
 8005802:	899b      	ldrh	r3, [r3, #12]
 8005804:	4618      	mov	r0, r3
 8005806:	f7ff fee3 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 800580a:	88bb      	ldrh	r3, [r7, #4]
 800580c:	0a1b      	lsrs	r3, r3, #8
 800580e:	b29b      	uxth	r3, r3
 8005810:	4618      	mov	r0, r3
 8005812:	f7ff fec9 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005816:	88bb      	ldrh	r3, [r7, #4]
 8005818:	b2db      	uxtb	r3, r3
 800581a:	b29b      	uxth	r3, r3
 800581c:	4618      	mov	r0, r3
 800581e:	f7ff fec3 	bl	80055a8 <lcd_wr_data>
}
 8005822:	bf00      	nop
 8005824:	3708      	adds	r7, #8
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	20000474 	.word	0x20000474

08005830 <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	4603      	mov	r3, r0
 8005838:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 800583e:	2300      	movs	r3, #0
 8005840:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* 1963, IC1963, IC */
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8005842:	4b9c      	ldr	r3, [pc, #624]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005844:	799b      	ldrb	r3, [r3, #6]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d105      	bne.n	8005856 <lcd_scan_dir+0x26>
 800584a:	4b9a      	ldr	r3, [pc, #616]	@ (8005ab4 <lcd_scan_dir+0x284>)
 800584c:	889b      	ldrh	r3, [r3, #4]
 800584e:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005852:	4293      	cmp	r3, r2
 8005854:	d109      	bne.n	800586a <lcd_scan_dir+0x3a>
 8005856:	4b97      	ldr	r3, [pc, #604]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005858:	799b      	ldrb	r3, [r3, #6]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d134      	bne.n	80058c8 <lcd_scan_dir+0x98>
 800585e:	4b95      	ldr	r3, [pc, #596]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005860:	889b      	ldrh	r3, [r3, #4]
 8005862:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005866:	4293      	cmp	r3, r2
 8005868:	d12e      	bne.n	80058c8 <lcd_scan_dir+0x98>
    {
        switch (dir)   /*  */
 800586a:	79fb      	ldrb	r3, [r7, #7]
 800586c:	2b07      	cmp	r3, #7
 800586e:	d82b      	bhi.n	80058c8 <lcd_scan_dir+0x98>
 8005870:	a201      	add	r2, pc, #4	@ (adr r2, 8005878 <lcd_scan_dir+0x48>)
 8005872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005876:	bf00      	nop
 8005878:	08005899 	.word	0x08005899
 800587c:	0800589f 	.word	0x0800589f
 8005880:	080058a5 	.word	0x080058a5
 8005884:	080058ab 	.word	0x080058ab
 8005888:	080058b1 	.word	0x080058b1
 800588c:	080058b7 	.word	0x080058b7
 8005890:	080058bd 	.word	0x080058bd
 8005894:	080058c3 	.word	0x080058c3
        {
            case 0:
                dir = 6;
 8005898:	2306      	movs	r3, #6
 800589a:	71fb      	strb	r3, [r7, #7]
                break;
 800589c:	e014      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 1:
                dir = 7;
 800589e:	2307      	movs	r3, #7
 80058a0:	71fb      	strb	r3, [r7, #7]
                break;
 80058a2:	e011      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 2:
                dir = 4;
 80058a4:	2304      	movs	r3, #4
 80058a6:	71fb      	strb	r3, [r7, #7]
                break;
 80058a8:	e00e      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 3:
                dir = 5;
 80058aa:	2305      	movs	r3, #5
 80058ac:	71fb      	strb	r3, [r7, #7]
                break;
 80058ae:	e00b      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 4:
                dir = 1;
 80058b0:	2301      	movs	r3, #1
 80058b2:	71fb      	strb	r3, [r7, #7]
                break;
 80058b4:	e008      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 5:
                dir = 0;
 80058b6:	2300      	movs	r3, #0
 80058b8:	71fb      	strb	r3, [r7, #7]
                break;
 80058ba:	e005      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 6:
                dir = 3;
 80058bc:	2303      	movs	r3, #3
 80058be:	71fb      	strb	r3, [r7, #7]
                break;
 80058c0:	e002      	b.n	80058c8 <lcd_scan_dir+0x98>

            case 7:
                dir = 2;
 80058c2:	2302      	movs	r3, #2
 80058c4:	71fb      	strb	r3, [r7, #7]
                break;
 80058c6:	bf00      	nop
        }
    }

    /*   0X36/0X3600  bit 5,6,7  */
    switch (dir)
 80058c8:	79fb      	ldrb	r3, [r7, #7]
 80058ca:	2b07      	cmp	r3, #7
 80058cc:	d835      	bhi.n	800593a <lcd_scan_dir+0x10a>
 80058ce:	a201      	add	r2, pc, #4	@ (adr r2, 80058d4 <lcd_scan_dir+0xa4>)
 80058d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d4:	0800593b 	.word	0x0800593b
 80058d8:	080058f5 	.word	0x080058f5
 80058dc:	080058ff 	.word	0x080058ff
 80058e0:	08005909 	.word	0x08005909
 80058e4:	08005913 	.word	0x08005913
 80058e8:	0800591d 	.word	0x0800591d
 80058ec:	08005927 	.word	0x08005927
 80058f0:	08005931 	.word	0x08005931
        case L2R_U2D:/* , */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* , */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 80058f4:	89fb      	ldrh	r3, [r7, #14]
 80058f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058fa:	81fb      	strh	r3, [r7, #14]
            break;
 80058fc:	e01d      	b.n	800593a <lcd_scan_dir+0x10a>

        case R2L_U2D:/* , */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 80058fe:	89fb      	ldrh	r3, [r7, #14]
 8005900:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005904:	81fb      	strh	r3, [r7, #14]
            break;
 8005906:	e018      	b.n	800593a <lcd_scan_dir+0x10a>

        case R2L_D2U:/* , */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8005908:	89fb      	ldrh	r3, [r7, #14]
 800590a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800590e:	81fb      	strh	r3, [r7, #14]
            break;
 8005910:	e013      	b.n	800593a <lcd_scan_dir+0x10a>

        case U2D_L2R:/* , */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8005912:	89fb      	ldrh	r3, [r7, #14]
 8005914:	f043 0320 	orr.w	r3, r3, #32
 8005918:	81fb      	strh	r3, [r7, #14]
            break;
 800591a:	e00e      	b.n	800593a <lcd_scan_dir+0x10a>

        case U2D_R2L:/* , */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 800591c:	89fb      	ldrh	r3, [r7, #14]
 800591e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005922:	81fb      	strh	r3, [r7, #14]
            break;
 8005924:	e009      	b.n	800593a <lcd_scan_dir+0x10a>

        case D2U_L2R:/* , */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8005926:	89fb      	ldrh	r3, [r7, #14]
 8005928:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800592c:	81fb      	strh	r3, [r7, #14]
            break;
 800592e:	e004      	b.n	800593a <lcd_scan_dir+0x10a>

        case D2U_R2L:/* , */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8005930:	89fb      	ldrh	r3, [r7, #14]
 8005932:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8005936:	81fb      	strh	r3, [r7, #14]
            break;
 8005938:	bf00      	nop
    }

    dirreg = 0X36;  /* IC, 0X36 */
 800593a:	2336      	movs	r3, #54	@ 0x36
 800593c:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X5510)
 800593e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005940:	889b      	ldrh	r3, [r3, #4]
 8005942:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005946:	4293      	cmp	r3, r2
 8005948:	d102      	bne.n	8005950 <lcd_scan_dir+0x120>
    {
        dirreg = 0X3600;    /* 5510, ic */
 800594a:	f44f 5358 	mov.w	r3, #13824	@ 0x3600
 800594e:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 BGR */
    if (lcddev.id == 0X9341 || lcddev.id == 0X7789 || lcddev.id == 0x7796)
 8005950:	4b58      	ldr	r3, [pc, #352]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005952:	889b      	ldrh	r3, [r3, #4]
 8005954:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005958:	4293      	cmp	r3, r2
 800595a:	d00b      	beq.n	8005974 <lcd_scan_dir+0x144>
 800595c:	4b55      	ldr	r3, [pc, #340]	@ (8005ab4 <lcd_scan_dir+0x284>)
 800595e:	889b      	ldrh	r3, [r3, #4]
 8005960:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005964:	4293      	cmp	r3, r2
 8005966:	d005      	beq.n	8005974 <lcd_scan_dir+0x144>
 8005968:	4b52      	ldr	r3, [pc, #328]	@ (8005ab4 <lcd_scan_dir+0x284>)
 800596a:	889b      	ldrh	r3, [r3, #4]
 800596c:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005970:	4293      	cmp	r3, r2
 8005972:	d103      	bne.n	800597c <lcd_scan_dir+0x14c>
    {
        regval |= 0X08;
 8005974:	89fb      	ldrh	r3, [r7, #14]
 8005976:	f043 0308 	orr.w	r3, r3, #8
 800597a:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 800597c:	89fa      	ldrh	r2, [r7, #14]
 800597e:	89bb      	ldrh	r3, [r7, #12]
 8005980:	4611      	mov	r1, r2
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff fe38 	bl	80055f8 <lcd_write_reg>

    if (lcddev.id != 0X1963)   /* 1963 */
 8005988:	4b4a      	ldr	r3, [pc, #296]	@ (8005ab4 <lcd_scan_dir+0x284>)
 800598a:	889b      	ldrh	r3, [r3, #4]
 800598c:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005990:	4293      	cmp	r3, r2
 8005992:	d025      	beq.n	80059e0 <lcd_scan_dir+0x1b0>
    {
        if (regval & 0X20)
 8005994:	89fb      	ldrh	r3, [r7, #14]
 8005996:	f003 0320 	and.w	r3, r3, #32
 800599a:	2b00      	cmp	r3, #0
 800599c:	d010      	beq.n	80059c0 <lcd_scan_dir+0x190>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 800599e:	4b45      	ldr	r3, [pc, #276]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059a0:	881a      	ldrh	r2, [r3, #0]
 80059a2:	4b44      	ldr	r3, [pc, #272]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059a4:	885b      	ldrh	r3, [r3, #2]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d21a      	bcs.n	80059e0 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 80059aa:	4b42      	ldr	r3, [pc, #264]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059ac:	881b      	ldrh	r3, [r3, #0]
 80059ae:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80059b0:	4b40      	ldr	r3, [pc, #256]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059b2:	885a      	ldrh	r2, [r3, #2]
 80059b4:	4b3f      	ldr	r3, [pc, #252]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059b6:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80059b8:	4a3e      	ldr	r2, [pc, #248]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059ba:	897b      	ldrh	r3, [r7, #10]
 80059bc:	8053      	strh	r3, [r2, #2]
 80059be:	e00f      	b.n	80059e0 <lcd_scan_dir+0x1b0>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 80059c0:	4b3c      	ldr	r3, [pc, #240]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059c2:	881a      	ldrh	r2, [r3, #0]
 80059c4:	4b3b      	ldr	r3, [pc, #236]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059c6:	885b      	ldrh	r3, [r3, #2]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d909      	bls.n	80059e0 <lcd_scan_dir+0x1b0>
            {
                temp = lcddev.width;
 80059cc:	4b39      	ldr	r3, [pc, #228]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059ce:	881b      	ldrh	r3, [r3, #0]
 80059d0:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80059d2:	4b38      	ldr	r3, [pc, #224]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059d4:	885a      	ldrh	r2, [r3, #2]
 80059d6:	4b37      	ldr	r3, [pc, #220]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059d8:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80059da:	4a36      	ldr	r2, [pc, #216]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059dc:	897b      	ldrh	r3, [r7, #10]
 80059de:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* () */
    if (lcddev.id == 0X5510)
 80059e0:	4b34      	ldr	r3, [pc, #208]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059e2:	889b      	ldrh	r3, [r3, #4]
 80059e4:	f245 5210 	movw	r2, #21776	@ 0x5510
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d165      	bne.n	8005ab8 <lcd_scan_dir+0x288>
    {
        lcd_wr_regno(lcddev.setxcmd);
 80059ec:	4b31      	ldr	r3, [pc, #196]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059ee:	895b      	ldrh	r3, [r3, #10]
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7ff fded 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 80059f6:	2000      	movs	r0, #0
 80059f8:	f7ff fdd6 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80059fc:	4b2d      	ldr	r3, [pc, #180]	@ (8005ab4 <lcd_scan_dir+0x284>)
 80059fe:	895b      	ldrh	r3, [r3, #10]
 8005a00:	3301      	adds	r3, #1
 8005a02:	b29b      	uxth	r3, r3
 8005a04:	4618      	mov	r0, r3
 8005a06:	f7ff fde3 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a0a:	2000      	movs	r0, #0
 8005a0c:	f7ff fdcc 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8005a10:	4b28      	ldr	r3, [pc, #160]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a12:	895b      	ldrh	r3, [r3, #10]
 8005a14:	3302      	adds	r3, #2
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	4618      	mov	r0, r3
 8005a1a:	f7ff fdd9 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005a1e:	4b25      	ldr	r3, [pc, #148]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	3b01      	subs	r3, #1
 8005a24:	121b      	asrs	r3, r3, #8
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7ff fdbd 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8005a2e:	4b21      	ldr	r3, [pc, #132]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a30:	895b      	ldrh	r3, [r3, #10]
 8005a32:	3303      	adds	r3, #3
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff fdca 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	3b01      	subs	r3, #1
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7ff fdad 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005a4e:	4b19      	ldr	r3, [pc, #100]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a50:	899b      	ldrh	r3, [r3, #12]
 8005a52:	4618      	mov	r0, r3
 8005a54:	f7ff fdbc 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a58:	2000      	movs	r0, #0
 8005a5a:	f7ff fda5 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005a5e:	4b15      	ldr	r3, [pc, #84]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a60:	899b      	ldrh	r3, [r3, #12]
 8005a62:	3301      	adds	r3, #1
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff fdb2 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005a6c:	2000      	movs	r0, #0
 8005a6e:	f7ff fd9b 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8005a72:	4b10      	ldr	r3, [pc, #64]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a74:	899b      	ldrh	r3, [r3, #12]
 8005a76:	3302      	adds	r3, #2
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff fda8 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005a80:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a82:	885b      	ldrh	r3, [r3, #2]
 8005a84:	3b01      	subs	r3, #1
 8005a86:	121b      	asrs	r3, r3, #8
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff fd8c 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8005a90:	4b08      	ldr	r3, [pc, #32]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005a92:	899b      	ldrh	r3, [r3, #12]
 8005a94:	3303      	adds	r3, #3
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f7ff fd99 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005a9e:	4b05      	ldr	r3, [pc, #20]	@ (8005ab4 <lcd_scan_dir+0x284>)
 8005aa0:	885b      	ldrh	r3, [r3, #2]
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	b29b      	uxth	r3, r3
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7ff fd7c 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0XFF);
    }
}
 8005ab0:	e03a      	b.n	8005b28 <lcd_scan_dir+0x2f8>
 8005ab2:	bf00      	nop
 8005ab4:	20000474 	.word	0x20000474
        lcd_wr_regno(lcddev.setxcmd);
 8005ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005aba:	895b      	ldrh	r3, [r3, #10]
 8005abc:	4618      	mov	r0, r3
 8005abe:	f7ff fd87 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	f7ff fd70 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(0);
 8005ac8:	2000      	movs	r0, #0
 8005aca:	f7ff fd6d 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005ace:	4b18      	ldr	r3, [pc, #96]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005ad0:	881b      	ldrh	r3, [r3, #0]
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	121b      	asrs	r3, r3, #8
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff fd65 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005ade:	4b14      	ldr	r3, [pc, #80]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005ae0:	881b      	ldrh	r3, [r3, #0]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	b29b      	uxth	r3, r3
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7ff fd5c 	bl	80055a8 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005af0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005af2:	899b      	ldrh	r3, [r3, #12]
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fd6b 	bl	80055d0 <lcd_wr_regno>
        lcd_wr_data(0);
 8005afa:	2000      	movs	r0, #0
 8005afc:	f7ff fd54 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data(0);
 8005b00:	2000      	movs	r0, #0
 8005b02:	f7ff fd51 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005b06:	4b0a      	ldr	r3, [pc, #40]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005b08:	885b      	ldrh	r3, [r3, #2]
 8005b0a:	3b01      	subs	r3, #1
 8005b0c:	121b      	asrs	r3, r3, #8
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	4618      	mov	r0, r3
 8005b12:	f7ff fd49 	bl	80055a8 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005b16:	4b06      	ldr	r3, [pc, #24]	@ (8005b30 <lcd_scan_dir+0x300>)
 8005b18:	885b      	ldrh	r3, [r3, #2]
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29b      	uxth	r3, r3
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	b29b      	uxth	r3, r3
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7ff fd40 	bl	80055a8 <lcd_wr_data>
}
 8005b28:	bf00      	nop
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	20000474 	.word	0x20000474

08005b34 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: (32,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	603a      	str	r2, [r7, #0]
 8005b3e:	80fb      	strh	r3, [r7, #6]
 8005b40:	460b      	mov	r3, r1
 8005b42:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /*  */
 8005b44:	88ba      	ldrh	r2, [r7, #4]
 8005b46:	88fb      	ldrh	r3, [r7, #6]
 8005b48:	4611      	mov	r1, r2
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7ff fd9a 	bl	8005684 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* GRAM */
 8005b50:	f7ff fd8a 	bl	8005668 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8005b54:	4b03      	ldr	r3, [pc, #12]	@ (8005b64 <lcd_draw_point+0x30>)
 8005b56:	683a      	ldr	r2, [r7, #0]
 8005b58:	b292      	uxth	r2, r2
 8005b5a:	805a      	strh	r2, [r3, #2]
}
 8005b5c:	bf00      	nop
 8005b5e:	3708      	adds	r7, #8
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	6c0007fe 	.word	0x6c0007fe

08005b68 <lcd_ssd_backlight_set>:
 * @brief       SSD1963
 * @param       pwm: ,0~100..
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	4603      	mov	r3, r0
 8005b70:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8005b72:	20be      	movs	r0, #190	@ 0xbe
 8005b74:	f7ff fd2c 	bl	80055d0 <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWM */
 8005b78:	2005      	movs	r0, #5
 8005b7a:	f7ff fd15 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWM */
 8005b7e:	79fb      	ldrb	r3, [r7, #7]
 8005b80:	4618      	mov	r0, r3
 8005b82:	f7fa fd5f 	bl	8000644 <__aeabi_i2d>
 8005b86:	a310      	add	r3, pc, #64	@ (adr r3, 8005bc8 <lcd_ssd_backlight_set+0x60>)
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f7fa fdc4 	bl	8000718 <__aeabi_dmul>
 8005b90:	4602      	mov	r2, r0
 8005b92:	460b      	mov	r3, r1
 8005b94:	4610      	mov	r0, r2
 8005b96:	4619      	mov	r1, r3
 8005b98:	f7fb f896 	bl	8000cc8 <__aeabi_d2uiz>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7ff fd01 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8005ba6:	2001      	movs	r0, #1
 8005ba8:	f7ff fcfe 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 8005bac:	20ff      	movs	r0, #255	@ 0xff
 8005bae:	f7ff fcfb 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8005bb2:	2000      	movs	r0, #0
 8005bb4:	f7ff fcf8 	bl	80055a8 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8005bb8:	2000      	movs	r0, #0
 8005bba:	f7ff fcf5 	bl	80055a8 <lcd_wr_data>
}
 8005bbe:	bf00      	nop
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	66666666 	.word	0x66666666
 8005bcc:	40046666 	.word	0x40046666

08005bd0 <lcd_display_dir>:
 * @brief       LCD
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 8005bda:	4a68      	ldr	r2, [pc, #416]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8005be0:	79fb      	ldrb	r3, [r7, #7]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d165      	bne.n	8005cb2 <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 8005be6:	4b65      	ldr	r3, [pc, #404]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005be8:	22f0      	movs	r2, #240	@ 0xf0
 8005bea:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8005bec:	4b63      	ldr	r3, [pc, #396]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005bee:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005bf2:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005bf4:	4b61      	ldr	r3, [pc, #388]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005bf6:	889b      	ldrh	r3, [r3, #4]
 8005bf8:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d114      	bne.n	8005c2a <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8005c00:	4b5e      	ldr	r3, [pc, #376]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c02:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8005c06:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005c08:	4b5c      	ldr	r3, [pc, #368]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c0a:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8005c0e:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005c10:	4b5a      	ldr	r3, [pc, #360]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c12:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8005c16:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8005c18:	4b58      	ldr	r3, [pc, #352]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c1a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005c1e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005c20:	4b56      	ldr	r3, [pc, #344]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c22:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005c26:	805a      	strh	r2, [r3, #2]
 8005c28:	e020      	b.n	8005c6c <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 8005c2a:	4b54      	ldr	r3, [pc, #336]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c2c:	889b      	ldrh	r3, [r3, #4]
 8005c2e:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d111      	bne.n	8005c5a <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 8005c36:	4b51      	ldr	r3, [pc, #324]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c38:	222c      	movs	r2, #44	@ 0x2c
 8005c3a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  /* X */
 8005c3c:	4b4f      	ldr	r3, [pc, #316]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c3e:	222b      	movs	r2, #43	@ 0x2b
 8005c40:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  /* Y */
 8005c42:	4b4e      	ldr	r3, [pc, #312]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c44:	222a      	movs	r2, #42	@ 0x2a
 8005c46:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* 480 */
 8005c48:	4b4c      	ldr	r3, [pc, #304]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c4a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005c4e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* 800 */
 8005c50:	4b4a      	ldr	r3, [pc, #296]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c52:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005c56:	805a      	strh	r2, [r3, #2]
 8005c58:	e008      	b.n	8005c6c <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 / 9806 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005c5a:	4b48      	ldr	r3, [pc, #288]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c5c:	222c      	movs	r2, #44	@ 0x2c
 8005c5e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005c60:	4b46      	ldr	r3, [pc, #280]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c62:	222a      	movs	r2, #42	@ 0x2a
 8005c64:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005c66:	4b45      	ldr	r3, [pc, #276]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c68:	222b      	movs	r2, #43	@ 0x2b
 8005c6a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005c6c:	4b43      	ldr	r3, [pc, #268]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c6e:	889b      	ldrh	r3, [r3, #4]
 8005c70:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d005      	beq.n	8005c84 <lcd_display_dir+0xb4>
 8005c78:	4b40      	ldr	r3, [pc, #256]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c7a:	889b      	ldrh	r3, [r3, #4]
 8005c7c:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d107      	bne.n	8005c94 <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 8005c84:	4b3d      	ldr	r3, [pc, #244]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c86:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005c8a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c8e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005c92:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806  480*800  */
 8005c94:	4b39      	ldr	r3, [pc, #228]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005c96:	889b      	ldrh	r3, [r3, #4]
 8005c98:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d165      	bne.n	8005d6c <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005ca0:	4b36      	ldr	r3, [pc, #216]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005ca2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005ca6:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005ca8:	4b34      	ldr	r3, [pc, #208]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005caa:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005cae:	805a      	strh	r2, [r3, #2]
 8005cb0:	e05c      	b.n	8005d6c <lcd_display_dir+0x19c>
        }
    }
    else                /*  */
    {
        lcddev.width = 320;         /*  */
 8005cb2:	4b32      	ldr	r3, [pc, #200]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cb4:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005cb8:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /*  */
 8005cba:	4b30      	ldr	r3, [pc, #192]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cbc:	22f0      	movs	r2, #240	@ 0xf0
 8005cbe:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005cc0:	4b2e      	ldr	r3, [pc, #184]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cc2:	889b      	ldrh	r3, [r3, #4]
 8005cc4:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d114      	bne.n	8005cf6 <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0X2C00;
 8005ccc:	4b2b      	ldr	r3, [pc, #172]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cce:	f44f 5230 	mov.w	r2, #11264	@ 0x2c00
 8005cd2:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005cd4:	4b29      	ldr	r3, [pc, #164]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cd6:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 8005cda:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005cdc:	4b27      	ldr	r3, [pc, #156]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cde:	f44f 522c 	mov.w	r2, #11008	@ 0x2b00
 8005ce2:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8005ce4:	4b25      	ldr	r3, [pc, #148]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005ce6:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005cea:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005cec:	4b23      	ldr	r3, [pc, #140]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cee:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005cf2:	805a      	strh	r2, [r3, #2]
 8005cf4:	e026      	b.n	8005d44 <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0X1963 || lcddev.id == 0x9806)
 8005cf6:	4b21      	ldr	r3, [pc, #132]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005cf8:	889b      	ldrh	r3, [r3, #4]
 8005cfa:	f641 1263 	movw	r2, #6499	@ 0x1963
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d005      	beq.n	8005d0e <lcd_display_dir+0x13e>
 8005d02:	4b1e      	ldr	r3, [pc, #120]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d04:	889b      	ldrh	r3, [r3, #4]
 8005d06:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d111      	bne.n	8005d32 <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0X2C;  /* GRAM */
 8005d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d10:	222c      	movs	r2, #44	@ 0x2c
 8005d12:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  /* X */
 8005d14:	4b19      	ldr	r3, [pc, #100]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d16:	222a      	movs	r2, #42	@ 0x2a
 8005d18:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  /* Y */
 8005d1a:	4b18      	ldr	r3, [pc, #96]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d1c:	222b      	movs	r2, #43	@ 0x2b
 8005d1e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* 800 */
 8005d20:	4b16      	ldr	r3, [pc, #88]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d22:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8005d26:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* 480 */
 8005d28:	4b14      	ldr	r3, [pc, #80]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d2a:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005d2e:	805a      	strh	r2, [r3, #2]
 8005d30:	e008      	b.n	8005d44 <lcd_display_dir+0x174>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005d32:	4b12      	ldr	r3, [pc, #72]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d34:	222c      	movs	r2, #44	@ 0x2c
 8005d36:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005d38:	4b10      	ldr	r3, [pc, #64]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d3a:	222a      	movs	r2, #42	@ 0x2a
 8005d3c:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d40:	222b      	movs	r2, #43	@ 0x2b
 8005d42:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796  320*480 */
 8005d44:	4b0d      	ldr	r3, [pc, #52]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d46:	889b      	ldrh	r3, [r3, #4]
 8005d48:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d005      	beq.n	8005d5c <lcd_display_dir+0x18c>
 8005d50:	4b0a      	ldr	r3, [pc, #40]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d52:	889b      	ldrh	r3, [r3, #4]
 8005d54:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d107      	bne.n	8005d6c <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005d5c:	4b07      	ldr	r3, [pc, #28]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d5e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8005d62:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8005d64:	4b05      	ldr	r3, [pc, #20]	@ (8005d7c <lcd_display_dir+0x1ac>)
 8005d66:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8005d6a:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /*  */
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	f7ff fd5f 	bl	8005830 <lcd_scan_dir>
}
 8005d72:	bf00      	nop
 8005d74:	3708      	adds	r7, #8
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	20000474 	.word	0x20000474

08005d80 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	af00      	add	r7, sp, #0
    delay_ms(50);        /* FSMC, */
 8005d84:	2032      	movs	r0, #50	@ 0x32
 8005d86:	f003 fd09 	bl	800979c <delay_ms>

    /* 9341 ID */
    lcd_wr_regno(0XD3);
 8005d8a:	20d3      	movs	r0, #211	@ 0xd3
 8005d8c:	f7ff fc20 	bl	80055d0 <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8005d90:	f7ff fc58 	bl	8005644 <lcd_rd_data>
 8005d94:	4603      	mov	r3, r0
 8005d96:	461a      	mov	r2, r3
 8005d98:	4baf      	ldr	r3, [pc, #700]	@ (8006058 <lcd_init+0x2d8>)
 8005d9a:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X00 */
 8005d9c:	f7ff fc52 	bl	8005644 <lcd_rd_data>
 8005da0:	4603      	mov	r3, r0
 8005da2:	461a      	mov	r2, r3
 8005da4:	4bac      	ldr	r3, [pc, #688]	@ (8006058 <lcd_init+0x2d8>)
 8005da6:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X93 */
 8005da8:	f7ff fc4c 	bl	8005644 <lcd_rd_data>
 8005dac:	4603      	mov	r3, r0
 8005dae:	461a      	mov	r2, r3
 8005db0:	4ba9      	ldr	r3, [pc, #676]	@ (8006058 <lcd_init+0x2d8>)
 8005db2:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005db4:	4ba8      	ldr	r3, [pc, #672]	@ (8006058 <lcd_init+0x2d8>)
 8005db6:	889b      	ldrh	r3, [r3, #4]
 8005db8:	021b      	lsls	r3, r3, #8
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	4ba6      	ldr	r3, [pc, #664]	@ (8006058 <lcd_init+0x2d8>)
 8005dbe:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* 0X41 */
 8005dc0:	f7ff fc40 	bl	8005644 <lcd_rd_data>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	4ba3      	ldr	r3, [pc, #652]	@ (8006058 <lcd_init+0x2d8>)
 8005dca:	889b      	ldrh	r3, [r3, #4]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	4ba1      	ldr	r3, [pc, #644]	@ (8006058 <lcd_init+0x2d8>)
 8005dd2:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)    /*  9341 ,  ST7789 */
 8005dd4:	4ba0      	ldr	r3, [pc, #640]	@ (8006058 <lcd_init+0x2d8>)
 8005dd6:	889b      	ldrh	r3, [r3, #4]
 8005dd8:	f249 3241 	movw	r2, #37697	@ 0x9341
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	f000 8122 	beq.w	8006026 <lcd_init+0x2a6>
    {
        lcd_wr_regno(0X04);
 8005de2:	2004      	movs	r0, #4
 8005de4:	f7ff fbf4 	bl	80055d0 <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8005de8:	f7ff fc2c 	bl	8005644 <lcd_rd_data>
 8005dec:	4603      	mov	r3, r0
 8005dee:	461a      	mov	r2, r3
 8005df0:	4b99      	ldr	r3, [pc, #612]	@ (8006058 <lcd_init+0x2d8>)
 8005df2:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8005df4:	f7ff fc26 	bl	8005644 <lcd_rd_data>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	4b96      	ldr	r3, [pc, #600]	@ (8006058 <lcd_init+0x2d8>)
 8005dfe:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8005e00:	f7ff fc20 	bl	8005644 <lcd_rd_data>
 8005e04:	4603      	mov	r3, r0
 8005e06:	461a      	mov	r2, r3
 8005e08:	4b93      	ldr	r3, [pc, #588]	@ (8006058 <lcd_init+0x2d8>)
 8005e0a:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8005e0c:	4b92      	ldr	r3, [pc, #584]	@ (8006058 <lcd_init+0x2d8>)
 8005e0e:	889b      	ldrh	r3, [r3, #4]
 8005e10:	021b      	lsls	r3, r3, #8
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	4b90      	ldr	r3, [pc, #576]	@ (8006058 <lcd_init+0x2d8>)
 8005e16:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* 0X52 */
 8005e18:	f7ff fc14 	bl	8005644 <lcd_rd_data>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	461a      	mov	r2, r3
 8005e20:	4b8d      	ldr	r3, [pc, #564]	@ (8006058 <lcd_init+0x2d8>)
 8005e22:	889b      	ldrh	r3, [r3, #4]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	4b8b      	ldr	r3, [pc, #556]	@ (8006058 <lcd_init+0x2d8>)
 8005e2a:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        /* 8552ID7789 */
 8005e2c:	4b8a      	ldr	r3, [pc, #552]	@ (8006058 <lcd_init+0x2d8>)
 8005e2e:	889b      	ldrh	r3, [r3, #4]
 8005e30:	f248 5252 	movw	r2, #34130	@ 0x8552
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d103      	bne.n	8005e40 <lcd_init+0xc0>
        {
            lcddev.id = 0x7789;
 8005e38:	4b87      	ldr	r3, [pc, #540]	@ (8006058 <lcd_init+0x2d8>)
 8005e3a:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005e3e:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ST7789,  NT35310 */
 8005e40:	4b85      	ldr	r3, [pc, #532]	@ (8006058 <lcd_init+0x2d8>)
 8005e42:	889b      	ldrh	r3, [r3, #4]
 8005e44:	f247 7289 	movw	r2, #30601	@ 0x7789
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	f000 80ec 	beq.w	8006026 <lcd_init+0x2a6>
        {
            lcd_wr_regno(0xD4);
 8005e4e:	20d4      	movs	r0, #212	@ 0xd4
 8005e50:	f7ff fbbe 	bl	80055d0 <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8005e54:	f7ff fbf6 	bl	8005644 <lcd_rd_data>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	4b7e      	ldr	r3, [pc, #504]	@ (8006058 <lcd_init+0x2d8>)
 8005e5e:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 8005e60:	f7ff fbf0 	bl	8005644 <lcd_rd_data>
 8005e64:	4603      	mov	r3, r0
 8005e66:	461a      	mov	r2, r3
 8005e68:	4b7b      	ldr	r3, [pc, #492]	@ (8006058 <lcd_init+0x2d8>)
 8005e6a:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 8005e6c:	f7ff fbea 	bl	8005644 <lcd_rd_data>
 8005e70:	4603      	mov	r3, r0
 8005e72:	461a      	mov	r2, r3
 8005e74:	4b78      	ldr	r3, [pc, #480]	@ (8006058 <lcd_init+0x2d8>)
 8005e76:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 8005e78:	4b77      	ldr	r3, [pc, #476]	@ (8006058 <lcd_init+0x2d8>)
 8005e7a:	889b      	ldrh	r3, [r3, #4]
 8005e7c:	021b      	lsls	r3, r3, #8
 8005e7e:	b29a      	uxth	r2, r3
 8005e80:	4b75      	ldr	r3, [pc, #468]	@ (8006058 <lcd_init+0x2d8>)
 8005e82:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005e84:	f7ff fbde 	bl	8005644 <lcd_rd_data>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	4b72      	ldr	r3, [pc, #456]	@ (8006058 <lcd_init+0x2d8>)
 8005e8e:	889b      	ldrh	r3, [r3, #4]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	b29a      	uxth	r2, r3
 8005e94:	4b70      	ldr	r3, [pc, #448]	@ (8006058 <lcd_init+0x2d8>)
 8005e96:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* NT35310,ST7796 */
 8005e98:	4b6f      	ldr	r3, [pc, #444]	@ (8006058 <lcd_init+0x2d8>)
 8005e9a:	889b      	ldrh	r3, [r3, #4]
 8005e9c:	f245 3210 	movw	r2, #21264	@ 0x5310
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	f000 80c0 	beq.w	8006026 <lcd_init+0x2a6>
            {
                lcd_wr_regno(0XD3);
 8005ea6:	20d3      	movs	r0, #211	@ 0xd3
 8005ea8:	f7ff fb92 	bl	80055d0 <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 8005eac:	f7ff fbca 	bl	8005644 <lcd_rd_data>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	461a      	mov	r2, r3
 8005eb4:	4b68      	ldr	r3, [pc, #416]	@ (8006058 <lcd_init+0x2d8>)
 8005eb6:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 8005eb8:	f7ff fbc4 	bl	8005644 <lcd_rd_data>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4b65      	ldr	r3, [pc, #404]	@ (8006058 <lcd_init+0x2d8>)
 8005ec2:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X77 */
 8005ec4:	f7ff fbbe 	bl	8005644 <lcd_rd_data>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	461a      	mov	r2, r3
 8005ecc:	4b62      	ldr	r3, [pc, #392]	@ (8006058 <lcd_init+0x2d8>)
 8005ece:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8005ed0:	4b61      	ldr	r3, [pc, #388]	@ (8006058 <lcd_init+0x2d8>)
 8005ed2:	889b      	ldrh	r3, [r3, #4]
 8005ed4:	021b      	lsls	r3, r3, #8
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	4b5f      	ldr	r3, [pc, #380]	@ (8006058 <lcd_init+0x2d8>)
 8005eda:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* 0X96 */
 8005edc:	f7ff fbb2 	bl	8005644 <lcd_rd_data>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	4b5c      	ldr	r3, [pc, #368]	@ (8006058 <lcd_init+0x2d8>)
 8005ee6:	889b      	ldrh	r3, [r3, #4]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	4b5a      	ldr	r3, [pc, #360]	@ (8006058 <lcd_init+0x2d8>)
 8005eee:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ST7796,NT35510 */
 8005ef0:	4b59      	ldr	r3, [pc, #356]	@ (8006058 <lcd_init+0x2d8>)
 8005ef2:	889b      	ldrh	r3, [r3, #4]
 8005ef4:	f247 7296 	movw	r2, #30614	@ 0x7796
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	f000 8094 	beq.w	8006026 <lcd_init+0x2a6>
                {
                    /*  */
                    lcd_write_reg(0xF000, 0x0055);
 8005efe:	2155      	movs	r1, #85	@ 0x55
 8005f00:	f44f 4070 	mov.w	r0, #61440	@ 0xf000
 8005f04:	f7ff fb78 	bl	80055f8 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8005f08:	21aa      	movs	r1, #170	@ 0xaa
 8005f0a:	f24f 0001 	movw	r0, #61441	@ 0xf001
 8005f0e:	f7ff fb73 	bl	80055f8 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 8005f12:	2152      	movs	r1, #82	@ 0x52
 8005f14:	f24f 0002 	movw	r0, #61442	@ 0xf002
 8005f18:	f7ff fb6e 	bl	80055f8 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 8005f1c:	2108      	movs	r1, #8
 8005f1e:	f24f 0003 	movw	r0, #61443	@ 0xf003
 8005f22:	f7ff fb69 	bl	80055f8 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 8005f26:	2101      	movs	r1, #1
 8005f28:	f24f 0004 	movw	r0, #61444	@ 0xf004
 8005f2c:	f7ff fb64 	bl	80055f8 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ID */
 8005f30:	f44f 4045 	mov.w	r0, #50432	@ 0xc500
 8005f34:	f7ff fb4c 	bl	80055d0 <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x55 */
 8005f38:	f7ff fb84 	bl	8005644 <lcd_rd_data>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	461a      	mov	r2, r3
 8005f40:	4b45      	ldr	r3, [pc, #276]	@ (8006058 <lcd_init+0x2d8>)
 8005f42:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8005f44:	4b44      	ldr	r3, [pc, #272]	@ (8006058 <lcd_init+0x2d8>)
 8005f46:	889b      	ldrh	r3, [r3, #4]
 8005f48:	021b      	lsls	r3, r3, #8
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	4b42      	ldr	r3, [pc, #264]	@ (8006058 <lcd_init+0x2d8>)
 8005f4e:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ID */
 8005f50:	f24c 5001 	movw	r0, #50433	@ 0xc501
 8005f54:	f7ff fb3c 	bl	80055d0 <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x10 */
 8005f58:	f7ff fb74 	bl	8005644 <lcd_rd_data>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	461a      	mov	r2, r3
 8005f60:	4b3d      	ldr	r3, [pc, #244]	@ (8006058 <lcd_init+0x2d8>)
 8005f62:	889b      	ldrh	r3, [r3, #4]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	4b3b      	ldr	r3, [pc, #236]	@ (8006058 <lcd_init+0x2d8>)
 8005f6a:	809a      	strh	r2, [r3, #4]

                    delay_ms(5);                /* 5ms, 0XC5011963, 5ms1963 */
 8005f6c:	2005      	movs	r0, #5
 8005f6e:	f003 fc15 	bl	800979c <delay_ms>

                    if (lcddev.id != 0x5510)    /* NT5510,ILI9806 */
 8005f72:	4b39      	ldr	r3, [pc, #228]	@ (8006058 <lcd_init+0x2d8>)
 8005f74:	889b      	ldrh	r3, [r3, #4]
 8005f76:	f245 5210 	movw	r2, #21776	@ 0x5510
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d053      	beq.n	8006026 <lcd_init+0x2a6>
                    {
                        lcd_wr_regno(0XD3);
 8005f7e:	20d3      	movs	r0, #211	@ 0xd3
 8005f80:	f7ff fb26 	bl	80055d0 <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 8005f84:	f7ff fb5e 	bl	8005644 <lcd_rd_data>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	4b32      	ldr	r3, [pc, #200]	@ (8006058 <lcd_init+0x2d8>)
 8005f8e:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 8005f90:	f7ff fb58 	bl	8005644 <lcd_rd_data>
 8005f94:	4603      	mov	r3, r0
 8005f96:	461a      	mov	r2, r3
 8005f98:	4b2f      	ldr	r3, [pc, #188]	@ (8006058 <lcd_init+0x2d8>)
 8005f9a:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 8005f9c:	f7ff fb52 	bl	8005644 <lcd_rd_data>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	4b2c      	ldr	r3, [pc, #176]	@ (8006058 <lcd_init+0x2d8>)
 8005fa6:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 8005fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8006058 <lcd_init+0x2d8>)
 8005faa:	889b      	ldrh	r3, [r3, #4]
 8005fac:	021b      	lsls	r3, r3, #8
 8005fae:	b29a      	uxth	r2, r3
 8005fb0:	4b29      	ldr	r3, [pc, #164]	@ (8006058 <lcd_init+0x2d8>)
 8005fb2:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 8005fb4:	f7ff fb46 	bl	8005644 <lcd_rd_data>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	461a      	mov	r2, r3
 8005fbc:	4b26      	ldr	r3, [pc, #152]	@ (8006058 <lcd_init+0x2d8>)
 8005fbe:	889b      	ldrh	r3, [r3, #4]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	b29a      	uxth	r2, r3
 8005fc4:	4b24      	ldr	r3, [pc, #144]	@ (8006058 <lcd_init+0x2d8>)
 8005fc6:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ILI9806,SSD1963 */
 8005fc8:	4b23      	ldr	r3, [pc, #140]	@ (8006058 <lcd_init+0x2d8>)
 8005fca:	889b      	ldrh	r3, [r3, #4]
 8005fcc:	f649 0206 	movw	r2, #38918	@ 0x9806
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d028      	beq.n	8006026 <lcd_init+0x2a6>
                        {
                            lcd_wr_regno(0xA1);
 8005fd4:	20a1      	movs	r0, #161	@ 0xa1
 8005fd6:	f7ff fafb 	bl	80055d0 <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 8005fda:	f7ff fb33 	bl	8005644 <lcd_rd_data>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	4b1d      	ldr	r3, [pc, #116]	@ (8006058 <lcd_init+0x2d8>)
 8005fe4:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8005fe6:	f7ff fb2d 	bl	8005644 <lcd_rd_data>
 8005fea:	4603      	mov	r3, r0
 8005fec:	461a      	mov	r2, r3
 8005fee:	4b1a      	ldr	r3, [pc, #104]	@ (8006058 <lcd_init+0x2d8>)
 8005ff0:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 8005ff2:	4b19      	ldr	r3, [pc, #100]	@ (8006058 <lcd_init+0x2d8>)
 8005ff4:	889b      	ldrh	r3, [r3, #4]
 8005ff6:	021b      	lsls	r3, r3, #8
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	4b17      	ldr	r3, [pc, #92]	@ (8006058 <lcd_init+0x2d8>)
 8005ffc:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 8005ffe:	f7ff fb21 	bl	8005644 <lcd_rd_data>
 8006002:	4603      	mov	r3, r0
 8006004:	461a      	mov	r2, r3
 8006006:	4b14      	ldr	r3, [pc, #80]	@ (8006058 <lcd_init+0x2d8>)
 8006008:	889b      	ldrh	r3, [r3, #4]
 800600a:	4313      	orrs	r3, r2
 800600c:	b29a      	uxth	r2, r3
 800600e:	4b12      	ldr	r3, [pc, #72]	@ (8006058 <lcd_init+0x2d8>)
 8006010:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963ID5761H,,1963 */
 8006012:	4b11      	ldr	r3, [pc, #68]	@ (8006058 <lcd_init+0x2d8>)
 8006014:	889b      	ldrh	r3, [r3, #4]
 8006016:	f245 7261 	movw	r2, #22369	@ 0x5761
 800601a:	4293      	cmp	r3, r2
 800601c:	d103      	bne.n	8006026 <lcd_init+0x2a6>
 800601e:	4b0e      	ldr	r3, [pc, #56]	@ (8006058 <lcd_init+0x2d8>)
 8006020:	f641 1263 	movw	r2, #6499	@ 0x1963
 8006024:	809a      	strh	r2, [r3, #4]

    /* , main1, printf
     * (f_putc), , 1, 
     *  printf  !!!!!!!
     */
    printf("LCD ID:%x\r\n", lcddev.id); /* LCD ID */
 8006026:	4b0c      	ldr	r3, [pc, #48]	@ (8006058 <lcd_init+0x2d8>)
 8006028:	889b      	ldrh	r3, [r3, #4]
 800602a:	4619      	mov	r1, r3
 800602c:	480b      	ldr	r0, [pc, #44]	@ (800605c <lcd_init+0x2dc>)
 800602e:	f004 faf5 	bl	800a61c <iprintf>

    if (lcddev.id == 0X7789)
 8006032:	4b09      	ldr	r3, [pc, #36]	@ (8006058 <lcd_init+0x2d8>)
 8006034:	889b      	ldrh	r3, [r3, #4]
 8006036:	f247 7289 	movw	r2, #30601	@ 0x7789
 800603a:	4293      	cmp	r3, r2
 800603c:	d102      	bne.n	8006044 <lcd_init+0x2c4>
    {
        lcd_ex_st7789_reginit();    /* ST7789 */
 800603e:	f7fc fe8a 	bl	8002d56 <lcd_ex_st7789_reginit>
 8006042:	e03c      	b.n	80060be <lcd_init+0x33e>
    }
    else if (lcddev.id == 0X9341)
 8006044:	4b04      	ldr	r3, [pc, #16]	@ (8006058 <lcd_init+0x2d8>)
 8006046:	889b      	ldrh	r3, [r3, #4]
 8006048:	f249 3241 	movw	r2, #37697	@ 0x9341
 800604c:	4293      	cmp	r3, r2
 800604e:	d107      	bne.n	8006060 <lcd_init+0x2e0>
    {
        lcd_ex_ili9341_reginit();   /* ILI9341 */
 8006050:	f7fc ff57 	bl	8002f02 <lcd_ex_ili9341_reginit>
 8006054:	e033      	b.n	80060be <lcd_init+0x33e>
 8006056:	bf00      	nop
 8006058:	20000474 	.word	0x20000474
 800605c:	0800df98 	.word	0x0800df98
    }
    else if (lcddev.id == 0x5310)
 8006060:	4b1e      	ldr	r3, [pc, #120]	@ (80060dc <lcd_init+0x35c>)
 8006062:	889b      	ldrh	r3, [r3, #4]
 8006064:	f245 3210 	movw	r2, #21264	@ 0x5310
 8006068:	4293      	cmp	r3, r2
 800606a:	d102      	bne.n	8006072 <lcd_init+0x2f2>
    {
        lcd_ex_nt35310_reginit();   /* NT35310 */
 800606c:	f7fd f861 	bl	8003132 <lcd_ex_nt35310_reginit>
 8006070:	e025      	b.n	80060be <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x7796)
 8006072:	4b1a      	ldr	r3, [pc, #104]	@ (80060dc <lcd_init+0x35c>)
 8006074:	889b      	ldrh	r3, [r3, #4]
 8006076:	f247 7296 	movw	r2, #30614	@ 0x7796
 800607a:	4293      	cmp	r3, r2
 800607c:	d102      	bne.n	8006084 <lcd_init+0x304>
    {
        lcd_ex_st7796_reginit();    /* ST7796 */
 800607e:	f7fd ffd3 	bl	8004028 <lcd_ex_st7796_reginit>
 8006082:	e01c      	b.n	80060be <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x5510)
 8006084:	4b15      	ldr	r3, [pc, #84]	@ (80060dc <lcd_init+0x35c>)
 8006086:	889b      	ldrh	r3, [r3, #4]
 8006088:	f245 5210 	movw	r2, #21776	@ 0x5510
 800608c:	4293      	cmp	r3, r2
 800608e:	d102      	bne.n	8006096 <lcd_init+0x316>
    {
        lcd_ex_nt35510_reginit();   /* NT35510 */
 8006090:	f7fe f8af 	bl	80041f2 <lcd_ex_nt35510_reginit>
 8006094:	e013      	b.n	80060be <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x9806)
 8006096:	4b11      	ldr	r3, [pc, #68]	@ (80060dc <lcd_init+0x35c>)
 8006098:	889b      	ldrh	r3, [r3, #4]
 800609a:	f649 0206 	movw	r2, #38918	@ 0x9806
 800609e:	4293      	cmp	r3, r2
 80060a0:	d102      	bne.n	80060a8 <lcd_init+0x328>
    {
        lcd_ex_ili9806_reginit();   /* ILI9806 */
 80060a2:	f7ff f826 	bl	80050f2 <lcd_ex_ili9806_reginit>
 80060a6:	e00a      	b.n	80060be <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x1963)
 80060a8:	4b0c      	ldr	r3, [pc, #48]	@ (80060dc <lcd_init+0x35c>)
 80060aa:	889b      	ldrh	r3, [r3, #4]
 80060ac:	f641 1263 	movw	r2, #6499	@ 0x1963
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d104      	bne.n	80060be <lcd_init+0x33e>
    {
        lcd_ex_ssd1963_reginit();   /* SSD1963 */
 80060b4:	f7ff f9bf 	bl	8005436 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /*  */
 80060b8:	2064      	movs	r0, #100	@ 0x64
 80060ba:	f7ff fd55 	bl	8005b68 <lcd_ssd_backlight_set>
    }

    lcd_display_dir(0); /*  */
 80060be:	2000      	movs	r0, #0
 80060c0:	f7ff fd86 	bl	8005bd0 <lcd_display_dir>
    LCD_BL(1);          /*  */
 80060c4:	2201      	movs	r2, #1
 80060c6:	2101      	movs	r1, #1
 80060c8:	4805      	ldr	r0, [pc, #20]	@ (80060e0 <lcd_init+0x360>)
 80060ca:	f000 fe18 	bl	8006cfe <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 80060ce:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80060d2:	f000 f807 	bl	80060e4 <lcd_clear>
}
 80060d6:	bf00      	nop
 80060d8:	bd80      	pop	{r7, pc}
 80060da:	bf00      	nop
 80060dc:	20000474 	.word	0x20000474
 80060e0:	40010c00 	.word	0x40010c00

080060e4 <lcd_clear>:
 * @brief       
 * @param       color: 
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b084      	sub	sp, #16
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 80060f2:	4b11      	ldr	r3, [pc, #68]	@ (8006138 <lcd_clear+0x54>)
 80060f4:	881b      	ldrh	r3, [r3, #0]
 80060f6:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    /*  */
 80060f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <lcd_clear+0x54>)
 80060fa:	885b      	ldrh	r3, [r3, #2]
 80060fc:	461a      	mov	r2, r3
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	fb02 f303 	mul.w	r3, r2, r3
 8006104:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /*  */
 8006106:	2100      	movs	r1, #0
 8006108:	2000      	movs	r0, #0
 800610a:	f7ff fabb 	bl	8005684 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* GRAM */
 800610e:	f7ff faab 	bl	8005668 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8006112:	2300      	movs	r3, #0
 8006114:	60fb      	str	r3, [r7, #12]
 8006116:	e005      	b.n	8006124 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8006118:	4a08      	ldr	r2, [pc, #32]	@ (800613c <lcd_clear+0x58>)
 800611a:	88fb      	ldrh	r3, [r7, #6]
 800611c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	3301      	adds	r3, #1
 8006122:	60fb      	str	r3, [r7, #12]
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	429a      	cmp	r2, r3
 800612a:	d3f5      	bcc.n	8006118 <lcd_clear+0x34>
   }
}
 800612c:	bf00      	nop
 800612e:	bf00      	nop
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
 8006136:	bf00      	nop
 8006138:	20000474 	.word	0x20000474
 800613c:	6c0007fe 	.word	0x6c0007fe

08006140 <lcd_show_char>:
 * @param       mode : (1); (0);
 * @param       color : ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8006140:	b590      	push	{r4, r7, lr}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	4604      	mov	r4, r0
 8006148:	4608      	mov	r0, r1
 800614a:	4611      	mov	r1, r2
 800614c:	461a      	mov	r2, r3
 800614e:	4623      	mov	r3, r4
 8006150:	80fb      	strh	r3, [r7, #6]
 8006152:	4603      	mov	r3, r0
 8006154:	80bb      	strh	r3, [r7, #4]
 8006156:	460b      	mov	r3, r1
 8006158:	70fb      	strb	r3, [r7, #3]
 800615a:	4613      	mov	r3, r2
 800615c:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 800615e:	88bb      	ldrh	r3, [r7, #4]
 8006160:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 8006162:	2300      	movs	r3, #0
 8006164:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 8006166:	2300      	movs	r3, #0
 8006168:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /*  */
 800616a:	78bb      	ldrb	r3, [r7, #2]
 800616c:	08db      	lsrs	r3, r3, #3
 800616e:	b2db      	uxtb	r3, r3
 8006170:	461a      	mov	r2, r3
 8006172:	78bb      	ldrb	r3, [r7, #2]
 8006174:	f003 0307 	and.w	r3, r3, #7
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	bf14      	ite	ne
 800617e:	2301      	movne	r3, #1
 8006180:	2300      	moveq	r3, #0
 8006182:	b2db      	uxtb	r3, r3
 8006184:	4413      	add	r3, r2
 8006186:	b2db      	uxtb	r3, r3
 8006188:	78ba      	ldrb	r2, [r7, #2]
 800618a:	0852      	lsrs	r2, r2, #1
 800618c:	b2d2      	uxtb	r2, r2
 800618e:	fb02 f303 	mul.w	r3, r2, r3
 8006192:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* ASCII-' ' */
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	3b20      	subs	r3, #32
 8006198:	70fb      	strb	r3, [r7, #3]

    switch (size)
 800619a:	78bb      	ldrb	r3, [r7, #2]
 800619c:	3b0c      	subs	r3, #12
 800619e:	2b14      	cmp	r3, #20
 80061a0:	f200 8099 	bhi.w	80062d6 <lcd_show_char+0x196>
 80061a4:	a201      	add	r2, pc, #4	@ (adr r2, 80061ac <lcd_show_char+0x6c>)
 80061a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061aa:	bf00      	nop
 80061ac:	08006201 	.word	0x08006201
 80061b0:	080062d7 	.word	0x080062d7
 80061b4:	080062d7 	.word	0x080062d7
 80061b8:	080062d7 	.word	0x080062d7
 80061bc:	08006213 	.word	0x08006213
 80061c0:	080062d7 	.word	0x080062d7
 80061c4:	080062d7 	.word	0x080062d7
 80061c8:	080062d7 	.word	0x080062d7
 80061cc:	080062d7 	.word	0x080062d7
 80061d0:	080062d7 	.word	0x080062d7
 80061d4:	080062d7 	.word	0x080062d7
 80061d8:	080062d7 	.word	0x080062d7
 80061dc:	0800621f 	.word	0x0800621f
 80061e0:	080062d7 	.word	0x080062d7
 80061e4:	080062d7 	.word	0x080062d7
 80061e8:	080062d7 	.word	0x080062d7
 80061ec:	080062d7 	.word	0x080062d7
 80061f0:	080062d7 	.word	0x080062d7
 80061f4:	080062d7 	.word	0x080062d7
 80061f8:	080062d7 	.word	0x080062d7
 80061fc:	08006231 	.word	0x08006231
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[(uint8_t)chr];  /* 1206 */
 8006200:	78fa      	ldrb	r2, [r7, #3]
 8006202:	4613      	mov	r3, r2
 8006204:	005b      	lsls	r3, r3, #1
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4a36      	ldr	r2, [pc, #216]	@ (80062e4 <lcd_show_char+0x1a4>)
 800620c:	4413      	add	r3, r2
 800620e:	613b      	str	r3, [r7, #16]
            break;
 8006210:	e014      	b.n	800623c <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[(uint8_t)chr];  /* 1608 */
 8006212:	78fb      	ldrb	r3, [r7, #3]
 8006214:	011b      	lsls	r3, r3, #4
 8006216:	4a34      	ldr	r2, [pc, #208]	@ (80062e8 <lcd_show_char+0x1a8>)
 8006218:	4413      	add	r3, r2
 800621a:	613b      	str	r3, [r7, #16]
            break;
 800621c:	e00e      	b.n	800623c <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[(uint8_t)chr];  /* 2412 */
 800621e:	78fa      	ldrb	r2, [r7, #3]
 8006220:	4613      	mov	r3, r2
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4a30      	ldr	r2, [pc, #192]	@ (80062ec <lcd_show_char+0x1ac>)
 800622a:	4413      	add	r3, r2
 800622c:	613b      	str	r3, [r7, #16]
            break;
 800622e:	e005      	b.n	800623c <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[(uint8_t)chr];  /* 3216 */
 8006230:	78fb      	ldrb	r3, [r7, #3]
 8006232:	019b      	lsls	r3, r3, #6
 8006234:	4a2e      	ldr	r2, [pc, #184]	@ (80062f0 <lcd_show_char+0x1b0>)
 8006236:	4413      	add	r3, r2
 8006238:	613b      	str	r3, [r7, #16]
            break;
 800623a:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 800623c:	2300      	movs	r3, #0
 800623e:	757b      	strb	r3, [r7, #21]
 8006240:	e044      	b.n	80062cc <lcd_show_char+0x18c>
    {
        temp = pfont[t];    /*  */
 8006242:	7d7b      	ldrb	r3, [r7, #21]
 8006244:	693a      	ldr	r2, [r7, #16]
 8006246:	4413      	add	r3, r2
 8006248:	781b      	ldrb	r3, [r3, #0]
 800624a:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 800624c:	2300      	movs	r3, #0
 800624e:	75bb      	strb	r3, [r7, #22]
 8006250:	e034      	b.n	80062bc <lcd_show_char+0x17c>
        {
            if (temp & 0x80)        /* , */
 8006252:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006256:	2b00      	cmp	r3, #0
 8006258:	da06      	bge.n	8006268 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* , */
 800625a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800625c:	88b9      	ldrh	r1, [r7, #4]
 800625e:	88fb      	ldrh	r3, [r7, #6]
 8006260:	4618      	mov	r0, r3
 8006262:	f7ff fc67 	bl	8005b34 <lcd_draw_point>
 8006266:	e00a      	b.n	800627e <lcd_show_char+0x13e>
            }
            else if (mode == 0)     /* , */
 8006268:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800626c:	2b00      	cmp	r3, #0
 800626e:	d106      	bne.n	800627e <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ,() */
 8006270:	4b20      	ldr	r3, [pc, #128]	@ (80062f4 <lcd_show_char+0x1b4>)
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	88b9      	ldrh	r1, [r7, #4]
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	4618      	mov	r0, r3
 800627a:	f7ff fc5b 	bl	8005b34 <lcd_draw_point>
            }

            temp <<= 1; /* ,  */
 800627e:	7dfb      	ldrb	r3, [r7, #23]
 8006280:	005b      	lsls	r3, r3, #1
 8006282:	75fb      	strb	r3, [r7, #23]
            y++;
 8006284:	88bb      	ldrh	r3, [r7, #4]
 8006286:	3301      	adds	r3, #1
 8006288:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;  /*  */
 800628a:	4b1b      	ldr	r3, [pc, #108]	@ (80062f8 <lcd_show_char+0x1b8>)
 800628c:	885b      	ldrh	r3, [r3, #2]
 800628e:	88ba      	ldrh	r2, [r7, #4]
 8006290:	429a      	cmp	r2, r3
 8006292:	d222      	bcs.n	80062da <lcd_show_char+0x19a>

            if ((y - y0) == size)   /* ? */
 8006294:	88ba      	ldrh	r2, [r7, #4]
 8006296:	89fb      	ldrh	r3, [r7, #14]
 8006298:	1ad2      	subs	r2, r2, r3
 800629a:	78bb      	ldrb	r3, [r7, #2]
 800629c:	429a      	cmp	r2, r3
 800629e:	d10a      	bne.n	80062b6 <lcd_show_char+0x176>
            {
                y = y0; /* y */
 80062a0:	89fb      	ldrh	r3, [r7, #14]
 80062a2:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 80062a4:	88fb      	ldrh	r3, [r7, #6]
 80062a6:	3301      	adds	r3, #1
 80062a8:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   /* x */
 80062aa:	4b13      	ldr	r3, [pc, #76]	@ (80062f8 <lcd_show_char+0x1b8>)
 80062ac:	881b      	ldrh	r3, [r3, #0]
 80062ae:	88fa      	ldrh	r2, [r7, #6]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d307      	bcc.n	80062c4 <lcd_show_char+0x184>
 80062b4:	e012      	b.n	80062dc <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)   /* 8 */
 80062b6:	7dbb      	ldrb	r3, [r7, #22]
 80062b8:	3301      	adds	r3, #1
 80062ba:	75bb      	strb	r3, [r7, #22]
 80062bc:	7dbb      	ldrb	r3, [r7, #22]
 80062be:	2b07      	cmp	r3, #7
 80062c0:	d9c7      	bls.n	8006252 <lcd_show_char+0x112>
 80062c2:	e000      	b.n	80062c6 <lcd_show_char+0x186>

                break;
 80062c4:	bf00      	nop
    for (t = 0; t < csize; t++)
 80062c6:	7d7b      	ldrb	r3, [r7, #21]
 80062c8:	3301      	adds	r3, #1
 80062ca:	757b      	strb	r3, [r7, #21]
 80062cc:	7d7a      	ldrb	r2, [r7, #21]
 80062ce:	7b7b      	ldrb	r3, [r7, #13]
 80062d0:	429a      	cmp	r2, r3
 80062d2:	d3b6      	bcc.n	8006242 <lcd_show_char+0x102>
 80062d4:	e002      	b.n	80062dc <lcd_show_char+0x19c>
            return ;
 80062d6:	bf00      	nop
 80062d8:	e000      	b.n	80062dc <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;  /*  */
 80062da:	bf00      	nop
            }
        }
    }
}
 80062dc:	371c      	adds	r7, #28
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd90      	pop	{r4, r7, pc}
 80062e2:	bf00      	nop
 80062e4:	0800dfbc 	.word	0x0800dfbc
 80062e8:	0800e430 	.word	0x0800e430
 80062ec:	0800ea20 	.word	0x0800ea20
 80062f0:	0800f77c 	.word	0x0800f77c
 80062f4:	20000008 	.word	0x20000008
 80062f8:	20000474 	.word	0x20000474

080062fc <lcd_pow>:
 * @param       m: 
 * @param       n: 
 * @retval      mn
 */
static uint32_t lcd_pow(uint8_t m, uint8_t n)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	4603      	mov	r3, r0
 8006304:	460a      	mov	r2, r1
 8006306:	71fb      	strb	r3, [r7, #7]
 8006308:	4613      	mov	r3, r2
 800630a:	71bb      	strb	r3, [r7, #6]
    uint32_t result = 1;
 800630c:	2301      	movs	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8006310:	e004      	b.n	800631c <lcd_pow+0x20>
 8006312:	79fa      	ldrb	r2, [r7, #7]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	fb02 f303 	mul.w	r3, r2, r3
 800631a:	60fb      	str	r3, [r7, #12]
 800631c:	79bb      	ldrb	r3, [r7, #6]
 800631e:	1e5a      	subs	r2, r3, #1
 8006320:	71ba      	strb	r2, [r7, #6]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1f5      	bne.n	8006312 <lcd_pow+0x16>

    return result;
 8006326:	68fb      	ldr	r3, [r7, #12]
}
 8006328:	4618      	mov	r0, r3
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	bc80      	pop	{r7}
 8006330:	4770      	bx	lr
	...

08006334 <lcd_show_num>:
 * @param       size:  12/16/24/32
 * @param       color : ;
 * @retval      
 */
void lcd_show_num(uint16_t x, uint16_t y, uint32_t num, uint8_t len, uint8_t size, uint16_t color)
{
 8006334:	b590      	push	{r4, r7, lr}
 8006336:	b089      	sub	sp, #36	@ 0x24
 8006338:	af02      	add	r7, sp, #8
 800633a:	60ba      	str	r2, [r7, #8]
 800633c:	461a      	mov	r2, r3
 800633e:	4603      	mov	r3, r0
 8006340:	81fb      	strh	r3, [r7, #14]
 8006342:	460b      	mov	r3, r1
 8006344:	81bb      	strh	r3, [r7, #12]
 8006346:	4613      	mov	r3, r2
 8006348:	71fb      	strb	r3, [r7, #7]
    uint8_t t, temp;
    uint8_t enshow = 0;
 800634a:	2300      	movs	r3, #0
 800634c:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)   /*  */
 800634e:	2300      	movs	r3, #0
 8006350:	75fb      	strb	r3, [r7, #23]
 8006352:	e05b      	b.n	800640c <lcd_show_num+0xd8>
    {
        temp = (num / lcd_pow(10, len - t - 1)) % 10;   /*  */
 8006354:	79fa      	ldrb	r2, [r7, #7]
 8006356:	7dfb      	ldrb	r3, [r7, #23]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	b2db      	uxtb	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b2db      	uxtb	r3, r3
 8006360:	4619      	mov	r1, r3
 8006362:	200a      	movs	r0, #10
 8006364:	f7ff ffca 	bl	80062fc <lcd_pow>
 8006368:	4602      	mov	r2, r0
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	fbb3 f1f2 	udiv	r1, r3, r2
 8006370:	4b2b      	ldr	r3, [pc, #172]	@ (8006420 <lcd_show_num+0xec>)
 8006372:	fba3 2301 	umull	r2, r3, r3, r1
 8006376:	08da      	lsrs	r2, r3, #3
 8006378:	4613      	mov	r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4413      	add	r3, r2
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	1aca      	subs	r2, r1, r3
 8006382:	4613      	mov	r3, r2
 8006384:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))   /* , */
 8006386:	7dbb      	ldrb	r3, [r7, #22]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d122      	bne.n	80063d2 <lcd_show_num+0x9e>
 800638c:	7dfa      	ldrb	r2, [r7, #23]
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	3b01      	subs	r3, #1
 8006392:	429a      	cmp	r2, r3
 8006394:	da1d      	bge.n	80063d2 <lcd_show_num+0x9e>
        {
            if (temp == 0)
 8006396:	7d7b      	ldrb	r3, [r7, #21]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d118      	bne.n	80063ce <lcd_show_num+0x9a>
            {
                lcd_show_char(x + (size / 2)*t, y, ' ', size, 0, color);/* , */
 800639c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063a0:	085b      	lsrs	r3, r3, #1
 80063a2:	b2db      	uxtb	r3, r3
 80063a4:	461a      	mov	r2, r3
 80063a6:	7dfb      	ldrb	r3, [r7, #23]
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	fb02 f303 	mul.w	r3, r2, r3
 80063ae:	b29a      	uxth	r2, r3
 80063b0:	89fb      	ldrh	r3, [r7, #14]
 80063b2:	4413      	add	r3, r2
 80063b4:	b298      	uxth	r0, r3
 80063b6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80063ba:	89b9      	ldrh	r1, [r7, #12]
 80063bc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80063be:	9301      	str	r3, [sp, #4]
 80063c0:	2300      	movs	r3, #0
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	4613      	mov	r3, r2
 80063c6:	2220      	movs	r2, #32
 80063c8:	f7ff feba 	bl	8006140 <lcd_show_char>
                continue;   /*  */
 80063cc:	e01b      	b.n	8006406 <lcd_show_num+0xd2>
            }
            else
            {
                enshow = 1; /*  */
 80063ce:	2301      	movs	r3, #1
 80063d0:	75bb      	strb	r3, [r7, #22]
            }

        }

        lcd_show_char(x + (size / 2)*t, y, temp + '0', size, 0, color); /*  */
 80063d2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063d6:	085b      	lsrs	r3, r3, #1
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	461a      	mov	r2, r3
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
 80063de:	b29b      	uxth	r3, r3
 80063e0:	fb02 f303 	mul.w	r3, r2, r3
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	89fb      	ldrh	r3, [r7, #14]
 80063e8:	4413      	add	r3, r2
 80063ea:	b298      	uxth	r0, r3
 80063ec:	7d7b      	ldrb	r3, [r7, #21]
 80063ee:	3330      	adds	r3, #48	@ 0x30
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 80063f6:	89b9      	ldrh	r1, [r7, #12]
 80063f8:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80063fa:	9301      	str	r3, [sp, #4]
 80063fc:	2300      	movs	r3, #0
 80063fe:	9300      	str	r3, [sp, #0]
 8006400:	4623      	mov	r3, r4
 8006402:	f7ff fe9d 	bl	8006140 <lcd_show_char>
    for (t = 0; t < len; t++)   /*  */
 8006406:	7dfb      	ldrb	r3, [r7, #23]
 8006408:	3301      	adds	r3, #1
 800640a:	75fb      	strb	r3, [r7, #23]
 800640c:	7dfa      	ldrb	r2, [r7, #23]
 800640e:	79fb      	ldrb	r3, [r7, #7]
 8006410:	429a      	cmp	r2, r3
 8006412:	d39f      	bcc.n	8006354 <lcd_show_num+0x20>
    }
}
 8006414:	bf00      	nop
 8006416:	bf00      	nop
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	bd90      	pop	{r4, r7, pc}
 800641e:	bf00      	nop
 8006420:	cccccccd 	.word	0xcccccccd

08006424 <lcd_show_string>:
 * @param       p           : 
 * @param       color       : ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006424:	b590      	push	{r4, r7, lr}
 8006426:	b087      	sub	sp, #28
 8006428:	af02      	add	r7, sp, #8
 800642a:	4604      	mov	r4, r0
 800642c:	4608      	mov	r0, r1
 800642e:	4611      	mov	r1, r2
 8006430:	461a      	mov	r2, r3
 8006432:	4623      	mov	r3, r4
 8006434:	80fb      	strh	r3, [r7, #6]
 8006436:	4603      	mov	r3, r0
 8006438:	80bb      	strh	r3, [r7, #4]
 800643a:	460b      	mov	r3, r1
 800643c:	807b      	strh	r3, [r7, #2]
 800643e:	4613      	mov	r3, r2
 8006440:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8006442:	88fb      	ldrh	r3, [r7, #6]
 8006444:	73fb      	strb	r3, [r7, #15]
    width += x;
 8006446:	887a      	ldrh	r2, [r7, #2]
 8006448:	88fb      	ldrh	r3, [r7, #6]
 800644a:	4413      	add	r3, r2
 800644c:	807b      	strh	r3, [r7, #2]
    height += y;
 800644e:	883a      	ldrh	r2, [r7, #0]
 8006450:	88bb      	ldrh	r3, [r7, #4]
 8006452:	4413      	add	r3, r2
 8006454:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* ! */
 8006456:	e027      	b.n	80064a8 <lcd_show_string+0x84>
    {
        if (x >= width)
 8006458:	88fa      	ldrh	r2, [r7, #6]
 800645a:	887b      	ldrh	r3, [r7, #2]
 800645c:	429a      	cmp	r2, r3
 800645e:	d307      	bcc.n	8006470 <lcd_show_string+0x4c>
        {
            x = x0;
 8006460:	7bfb      	ldrb	r3, [r7, #15]
 8006462:	80fb      	strh	r3, [r7, #6]
            y += size;
 8006464:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006468:	b29a      	uxth	r2, r3
 800646a:	88bb      	ldrh	r3, [r7, #4]
 800646c:	4413      	add	r3, r2
 800646e:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break;  /*  */
 8006470:	88ba      	ldrh	r2, [r7, #4]
 8006472:	883b      	ldrh	r3, [r7, #0]
 8006474:	429a      	cmp	r2, r3
 8006476:	d220      	bcs.n	80064ba <lcd_show_string+0x96>

        lcd_show_char(x, y, *p, size, 0, color);
 8006478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800647a:	781a      	ldrb	r2, [r3, #0]
 800647c:	f897 4020 	ldrb.w	r4, [r7, #32]
 8006480:	88b9      	ldrh	r1, [r7, #4]
 8006482:	88f8      	ldrh	r0, [r7, #6]
 8006484:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006486:	9301      	str	r3, [sp, #4]
 8006488:	2300      	movs	r3, #0
 800648a:	9300      	str	r3, [sp, #0]
 800648c:	4623      	mov	r3, r4
 800648e:	f7ff fe57 	bl	8006140 <lcd_show_char>
        x += size / 2;
 8006492:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006496:	085b      	lsrs	r3, r3, #1
 8006498:	b2db      	uxtb	r3, r3
 800649a:	461a      	mov	r2, r3
 800649c:	88fb      	ldrh	r3, [r7, #6]
 800649e:	4413      	add	r3, r2
 80064a0:	80fb      	strh	r3, [r7, #6]
        p++;
 80064a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a4:	3301      	adds	r3, #1
 80064a6:	627b      	str	r3, [r7, #36]	@ 0x24
    while ((*p <= '~') && (*p >= ' '))   /* ! */
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	2b7e      	cmp	r3, #126	@ 0x7e
 80064ae:	d805      	bhi.n	80064bc <lcd_show_string+0x98>
 80064b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b1f      	cmp	r3, #31
 80064b6:	d8cf      	bhi.n	8006458 <lcd_show_string+0x34>
    }
}
 80064b8:	e000      	b.n	80064bc <lcd_show_string+0x98>
        if (y >= height)break;  /*  */
 80064ba:	bf00      	nop
}
 80064bc:	bf00      	nop
 80064be:	3714      	adds	r7, #20
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd90      	pop	{r4, r7, pc}

080064c4 <HAL_TIM_IC_CaptureCallback>:
 * @brief       
 * @param       htim:
 * @retval      
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
    if (htim->Instance == REMOTE_IN_TIMX)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a52      	ldr	r2, [pc, #328]	@ (800661c <HAL_TIM_IC_CaptureCallback+0x158>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	f040 809d 	bne.w	8006612 <HAL_TIM_IC_CaptureCallback+0x14e>
    {
        uint16_t dval;  /*  */
        
        if (RDATA)      /*  */
 80064d8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80064dc:	4850      	ldr	r0, [pc, #320]	@ (8006620 <HAL_TIM_IC_CaptureCallback+0x15c>)
 80064de:	f000 fbf7 	bl	8006cd0 <HAL_GPIO_ReadPin>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d01b      	beq.n	8006520 <HAL_TIM_IC_CaptureCallback+0x5c>
        {
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4,REMOTE_IN_TIMX_CHY,TIM_INPUTCHANNELPOLARITY_FALLING);//CC4P=1 
 80064e8:	4b4e      	ldr	r3, [pc, #312]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	6a1a      	ldr	r2, [r3, #32]
 80064ee:	4b4d      	ldr	r3, [pc, #308]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064f6:	621a      	str	r2, [r3, #32]
 80064f8:	4b4a      	ldr	r3, [pc, #296]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	6a1a      	ldr	r2, [r3, #32]
 80064fe:	4b49      	ldr	r3, [pc, #292]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006506:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_COUNTER(&htim4, 0);  	/*  */
 8006508:	4b46      	ldr	r3, [pc, #280]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2200      	movs	r2, #0
 800650e:	625a      	str	r2, [r3, #36]	@ 0x24
            g_remote_sta |= 0X10;          		/*  */
 8006510:	4b45      	ldr	r3, [pc, #276]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	f043 0310 	orr.w	r3, r3, #16
 8006518:	b2da      	uxtb	r2, r3
 800651a:	4b43      	ldr	r3, [pc, #268]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 800651c:	701a      	strb	r2, [r3, #0]
            }

            g_remote_sta&=~(1<<4);
        }
    }
}
 800651e:	e078      	b.n	8006612 <HAL_TIM_IC_CaptureCallback+0x14e>
            dval=HAL_TIM_ReadCapturedValue(&htim4, REMOTE_IN_TIMX_CHY);                /* CCR4CC4IF */
 8006520:	210c      	movs	r1, #12
 8006522:	4840      	ldr	r0, [pc, #256]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006524:	f002 f8c0 	bl	80086a8 <HAL_TIM_ReadCapturedValue>
 8006528:	4603      	mov	r3, r0
 800652a:	81fb      	strh	r3, [r7, #14]
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, REMOTE_IN_TIMX_CHY, TIM_INPUTCHANNELPOLARITY_RISING);/* TIM44 */
 800652c:	4b3d      	ldr	r3, [pc, #244]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	6a1a      	ldr	r2, [r3, #32]
 8006532:	4b3c      	ldr	r3, [pc, #240]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800653a:	621a      	str	r2, [r3, #32]
 800653c:	4b39      	ldr	r3, [pc, #228]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	4b38      	ldr	r3, [pc, #224]	@ (8006624 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	6a12      	ldr	r2, [r2, #32]
 8006546:	621a      	str	r2, [r3, #32]
            if (g_remote_sta & 0X10)        /*  */
 8006548:	4b37      	ldr	r3, [pc, #220]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 800654a:	781b      	ldrb	r3, [r3, #0]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d057      	beq.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                if (g_remote_sta & 0X80)    /*  */
 8006554:	4b34      	ldr	r3, [pc, #208]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	b25b      	sxtb	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	da3e      	bge.n	80065dc <HAL_TIM_IC_CaptureCallback+0x118>
                    if (dval > 300 && dval < 800)           /* 560,560us */
 800655e:	89fb      	ldrh	r3, [r7, #14]
 8006560:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8006564:	d90f      	bls.n	8006586 <HAL_TIM_IC_CaptureCallback+0xc2>
 8006566:	89fb      	ldrh	r3, [r7, #14]
 8006568:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800656c:	d20b      	bcs.n	8006586 <HAL_TIM_IC_CaptureCallback+0xc2>
                        g_remote_data >>= 1;                /*  */
 800656e:	4b2f      	ldr	r3, [pc, #188]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	085b      	lsrs	r3, r3, #1
 8006574:	4a2d      	ldr	r2, [pc, #180]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 8006576:	6013      	str	r3, [r2, #0]
                        g_remote_data &= ~(0x80000000);     /* 0 */
 8006578:	4b2c      	ldr	r3, [pc, #176]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006580:	4a2a      	ldr	r2, [pc, #168]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	e03e      	b.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 1400 && dval < 1800)    /* 1680,1680us */
 8006586:	89fb      	ldrh	r3, [r7, #14]
 8006588:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 800658c:	d90f      	bls.n	80065ae <HAL_TIM_IC_CaptureCallback+0xea>
 800658e:	89fb      	ldrh	r3, [r7, #14]
 8006590:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 8006594:	d20b      	bcs.n	80065ae <HAL_TIM_IC_CaptureCallback+0xea>
                        g_remote_data >>= 1;                /*  */
 8006596:	4b25      	ldr	r3, [pc, #148]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	085b      	lsrs	r3, r3, #1
 800659c:	4a23      	ldr	r2, [pc, #140]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 800659e:	6013      	str	r3, [r2, #0]
                        g_remote_data |= 0x80000000;        /* 1 */
 80065a0:	4b22      	ldr	r3, [pc, #136]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80065a8:	4a20      	ldr	r2, [pc, #128]	@ (800662c <HAL_TIM_IC_CaptureCallback+0x168>)
 80065aa:	6013      	str	r3, [r2, #0]
 80065ac:	e02a      	b.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 2000 && dval < 3000)    /*  25002.5ms */
 80065ae:	89fb      	ldrh	r3, [r7, #14]
 80065b0:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80065b4:	d926      	bls.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
 80065b6:	89fb      	ldrh	r3, [r7, #14]
 80065b8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80065bc:	4293      	cmp	r3, r2
 80065be:	d821      	bhi.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                        g_remote_cnt++;         /* 1 */
 80065c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006630 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80065c2:	781b      	ldrb	r3, [r3, #0]
 80065c4:	3301      	adds	r3, #1
 80065c6:	b2da      	uxtb	r2, r3
 80065c8:	4b19      	ldr	r3, [pc, #100]	@ (8006630 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80065ca:	701a      	strb	r2, [r3, #0]
                        g_remote_sta &= 0XF0;   /*  */
 80065cc:	4b16      	ldr	r3, [pc, #88]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	f023 030f 	bic.w	r3, r3, #15
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	4b14      	ldr	r3, [pc, #80]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 80065d8:	701a      	strb	r2, [r3, #0]
 80065da:	e013      	b.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                else if (dval > 4200 && dval < 4700)    /* 45004.5ms */
 80065dc:	89fb      	ldrh	r3, [r7, #14]
 80065de:	f241 0268 	movw	r2, #4200	@ 0x1068
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d90e      	bls.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
 80065e6:	89fb      	ldrh	r3, [r7, #14]
 80065e8:	f241 225b 	movw	r2, #4699	@ 0x125b
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d809      	bhi.n	8006604 <HAL_TIM_IC_CaptureCallback+0x140>
                    g_remote_sta |= 1 << 7; /*  */
 80065f0:	4b0d      	ldr	r3, [pc, #52]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 80065f2:	781b      	ldrb	r3, [r3, #0]
 80065f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4b0b      	ldr	r3, [pc, #44]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 80065fc:	701a      	strb	r2, [r3, #0]
                    g_remote_cnt = 0;       /*  */
 80065fe:	4b0c      	ldr	r3, [pc, #48]	@ (8006630 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006600:	2200      	movs	r2, #0
 8006602:	701a      	strb	r2, [r3, #0]
            g_remote_sta&=~(1<<4);
 8006604:	4b08      	ldr	r3, [pc, #32]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006606:	781b      	ldrb	r3, [r3, #0]
 8006608:	f023 0310 	bic.w	r3, r3, #16
 800660c:	b2da      	uxtb	r2, r3
 800660e:	4b06      	ldr	r3, [pc, #24]	@ (8006628 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006610:	701a      	strb	r2, [r3, #0]
}
 8006612:	bf00      	nop
 8006614:	3710      	adds	r7, #16
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40000800 	.word	0x40000800
 8006620:	40010c00 	.word	0x40010c00
 8006624:	20000398 	.word	0x20000398
 8006628:	20000482 	.word	0x20000482
 800662c:	20000484 	.word	0x20000484
 8006630:	20000488 	.word	0x20000488

08006634 <remote_scan>:
 * @param       
 * @retval      0   , 
 *              , 
 */
uint8_t remote_scan(void)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
    uint8_t sta = 0;
 800663a:	2300      	movs	r3, #0
 800663c:	71fb      	strb	r3, [r7, #7]
    uint8_t t1, t2;

    if (g_remote_sta & (1 << 6))    /*  */
 800663e:	4b1f      	ldr	r3, [pc, #124]	@ (80066bc <remote_scan+0x88>)
 8006640:	781b      	ldrb	r3, [r3, #0]
 8006642:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	d031      	beq.n	80066ae <remote_scan+0x7a>
    {
        t1 = g_remote_data;                 /*  */
 800664a:	4b1d      	ldr	r3, [pc, #116]	@ (80066c0 <remote_scan+0x8c>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	71bb      	strb	r3, [r7, #6]
        t2 = (g_remote_data >> 8) & 0xff;   /*  */
 8006650:	4b1b      	ldr	r3, [pc, #108]	@ (80066c0 <remote_scan+0x8c>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	0a1b      	lsrs	r3, r3, #8
 8006656:	717b      	strb	r3, [r7, #5]

        if ((t1 == (uint8_t)~t2) && t1 == REMOTE_ID)    /* (ID) */
 8006658:	797b      	ldrb	r3, [r7, #5]
 800665a:	43db      	mvns	r3, r3
 800665c:	b2db      	uxtb	r3, r3
 800665e:	79ba      	ldrb	r2, [r7, #6]
 8006660:	429a      	cmp	r2, r3
 8006662:	d112      	bne.n	800668a <remote_scan+0x56>
 8006664:	79bb      	ldrb	r3, [r7, #6]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10f      	bne.n	800668a <remote_scan+0x56>
        {
            t1 = (g_remote_data >> 16) & 0xff;
 800666a:	4b15      	ldr	r3, [pc, #84]	@ (80066c0 <remote_scan+0x8c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	0c1b      	lsrs	r3, r3, #16
 8006670:	71bb      	strb	r3, [r7, #6]
            t2 = (g_remote_data >> 24) & 0xff;
 8006672:	4b13      	ldr	r3, [pc, #76]	@ (80066c0 <remote_scan+0x8c>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	0e1b      	lsrs	r3, r3, #24
 8006678:	717b      	strb	r3, [r7, #5]

            if (t1 == (uint8_t)~t2)
 800667a:	797b      	ldrb	r3, [r7, #5]
 800667c:	43db      	mvns	r3, r3
 800667e:	b2db      	uxtb	r3, r3
 8006680:	79ba      	ldrb	r2, [r7, #6]
 8006682:	429a      	cmp	r2, r3
 8006684:	d101      	bne.n	800668a <remote_scan+0x56>
            {
                sta = t1;           /*  */
 8006686:	79bb      	ldrb	r3, [r7, #6]
 8006688:	71fb      	strb	r3, [r7, #7]
            }
        }

        if ((sta == 0) || ((g_remote_sta & 0X80) == 0)) /* / */
 800668a:	79fb      	ldrb	r3, [r7, #7]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d004      	beq.n	800669a <remote_scan+0x66>
 8006690:	4b0a      	ldr	r3, [pc, #40]	@ (80066bc <remote_scan+0x88>)
 8006692:	781b      	ldrb	r3, [r3, #0]
 8006694:	b25b      	sxtb	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	db09      	blt.n	80066ae <remote_scan+0x7a>
        {
            g_remote_sta &= ~(1 << 6);  /*  */
 800669a:	4b08      	ldr	r3, [pc, #32]	@ (80066bc <remote_scan+0x88>)
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a2:	b2da      	uxtb	r2, r3
 80066a4:	4b05      	ldr	r3, [pc, #20]	@ (80066bc <remote_scan+0x88>)
 80066a6:	701a      	strb	r2, [r3, #0]
            g_remote_cnt = 0;           /*  */
 80066a8:	4b06      	ldr	r3, [pc, #24]	@ (80066c4 <remote_scan+0x90>)
 80066aa:	2200      	movs	r2, #0
 80066ac:	701a      	strb	r2, [r3, #0]
        }
    }

    return sta;
 80066ae:	79fb      	ldrb	r3, [r7, #7]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	370c      	adds	r7, #12
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bc80      	pop	{r7}
 80066b8:	4770      	bx	lr
 80066ba:	bf00      	nop
 80066bc:	20000482 	.word	0x20000482
 80066c0:	20000484 	.word	0x20000484
 80066c4:	20000488 	.word	0x20000488

080066c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80066cc:	4b08      	ldr	r3, [pc, #32]	@ (80066f0 <HAL_Init+0x28>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a07      	ldr	r2, [pc, #28]	@ (80066f0 <HAL_Init+0x28>)
 80066d2:	f043 0310 	orr.w	r3, r3, #16
 80066d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80066d8:	2003      	movs	r0, #3
 80066da:	f000 f923 	bl	8006924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80066de:	2003      	movs	r0, #3
 80066e0:	f000 f808 	bl	80066f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80066e4:	f7fb fdf6 	bl	80022d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	40022000 	.word	0x40022000

080066f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80066fc:	4b12      	ldr	r3, [pc, #72]	@ (8006748 <HAL_InitTick+0x54>)
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	4b12      	ldr	r3, [pc, #72]	@ (800674c <HAL_InitTick+0x58>)
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	4619      	mov	r1, r3
 8006706:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800670a:	fbb3 f3f1 	udiv	r3, r3, r1
 800670e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006712:	4618      	mov	r0, r3
 8006714:	f000 f93b 	bl	800698e <HAL_SYSTICK_Config>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e00e      	b.n	8006740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b0f      	cmp	r3, #15
 8006726:	d80a      	bhi.n	800673e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006728:	2200      	movs	r2, #0
 800672a:	6879      	ldr	r1, [r7, #4]
 800672c:	f04f 30ff 	mov.w	r0, #4294967295
 8006730:	f000 f903 	bl	800693a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006734:	4a06      	ldr	r2, [pc, #24]	@ (8006750 <HAL_InitTick+0x5c>)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800673a:	2300      	movs	r3, #0
 800673c:	e000      	b.n	8006740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800673e:	2301      	movs	r3, #1
}
 8006740:	4618      	mov	r0, r3
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}
 8006748:	20000000 	.word	0x20000000
 800674c:	20000010 	.word	0x20000010
 8006750:	2000000c 	.word	0x2000000c

08006754 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006758:	4b05      	ldr	r3, [pc, #20]	@ (8006770 <HAL_IncTick+0x1c>)
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	461a      	mov	r2, r3
 800675e:	4b05      	ldr	r3, [pc, #20]	@ (8006774 <HAL_IncTick+0x20>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4413      	add	r3, r2
 8006764:	4a03      	ldr	r2, [pc, #12]	@ (8006774 <HAL_IncTick+0x20>)
 8006766:	6013      	str	r3, [r2, #0]
}
 8006768:	bf00      	nop
 800676a:	46bd      	mov	sp, r7
 800676c:	bc80      	pop	{r7}
 800676e:	4770      	bx	lr
 8006770:	20000010 	.word	0x20000010
 8006774:	2000048c 	.word	0x2000048c

08006778 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006778:	b480      	push	{r7}
 800677a:	af00      	add	r7, sp, #0
  return uwTick;
 800677c:	4b02      	ldr	r3, [pc, #8]	@ (8006788 <HAL_GetTick+0x10>)
 800677e:	681b      	ldr	r3, [r3, #0]
}
 8006780:	4618      	mov	r0, r3
 8006782:	46bd      	mov	sp, r7
 8006784:	bc80      	pop	{r7}
 8006786:	4770      	bx	lr
 8006788:	2000048c 	.word	0x2000048c

0800678c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f003 0307 	and.w	r3, r3, #7
 800679a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800679c:	4b0c      	ldr	r3, [pc, #48]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80067a2:	68ba      	ldr	r2, [r7, #8]
 80067a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80067a8:	4013      	ands	r3, r2
 80067aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80067b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80067b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80067be:	4a04      	ldr	r2, [pc, #16]	@ (80067d0 <__NVIC_SetPriorityGrouping+0x44>)
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	60d3      	str	r3, [r2, #12]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	e000ed00 	.word	0xe000ed00

080067d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067d4:	b480      	push	{r7}
 80067d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067d8:	4b04      	ldr	r3, [pc, #16]	@ (80067ec <__NVIC_GetPriorityGrouping+0x18>)
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	0a1b      	lsrs	r3, r3, #8
 80067de:	f003 0307 	and.w	r3, r3, #7
}
 80067e2:	4618      	mov	r0, r3
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bc80      	pop	{r7}
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	e000ed00 	.word	0xe000ed00

080067f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	4603      	mov	r3, r0
 80067f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	db0b      	blt.n	800681a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006802:	79fb      	ldrb	r3, [r7, #7]
 8006804:	f003 021f 	and.w	r2, r3, #31
 8006808:	4906      	ldr	r1, [pc, #24]	@ (8006824 <__NVIC_EnableIRQ+0x34>)
 800680a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800680e:	095b      	lsrs	r3, r3, #5
 8006810:	2001      	movs	r0, #1
 8006812:	fa00 f202 	lsl.w	r2, r0, r2
 8006816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800681a:	bf00      	nop
 800681c:	370c      	adds	r7, #12
 800681e:	46bd      	mov	sp, r7
 8006820:	bc80      	pop	{r7}
 8006822:	4770      	bx	lr
 8006824:	e000e100 	.word	0xe000e100

08006828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	4603      	mov	r3, r0
 8006830:	6039      	str	r1, [r7, #0]
 8006832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006838:	2b00      	cmp	r3, #0
 800683a:	db0a      	blt.n	8006852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	b2da      	uxtb	r2, r3
 8006840:	490c      	ldr	r1, [pc, #48]	@ (8006874 <__NVIC_SetPriority+0x4c>)
 8006842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006846:	0112      	lsls	r2, r2, #4
 8006848:	b2d2      	uxtb	r2, r2
 800684a:	440b      	add	r3, r1
 800684c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006850:	e00a      	b.n	8006868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	b2da      	uxtb	r2, r3
 8006856:	4908      	ldr	r1, [pc, #32]	@ (8006878 <__NVIC_SetPriority+0x50>)
 8006858:	79fb      	ldrb	r3, [r7, #7]
 800685a:	f003 030f 	and.w	r3, r3, #15
 800685e:	3b04      	subs	r3, #4
 8006860:	0112      	lsls	r2, r2, #4
 8006862:	b2d2      	uxtb	r2, r2
 8006864:	440b      	add	r3, r1
 8006866:	761a      	strb	r2, [r3, #24]
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	bc80      	pop	{r7}
 8006870:	4770      	bx	lr
 8006872:	bf00      	nop
 8006874:	e000e100 	.word	0xe000e100
 8006878:	e000ed00 	.word	0xe000ed00

0800687c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800687c:	b480      	push	{r7}
 800687e:	b089      	sub	sp, #36	@ 0x24
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	f1c3 0307 	rsb	r3, r3, #7
 8006896:	2b04      	cmp	r3, #4
 8006898:	bf28      	it	cs
 800689a:	2304      	movcs	r3, #4
 800689c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	3304      	adds	r3, #4
 80068a2:	2b06      	cmp	r3, #6
 80068a4:	d902      	bls.n	80068ac <NVIC_EncodePriority+0x30>
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	3b03      	subs	r3, #3
 80068aa:	e000      	b.n	80068ae <NVIC_EncodePriority+0x32>
 80068ac:	2300      	movs	r3, #0
 80068ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068b0:	f04f 32ff 	mov.w	r2, #4294967295
 80068b4:	69bb      	ldr	r3, [r7, #24]
 80068b6:	fa02 f303 	lsl.w	r3, r2, r3
 80068ba:	43da      	mvns	r2, r3
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	401a      	ands	r2, r3
 80068c0:	697b      	ldr	r3, [r7, #20]
 80068c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80068c4:	f04f 31ff 	mov.w	r1, #4294967295
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	fa01 f303 	lsl.w	r3, r1, r3
 80068ce:	43d9      	mvns	r1, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068d4:	4313      	orrs	r3, r2
         );
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3724      	adds	r7, #36	@ 0x24
 80068da:	46bd      	mov	sp, r7
 80068dc:	bc80      	pop	{r7}
 80068de:	4770      	bx	lr

080068e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	3b01      	subs	r3, #1
 80068ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068f0:	d301      	bcc.n	80068f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80068f2:	2301      	movs	r3, #1
 80068f4:	e00f      	b.n	8006916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80068f6:	4a0a      	ldr	r2, [pc, #40]	@ (8006920 <SysTick_Config+0x40>)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	3b01      	subs	r3, #1
 80068fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80068fe:	210f      	movs	r1, #15
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	f7ff ff90 	bl	8006828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006908:	4b05      	ldr	r3, [pc, #20]	@ (8006920 <SysTick_Config+0x40>)
 800690a:	2200      	movs	r2, #0
 800690c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800690e:	4b04      	ldr	r3, [pc, #16]	@ (8006920 <SysTick_Config+0x40>)
 8006910:	2207      	movs	r2, #7
 8006912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	e000e010 	.word	0xe000e010

08006924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b082      	sub	sp, #8
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7ff ff2d 	bl	800678c <__NVIC_SetPriorityGrouping>
}
 8006932:	bf00      	nop
 8006934:	3708      	adds	r7, #8
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800693a:	b580      	push	{r7, lr}
 800693c:	b086      	sub	sp, #24
 800693e:	af00      	add	r7, sp, #0
 8006940:	4603      	mov	r3, r0
 8006942:	60b9      	str	r1, [r7, #8]
 8006944:	607a      	str	r2, [r7, #4]
 8006946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006948:	2300      	movs	r3, #0
 800694a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800694c:	f7ff ff42 	bl	80067d4 <__NVIC_GetPriorityGrouping>
 8006950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006952:	687a      	ldr	r2, [r7, #4]
 8006954:	68b9      	ldr	r1, [r7, #8]
 8006956:	6978      	ldr	r0, [r7, #20]
 8006958:	f7ff ff90 	bl	800687c <NVIC_EncodePriority>
 800695c:	4602      	mov	r2, r0
 800695e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006962:	4611      	mov	r1, r2
 8006964:	4618      	mov	r0, r3
 8006966:	f7ff ff5f 	bl	8006828 <__NVIC_SetPriority>
}
 800696a:	bf00      	nop
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b082      	sub	sp, #8
 8006976:	af00      	add	r7, sp, #0
 8006978:	4603      	mov	r3, r0
 800697a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800697c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff ff35 	bl	80067f0 <__NVIC_EnableIRQ>
}
 8006986:	bf00      	nop
 8006988:	3708      	adds	r7, #8
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b082      	sub	sp, #8
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff ffa2 	bl	80068e0 <SysTick_Config>
 800699c:	4603      	mov	r3, r0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b08b      	sub	sp, #44	@ 0x2c
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80069b2:	2300      	movs	r3, #0
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80069b6:	2300      	movs	r3, #0
 80069b8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80069ba:	e179      	b.n	8006cb0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80069bc:	2201      	movs	r2, #1
 80069be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c0:	fa02 f303 	lsl.w	r3, r2, r3
 80069c4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	69fa      	ldr	r2, [r7, #28]
 80069cc:	4013      	ands	r3, r2
 80069ce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	69fb      	ldr	r3, [r7, #28]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	f040 8168 	bne.w	8006caa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	4a96      	ldr	r2, [pc, #600]	@ (8006c38 <HAL_GPIO_Init+0x290>)
 80069e0:	4293      	cmp	r3, r2
 80069e2:	d05e      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
 80069e4:	4a94      	ldr	r2, [pc, #592]	@ (8006c38 <HAL_GPIO_Init+0x290>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d875      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 80069ea:	4a94      	ldr	r2, [pc, #592]	@ (8006c3c <HAL_GPIO_Init+0x294>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d058      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
 80069f0:	4a92      	ldr	r2, [pc, #584]	@ (8006c3c <HAL_GPIO_Init+0x294>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d86f      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 80069f6:	4a92      	ldr	r2, [pc, #584]	@ (8006c40 <HAL_GPIO_Init+0x298>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d052      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
 80069fc:	4a90      	ldr	r2, [pc, #576]	@ (8006c40 <HAL_GPIO_Init+0x298>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d869      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 8006a02:	4a90      	ldr	r2, [pc, #576]	@ (8006c44 <HAL_GPIO_Init+0x29c>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d04c      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
 8006a08:	4a8e      	ldr	r2, [pc, #568]	@ (8006c44 <HAL_GPIO_Init+0x29c>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d863      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 8006a0e:	4a8e      	ldr	r2, [pc, #568]	@ (8006c48 <HAL_GPIO_Init+0x2a0>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d046      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
 8006a14:	4a8c      	ldr	r2, [pc, #560]	@ (8006c48 <HAL_GPIO_Init+0x2a0>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d85d      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 8006a1a:	2b12      	cmp	r3, #18
 8006a1c:	d82a      	bhi.n	8006a74 <HAL_GPIO_Init+0xcc>
 8006a1e:	2b12      	cmp	r3, #18
 8006a20:	d859      	bhi.n	8006ad6 <HAL_GPIO_Init+0x12e>
 8006a22:	a201      	add	r2, pc, #4	@ (adr r2, 8006a28 <HAL_GPIO_Init+0x80>)
 8006a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a28:	08006aa3 	.word	0x08006aa3
 8006a2c:	08006a7d 	.word	0x08006a7d
 8006a30:	08006a8f 	.word	0x08006a8f
 8006a34:	08006ad1 	.word	0x08006ad1
 8006a38:	08006ad7 	.word	0x08006ad7
 8006a3c:	08006ad7 	.word	0x08006ad7
 8006a40:	08006ad7 	.word	0x08006ad7
 8006a44:	08006ad7 	.word	0x08006ad7
 8006a48:	08006ad7 	.word	0x08006ad7
 8006a4c:	08006ad7 	.word	0x08006ad7
 8006a50:	08006ad7 	.word	0x08006ad7
 8006a54:	08006ad7 	.word	0x08006ad7
 8006a58:	08006ad7 	.word	0x08006ad7
 8006a5c:	08006ad7 	.word	0x08006ad7
 8006a60:	08006ad7 	.word	0x08006ad7
 8006a64:	08006ad7 	.word	0x08006ad7
 8006a68:	08006ad7 	.word	0x08006ad7
 8006a6c:	08006a85 	.word	0x08006a85
 8006a70:	08006a99 	.word	0x08006a99
 8006a74:	4a75      	ldr	r2, [pc, #468]	@ (8006c4c <HAL_GPIO_Init+0x2a4>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d013      	beq.n	8006aa2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006a7a:	e02c      	b.n	8006ad6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	623b      	str	r3, [r7, #32]
          break;
 8006a82:	e029      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	623b      	str	r3, [r7, #32]
          break;
 8006a8c:	e024      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	3308      	adds	r3, #8
 8006a94:	623b      	str	r3, [r7, #32]
          break;
 8006a96:	e01f      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
 8006a9c:	330c      	adds	r3, #12
 8006a9e:	623b      	str	r3, [r7, #32]
          break;
 8006aa0:	e01a      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d102      	bne.n	8006ab0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006aaa:	2304      	movs	r3, #4
 8006aac:	623b      	str	r3, [r7, #32]
          break;
 8006aae:	e013      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d105      	bne.n	8006ac4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ab8:	2308      	movs	r3, #8
 8006aba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	611a      	str	r2, [r3, #16]
          break;
 8006ac2:	e009      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006ac4:	2308      	movs	r3, #8
 8006ac6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	69fa      	ldr	r2, [r7, #28]
 8006acc:	615a      	str	r2, [r3, #20]
          break;
 8006ace:	e003      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	623b      	str	r3, [r7, #32]
          break;
 8006ad4:	e000      	b.n	8006ad8 <HAL_GPIO_Init+0x130>
          break;
 8006ad6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	2bff      	cmp	r3, #255	@ 0xff
 8006adc:	d801      	bhi.n	8006ae2 <HAL_GPIO_Init+0x13a>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	e001      	b.n	8006ae6 <HAL_GPIO_Init+0x13e>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	3304      	adds	r3, #4
 8006ae6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	2bff      	cmp	r3, #255	@ 0xff
 8006aec:	d802      	bhi.n	8006af4 <HAL_GPIO_Init+0x14c>
 8006aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	e002      	b.n	8006afa <HAL_GPIO_Init+0x152>
 8006af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af6:	3b08      	subs	r3, #8
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	210f      	movs	r1, #15
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	fa01 f303 	lsl.w	r3, r1, r3
 8006b08:	43db      	mvns	r3, r3
 8006b0a:	401a      	ands	r2, r3
 8006b0c:	6a39      	ldr	r1, [r7, #32]
 8006b0e:	693b      	ldr	r3, [r7, #16]
 8006b10:	fa01 f303 	lsl.w	r3, r1, r3
 8006b14:	431a      	orrs	r2, r3
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	f000 80c1 	beq.w	8006caa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006b28:	4b49      	ldr	r3, [pc, #292]	@ (8006c50 <HAL_GPIO_Init+0x2a8>)
 8006b2a:	699b      	ldr	r3, [r3, #24]
 8006b2c:	4a48      	ldr	r2, [pc, #288]	@ (8006c50 <HAL_GPIO_Init+0x2a8>)
 8006b2e:	f043 0301 	orr.w	r3, r3, #1
 8006b32:	6193      	str	r3, [r2, #24]
 8006b34:	4b46      	ldr	r3, [pc, #280]	@ (8006c50 <HAL_GPIO_Init+0x2a8>)
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	60bb      	str	r3, [r7, #8]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006b40:	4a44      	ldr	r2, [pc, #272]	@ (8006c54 <HAL_GPIO_Init+0x2ac>)
 8006b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b44:	089b      	lsrs	r3, r3, #2
 8006b46:	3302      	adds	r3, #2
 8006b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b50:	f003 0303 	and.w	r3, r3, #3
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	220f      	movs	r2, #15
 8006b58:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5c:	43db      	mvns	r3, r3
 8006b5e:	68fa      	ldr	r2, [r7, #12]
 8006b60:	4013      	ands	r3, r2
 8006b62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a3c      	ldr	r2, [pc, #240]	@ (8006c58 <HAL_GPIO_Init+0x2b0>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d01f      	beq.n	8006bac <HAL_GPIO_Init+0x204>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a3b      	ldr	r2, [pc, #236]	@ (8006c5c <HAL_GPIO_Init+0x2b4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d019      	beq.n	8006ba8 <HAL_GPIO_Init+0x200>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a3a      	ldr	r2, [pc, #232]	@ (8006c60 <HAL_GPIO_Init+0x2b8>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d013      	beq.n	8006ba4 <HAL_GPIO_Init+0x1fc>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	4a39      	ldr	r2, [pc, #228]	@ (8006c64 <HAL_GPIO_Init+0x2bc>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d00d      	beq.n	8006ba0 <HAL_GPIO_Init+0x1f8>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a38      	ldr	r2, [pc, #224]	@ (8006c68 <HAL_GPIO_Init+0x2c0>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d007      	beq.n	8006b9c <HAL_GPIO_Init+0x1f4>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a37      	ldr	r2, [pc, #220]	@ (8006c6c <HAL_GPIO_Init+0x2c4>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d101      	bne.n	8006b98 <HAL_GPIO_Init+0x1f0>
 8006b94:	2305      	movs	r3, #5
 8006b96:	e00a      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006b98:	2306      	movs	r3, #6
 8006b9a:	e008      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006b9c:	2304      	movs	r3, #4
 8006b9e:	e006      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006ba0:	2303      	movs	r3, #3
 8006ba2:	e004      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006ba4:	2302      	movs	r3, #2
 8006ba6:	e002      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e000      	b.n	8006bae <HAL_GPIO_Init+0x206>
 8006bac:	2300      	movs	r3, #0
 8006bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bb0:	f002 0203 	and.w	r2, r2, #3
 8006bb4:	0092      	lsls	r2, r2, #2
 8006bb6:	4093      	lsls	r3, r2
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006bbe:	4925      	ldr	r1, [pc, #148]	@ (8006c54 <HAL_GPIO_Init+0x2ac>)
 8006bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc2:	089b      	lsrs	r3, r3, #2
 8006bc4:	3302      	adds	r3, #2
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	685b      	ldr	r3, [r3, #4]
 8006bd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d006      	beq.n	8006be6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006bd8:	4b25      	ldr	r3, [pc, #148]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006bda:	689a      	ldr	r2, [r3, #8]
 8006bdc:	4924      	ldr	r1, [pc, #144]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	608b      	str	r3, [r1, #8]
 8006be4:	e006      	b.n	8006bf4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006be6:	4b22      	ldr	r3, [pc, #136]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	69bb      	ldr	r3, [r7, #24]
 8006bec:	43db      	mvns	r3, r3
 8006bee:	4920      	ldr	r1, [pc, #128]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006bf0:	4013      	ands	r3, r2
 8006bf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d006      	beq.n	8006c0e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006c00:	4b1b      	ldr	r3, [pc, #108]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c02:	68da      	ldr	r2, [r3, #12]
 8006c04:	491a      	ldr	r1, [pc, #104]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	60cb      	str	r3, [r1, #12]
 8006c0c:	e006      	b.n	8006c1c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8006c0e:	4b18      	ldr	r3, [pc, #96]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	43db      	mvns	r3, r3
 8006c16:	4916      	ldr	r1, [pc, #88]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d025      	beq.n	8006c74 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006c28:	4b11      	ldr	r3, [pc, #68]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c2a:	685a      	ldr	r2, [r3, #4]
 8006c2c:	4910      	ldr	r1, [pc, #64]	@ (8006c70 <HAL_GPIO_Init+0x2c8>)
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	604b      	str	r3, [r1, #4]
 8006c34:	e025      	b.n	8006c82 <HAL_GPIO_Init+0x2da>
 8006c36:	bf00      	nop
 8006c38:	10320000 	.word	0x10320000
 8006c3c:	10310000 	.word	0x10310000
 8006c40:	10220000 	.word	0x10220000
 8006c44:	10210000 	.word	0x10210000
 8006c48:	10120000 	.word	0x10120000
 8006c4c:	10110000 	.word	0x10110000
 8006c50:	40021000 	.word	0x40021000
 8006c54:	40010000 	.word	0x40010000
 8006c58:	40010800 	.word	0x40010800
 8006c5c:	40010c00 	.word	0x40010c00
 8006c60:	40011000 	.word	0x40011000
 8006c64:	40011400 	.word	0x40011400
 8006c68:	40011800 	.word	0x40011800
 8006c6c:	40011c00 	.word	0x40011c00
 8006c70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006c74:	4b15      	ldr	r3, [pc, #84]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	69bb      	ldr	r3, [r7, #24]
 8006c7a:	43db      	mvns	r3, r3
 8006c7c:	4913      	ldr	r1, [pc, #76]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d006      	beq.n	8006c9c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	490e      	ldr	r1, [pc, #56]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	4313      	orrs	r3, r2
 8006c98:	600b      	str	r3, [r1, #0]
 8006c9a:	e006      	b.n	8006caa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	43db      	mvns	r3, r3
 8006ca4:	4909      	ldr	r1, [pc, #36]	@ (8006ccc <HAL_GPIO_Init+0x324>)
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8006caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cac:	3301      	adds	r3, #1
 8006cae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f47f ae7e 	bne.w	80069bc <HAL_GPIO_Init+0x14>
  }
}
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
 8006cc4:	372c      	adds	r7, #44	@ 0x2c
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bc80      	pop	{r7}
 8006cca:	4770      	bx	lr
 8006ccc:	40010400 	.word	0x40010400

08006cd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	689a      	ldr	r2, [r3, #8]
 8006ce0:	887b      	ldrh	r3, [r7, #2]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	73fb      	strb	r3, [r7, #15]
 8006cec:	e001      	b.n	8006cf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006cf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr

08006cfe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cfe:	b480      	push	{r7}
 8006d00:	b083      	sub	sp, #12
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
 8006d06:	460b      	mov	r3, r1
 8006d08:	807b      	strh	r3, [r7, #2]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006d0e:	787b      	ldrb	r3, [r7, #1]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d003      	beq.n	8006d1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006d14:	887a      	ldrh	r2, [r7, #2]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006d1a:	e003      	b.n	8006d24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006d1c:	887b      	ldrh	r3, [r7, #2]
 8006d1e:	041a      	lsls	r2, r3, #16
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	611a      	str	r2, [r3, #16]
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr

08006d2e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b085      	sub	sp, #20
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d40:	887a      	ldrh	r2, [r7, #2]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	4013      	ands	r3, r2
 8006d46:	041a      	lsls	r2, r3, #16
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	43d9      	mvns	r1, r3
 8006d4c:	887b      	ldrh	r3, [r7, #2]
 8006d4e:	400b      	ands	r3, r1
 8006d50:	431a      	orrs	r2, r3
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	611a      	str	r2, [r3, #16]
}
 8006d56:	bf00      	nop
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bc80      	pop	{r7}
 8006d5e:	4770      	bx	lr

08006d60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e12b      	b.n	8006fca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d106      	bne.n	8006d8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7fa fc00 	bl	800158c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2224      	movs	r2, #36	@ 0x24
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 0201 	bic.w	r2, r2, #1
 8006da2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006db2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006dc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006dc4:	f000 fcda 	bl	800777c <HAL_RCC_GetPCLK1Freq>
 8006dc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	4a81      	ldr	r2, [pc, #516]	@ (8006fd4 <HAL_I2C_Init+0x274>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d807      	bhi.n	8006de4 <HAL_I2C_Init+0x84>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	4a80      	ldr	r2, [pc, #512]	@ (8006fd8 <HAL_I2C_Init+0x278>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	bf94      	ite	ls
 8006ddc:	2301      	movls	r3, #1
 8006dde:	2300      	movhi	r3, #0
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	e006      	b.n	8006df2 <HAL_I2C_Init+0x92>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4a7d      	ldr	r2, [pc, #500]	@ (8006fdc <HAL_I2C_Init+0x27c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	bf94      	ite	ls
 8006dec:	2301      	movls	r3, #1
 8006dee:	2300      	movhi	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e0e7      	b.n	8006fca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a78      	ldr	r2, [pc, #480]	@ (8006fe0 <HAL_I2C_Init+0x280>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	0c9b      	lsrs	r3, r3, #18
 8006e04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68ba      	ldr	r2, [r7, #8]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	4a6a      	ldr	r2, [pc, #424]	@ (8006fd4 <HAL_I2C_Init+0x274>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d802      	bhi.n	8006e34 <HAL_I2C_Init+0xd4>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3301      	adds	r3, #1
 8006e32:	e009      	b.n	8006e48 <HAL_I2C_Init+0xe8>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8006e3a:	fb02 f303 	mul.w	r3, r2, r3
 8006e3e:	4a69      	ldr	r2, [pc, #420]	@ (8006fe4 <HAL_I2C_Init+0x284>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	099b      	lsrs	r3, r3, #6
 8006e46:	3301      	adds	r3, #1
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6812      	ldr	r2, [r2, #0]
 8006e4c:	430b      	orrs	r3, r1
 8006e4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8006e5a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	495c      	ldr	r1, [pc, #368]	@ (8006fd4 <HAL_I2C_Init+0x274>)
 8006e64:	428b      	cmp	r3, r1
 8006e66:	d819      	bhi.n	8006e9c <HAL_I2C_Init+0x13c>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	1e59      	subs	r1, r3, #1
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e76:	1c59      	adds	r1, r3, #1
 8006e78:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006e7c:	400b      	ands	r3, r1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_I2C_Init+0x138>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	1e59      	subs	r1, r3, #1
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e90:	3301      	adds	r3, #1
 8006e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e96:	e051      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006e98:	2304      	movs	r3, #4
 8006e9a:	e04f      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d111      	bne.n	8006ec8 <HAL_I2C_Init+0x168>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	1e58      	subs	r0, r3, #1
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6859      	ldr	r1, [r3, #4]
 8006eac:	460b      	mov	r3, r1
 8006eae:	005b      	lsls	r3, r3, #1
 8006eb0:	440b      	add	r3, r1
 8006eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bf0c      	ite	eq
 8006ec0:	2301      	moveq	r3, #1
 8006ec2:	2300      	movne	r3, #0
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	e012      	b.n	8006eee <HAL_I2C_Init+0x18e>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	1e58      	subs	r0, r3, #1
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6859      	ldr	r1, [r3, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	440b      	add	r3, r1
 8006ed6:	0099      	lsls	r1, r3, #2
 8006ed8:	440b      	add	r3, r1
 8006eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ede:	3301      	adds	r3, #1
 8006ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2301      	moveq	r3, #1
 8006eea:	2300      	movne	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <HAL_I2C_Init+0x196>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e022      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10e      	bne.n	8006f1c <HAL_I2C_Init+0x1bc>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	1e58      	subs	r0, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6859      	ldr	r1, [r3, #4]
 8006f06:	460b      	mov	r3, r1
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	440b      	add	r3, r1
 8006f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f10:	3301      	adds	r3, #1
 8006f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f1a:	e00f      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1e58      	subs	r0, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6859      	ldr	r1, [r3, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	440b      	add	r3, r1
 8006f2a:	0099      	lsls	r1, r3, #2
 8006f2c:	440b      	add	r3, r1
 8006f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f32:	3301      	adds	r3, #1
 8006f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f38:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f3c:	6879      	ldr	r1, [r7, #4]
 8006f3e:	6809      	ldr	r1, [r1, #0]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	69da      	ldr	r2, [r3, #28]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006f6a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	6911      	ldr	r1, [r2, #16]
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	68d2      	ldr	r2, [r2, #12]
 8006f76:	4311      	orrs	r1, r2
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	6812      	ldr	r2, [r2, #0]
 8006f7c:	430b      	orrs	r3, r1
 8006f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	695a      	ldr	r2, [r3, #20]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f042 0201 	orr.w	r2, r2, #1
 8006faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	000186a0 	.word	0x000186a0
 8006fd8:	001e847f 	.word	0x001e847f
 8006fdc:	003d08ff 	.word	0x003d08ff
 8006fe0:	431bde83 	.word	0x431bde83
 8006fe4:	10624dd3 	.word	0x10624dd3

08006fe8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b086      	sub	sp, #24
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d101      	bne.n	8006ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e272      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 8087 	beq.w	8007116 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007008:	4b92      	ldr	r3, [pc, #584]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f003 030c 	and.w	r3, r3, #12
 8007010:	2b04      	cmp	r3, #4
 8007012:	d00c      	beq.n	800702e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8007014:	4b8f      	ldr	r3, [pc, #572]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	f003 030c 	and.w	r3, r3, #12
 800701c:	2b08      	cmp	r3, #8
 800701e:	d112      	bne.n	8007046 <HAL_RCC_OscConfig+0x5e>
 8007020:	4b8c      	ldr	r3, [pc, #560]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007028:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702c:	d10b      	bne.n	8007046 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800702e:	4b89      	ldr	r3, [pc, #548]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d06c      	beq.n	8007114 <HAL_RCC_OscConfig+0x12c>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d168      	bne.n	8007114 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e24c      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800704e:	d106      	bne.n	800705e <HAL_RCC_OscConfig+0x76>
 8007050:	4b80      	ldr	r3, [pc, #512]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a7f      	ldr	r2, [pc, #508]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007056:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	e02e      	b.n	80070bc <HAL_RCC_OscConfig+0xd4>
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10c      	bne.n	8007080 <HAL_RCC_OscConfig+0x98>
 8007066:	4b7b      	ldr	r3, [pc, #492]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a7a      	ldr	r2, [pc, #488]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800706c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007070:	6013      	str	r3, [r2, #0]
 8007072:	4b78      	ldr	r3, [pc, #480]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	4a77      	ldr	r2, [pc, #476]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007078:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	e01d      	b.n	80070bc <HAL_RCC_OscConfig+0xd4>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007088:	d10c      	bne.n	80070a4 <HAL_RCC_OscConfig+0xbc>
 800708a:	4b72      	ldr	r3, [pc, #456]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a71      	ldr	r2, [pc, #452]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007090:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007094:	6013      	str	r3, [r2, #0]
 8007096:	4b6f      	ldr	r3, [pc, #444]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a6e      	ldr	r2, [pc, #440]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800709c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070a0:	6013      	str	r3, [r2, #0]
 80070a2:	e00b      	b.n	80070bc <HAL_RCC_OscConfig+0xd4>
 80070a4:	4b6b      	ldr	r3, [pc, #428]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a6a      	ldr	r2, [pc, #424]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80070aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	4b68      	ldr	r3, [pc, #416]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a67      	ldr	r2, [pc, #412]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80070b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d013      	beq.n	80070ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070c4:	f7ff fb58 	bl	8006778 <HAL_GetTick>
 80070c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070ca:	e008      	b.n	80070de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070cc:	f7ff fb54 	bl	8006778 <HAL_GetTick>
 80070d0:	4602      	mov	r2, r0
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	2b64      	cmp	r3, #100	@ 0x64
 80070d8:	d901      	bls.n	80070de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80070da:	2303      	movs	r3, #3
 80070dc:	e200      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80070de:	4b5d      	ldr	r3, [pc, #372]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d0f0      	beq.n	80070cc <HAL_RCC_OscConfig+0xe4>
 80070ea:	e014      	b.n	8007116 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070ec:	f7ff fb44 	bl	8006778 <HAL_GetTick>
 80070f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80070f2:	e008      	b.n	8007106 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80070f4:	f7ff fb40 	bl	8006778 <HAL_GetTick>
 80070f8:	4602      	mov	r2, r0
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	1ad3      	subs	r3, r2, r3
 80070fe:	2b64      	cmp	r3, #100	@ 0x64
 8007100:	d901      	bls.n	8007106 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e1ec      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007106:	4b53      	ldr	r3, [pc, #332]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1f0      	bne.n	80070f4 <HAL_RCC_OscConfig+0x10c>
 8007112:	e000      	b.n	8007116 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 0302 	and.w	r3, r3, #2
 800711e:	2b00      	cmp	r3, #0
 8007120:	d063      	beq.n	80071ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007122:	4b4c      	ldr	r3, [pc, #304]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f003 030c 	and.w	r3, r3, #12
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00b      	beq.n	8007146 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800712e:	4b49      	ldr	r3, [pc, #292]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007130:	685b      	ldr	r3, [r3, #4]
 8007132:	f003 030c 	and.w	r3, r3, #12
 8007136:	2b08      	cmp	r3, #8
 8007138:	d11c      	bne.n	8007174 <HAL_RCC_OscConfig+0x18c>
 800713a:	4b46      	ldr	r3, [pc, #280]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800713c:	685b      	ldr	r3, [r3, #4]
 800713e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007142:	2b00      	cmp	r3, #0
 8007144:	d116      	bne.n	8007174 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007146:	4b43      	ldr	r3, [pc, #268]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0302 	and.w	r3, r3, #2
 800714e:	2b00      	cmp	r3, #0
 8007150:	d005      	beq.n	800715e <HAL_RCC_OscConfig+0x176>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	2b01      	cmp	r3, #1
 8007158:	d001      	beq.n	800715e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e1c0      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800715e:	4b3d      	ldr	r3, [pc, #244]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	695b      	ldr	r3, [r3, #20]
 800716a:	00db      	lsls	r3, r3, #3
 800716c:	4939      	ldr	r1, [pc, #228]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800716e:	4313      	orrs	r3, r2
 8007170:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007172:	e03a      	b.n	80071ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d020      	beq.n	80071be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800717c:	4b36      	ldr	r3, [pc, #216]	@ (8007258 <HAL_RCC_OscConfig+0x270>)
 800717e:	2201      	movs	r2, #1
 8007180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007182:	f7ff faf9 	bl	8006778 <HAL_GetTick>
 8007186:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007188:	e008      	b.n	800719c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800718a:	f7ff faf5 	bl	8006778 <HAL_GetTick>
 800718e:	4602      	mov	r2, r0
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	1ad3      	subs	r3, r2, r3
 8007194:	2b02      	cmp	r3, #2
 8007196:	d901      	bls.n	800719c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007198:	2303      	movs	r3, #3
 800719a:	e1a1      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800719c:	4b2d      	ldr	r3, [pc, #180]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d0f0      	beq.n	800718a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071a8:	4b2a      	ldr	r3, [pc, #168]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	00db      	lsls	r3, r3, #3
 80071b6:	4927      	ldr	r1, [pc, #156]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80071b8:	4313      	orrs	r3, r2
 80071ba:	600b      	str	r3, [r1, #0]
 80071bc:	e015      	b.n	80071ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071be:	4b26      	ldr	r3, [pc, #152]	@ (8007258 <HAL_RCC_OscConfig+0x270>)
 80071c0:	2200      	movs	r2, #0
 80071c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071c4:	f7ff fad8 	bl	8006778 <HAL_GetTick>
 80071c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071ca:	e008      	b.n	80071de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071cc:	f7ff fad4 	bl	8006778 <HAL_GetTick>
 80071d0:	4602      	mov	r2, r0
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	1ad3      	subs	r3, r2, r3
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d901      	bls.n	80071de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e180      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071de:	4b1d      	ldr	r3, [pc, #116]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0302 	and.w	r3, r3, #2
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1f0      	bne.n	80071cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0308 	and.w	r3, r3, #8
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d03a      	beq.n	800726c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	699b      	ldr	r3, [r3, #24]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d019      	beq.n	8007232 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80071fe:	4b17      	ldr	r3, [pc, #92]	@ (800725c <HAL_RCC_OscConfig+0x274>)
 8007200:	2201      	movs	r2, #1
 8007202:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007204:	f7ff fab8 	bl	8006778 <HAL_GetTick>
 8007208:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800720a:	e008      	b.n	800721e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800720c:	f7ff fab4 	bl	8006778 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	2b02      	cmp	r3, #2
 8007218:	d901      	bls.n	800721e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800721a:	2303      	movs	r3, #3
 800721c:	e160      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800721e:	4b0d      	ldr	r3, [pc, #52]	@ (8007254 <HAL_RCC_OscConfig+0x26c>)
 8007220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007222:	f003 0302 	and.w	r3, r3, #2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d0f0      	beq.n	800720c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800722a:	2001      	movs	r0, #1
 800722c:	f000 face 	bl	80077cc <RCC_Delay>
 8007230:	e01c      	b.n	800726c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007232:	4b0a      	ldr	r3, [pc, #40]	@ (800725c <HAL_RCC_OscConfig+0x274>)
 8007234:	2200      	movs	r2, #0
 8007236:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007238:	f7ff fa9e 	bl	8006778 <HAL_GetTick>
 800723c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800723e:	e00f      	b.n	8007260 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007240:	f7ff fa9a 	bl	8006778 <HAL_GetTick>
 8007244:	4602      	mov	r2, r0
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	2b02      	cmp	r3, #2
 800724c:	d908      	bls.n	8007260 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800724e:	2303      	movs	r3, #3
 8007250:	e146      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
 8007252:	bf00      	nop
 8007254:	40021000 	.word	0x40021000
 8007258:	42420000 	.word	0x42420000
 800725c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007260:	4b92      	ldr	r3, [pc, #584]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e9      	bne.n	8007240 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0304 	and.w	r3, r3, #4
 8007274:	2b00      	cmp	r3, #0
 8007276:	f000 80a6 	beq.w	80073c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800727a:	2300      	movs	r3, #0
 800727c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800727e:	4b8b      	ldr	r3, [pc, #556]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10d      	bne.n	80072a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800728a:	4b88      	ldr	r3, [pc, #544]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	4a87      	ldr	r2, [pc, #540]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007290:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007294:	61d3      	str	r3, [r2, #28]
 8007296:	4b85      	ldr	r3, [pc, #532]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007298:	69db      	ldr	r3, [r3, #28]
 800729a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800729e:	60bb      	str	r3, [r7, #8]
 80072a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072a2:	2301      	movs	r3, #1
 80072a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072a6:	4b82      	ldr	r3, [pc, #520]	@ (80074b0 <HAL_RCC_OscConfig+0x4c8>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d118      	bne.n	80072e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072b2:	4b7f      	ldr	r3, [pc, #508]	@ (80074b0 <HAL_RCC_OscConfig+0x4c8>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a7e      	ldr	r2, [pc, #504]	@ (80074b0 <HAL_RCC_OscConfig+0x4c8>)
 80072b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072be:	f7ff fa5b 	bl	8006778 <HAL_GetTick>
 80072c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072c4:	e008      	b.n	80072d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072c6:	f7ff fa57 	bl	8006778 <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b64      	cmp	r3, #100	@ 0x64
 80072d2:	d901      	bls.n	80072d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e103      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072d8:	4b75      	ldr	r3, [pc, #468]	@ (80074b0 <HAL_RCC_OscConfig+0x4c8>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0f0      	beq.n	80072c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d106      	bne.n	80072fa <HAL_RCC_OscConfig+0x312>
 80072ec:	4b6f      	ldr	r3, [pc, #444]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80072ee:	6a1b      	ldr	r3, [r3, #32]
 80072f0:	4a6e      	ldr	r2, [pc, #440]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80072f2:	f043 0301 	orr.w	r3, r3, #1
 80072f6:	6213      	str	r3, [r2, #32]
 80072f8:	e02d      	b.n	8007356 <HAL_RCC_OscConfig+0x36e>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	68db      	ldr	r3, [r3, #12]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10c      	bne.n	800731c <HAL_RCC_OscConfig+0x334>
 8007302:	4b6a      	ldr	r3, [pc, #424]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007304:	6a1b      	ldr	r3, [r3, #32]
 8007306:	4a69      	ldr	r2, [pc, #420]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007308:	f023 0301 	bic.w	r3, r3, #1
 800730c:	6213      	str	r3, [r2, #32]
 800730e:	4b67      	ldr	r3, [pc, #412]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	4a66      	ldr	r2, [pc, #408]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007314:	f023 0304 	bic.w	r3, r3, #4
 8007318:	6213      	str	r3, [r2, #32]
 800731a:	e01c      	b.n	8007356 <HAL_RCC_OscConfig+0x36e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	2b05      	cmp	r3, #5
 8007322:	d10c      	bne.n	800733e <HAL_RCC_OscConfig+0x356>
 8007324:	4b61      	ldr	r3, [pc, #388]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007326:	6a1b      	ldr	r3, [r3, #32]
 8007328:	4a60      	ldr	r2, [pc, #384]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800732a:	f043 0304 	orr.w	r3, r3, #4
 800732e:	6213      	str	r3, [r2, #32]
 8007330:	4b5e      	ldr	r3, [pc, #376]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007332:	6a1b      	ldr	r3, [r3, #32]
 8007334:	4a5d      	ldr	r2, [pc, #372]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007336:	f043 0301 	orr.w	r3, r3, #1
 800733a:	6213      	str	r3, [r2, #32]
 800733c:	e00b      	b.n	8007356 <HAL_RCC_OscConfig+0x36e>
 800733e:	4b5b      	ldr	r3, [pc, #364]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007340:	6a1b      	ldr	r3, [r3, #32]
 8007342:	4a5a      	ldr	r2, [pc, #360]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007344:	f023 0301 	bic.w	r3, r3, #1
 8007348:	6213      	str	r3, [r2, #32]
 800734a:	4b58      	ldr	r3, [pc, #352]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	4a57      	ldr	r2, [pc, #348]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007350:	f023 0304 	bic.w	r3, r3, #4
 8007354:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d015      	beq.n	800738a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800735e:	f7ff fa0b 	bl	8006778 <HAL_GetTick>
 8007362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007364:	e00a      	b.n	800737c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007366:	f7ff fa07 	bl	8006778 <HAL_GetTick>
 800736a:	4602      	mov	r2, r0
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007374:	4293      	cmp	r3, r2
 8007376:	d901      	bls.n	800737c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007378:	2303      	movs	r3, #3
 800737a:	e0b1      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800737c:	4b4b      	ldr	r3, [pc, #300]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	f003 0302 	and.w	r3, r3, #2
 8007384:	2b00      	cmp	r3, #0
 8007386:	d0ee      	beq.n	8007366 <HAL_RCC_OscConfig+0x37e>
 8007388:	e014      	b.n	80073b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800738a:	f7ff f9f5 	bl	8006778 <HAL_GetTick>
 800738e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007390:	e00a      	b.n	80073a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007392:	f7ff f9f1 	bl	8006778 <HAL_GetTick>
 8007396:	4602      	mov	r2, r0
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d901      	bls.n	80073a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80073a4:	2303      	movs	r3, #3
 80073a6:	e09b      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073a8:	4b40      	ldr	r3, [pc, #256]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80073aa:	6a1b      	ldr	r3, [r3, #32]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d1ee      	bne.n	8007392 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80073b4:	7dfb      	ldrb	r3, [r7, #23]
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d105      	bne.n	80073c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073ba:	4b3c      	ldr	r3, [pc, #240]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80073bc:	69db      	ldr	r3, [r3, #28]
 80073be:	4a3b      	ldr	r2, [pc, #236]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80073c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 8087 	beq.w	80074de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073d0:	4b36      	ldr	r3, [pc, #216]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f003 030c 	and.w	r3, r3, #12
 80073d8:	2b08      	cmp	r3, #8
 80073da:	d061      	beq.n	80074a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	69db      	ldr	r3, [r3, #28]
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d146      	bne.n	8007472 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073e4:	4b33      	ldr	r3, [pc, #204]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 80073e6:	2200      	movs	r2, #0
 80073e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073ea:	f7ff f9c5 	bl	8006778 <HAL_GetTick>
 80073ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80073f0:	e008      	b.n	8007404 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073f2:	f7ff f9c1 	bl	8006778 <HAL_GetTick>
 80073f6:	4602      	mov	r2, r0
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	1ad3      	subs	r3, r2, r3
 80073fc:	2b02      	cmp	r3, #2
 80073fe:	d901      	bls.n	8007404 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8007400:	2303      	movs	r3, #3
 8007402:	e06d      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007404:	4b29      	ldr	r3, [pc, #164]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1f0      	bne.n	80073f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a1b      	ldr	r3, [r3, #32]
 8007414:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007418:	d108      	bne.n	800742c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800741a:	4b24      	ldr	r3, [pc, #144]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	4921      	ldr	r1, [pc, #132]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007428:	4313      	orrs	r3, r2
 800742a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800742c:	4b1f      	ldr	r3, [pc, #124]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	6a19      	ldr	r1, [r3, #32]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743c:	430b      	orrs	r3, r1
 800743e:	491b      	ldr	r1, [pc, #108]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007440:	4313      	orrs	r3, r2
 8007442:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007444:	4b1b      	ldr	r3, [pc, #108]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007446:	2201      	movs	r2, #1
 8007448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800744a:	f7ff f995 	bl	8006778 <HAL_GetTick>
 800744e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007450:	e008      	b.n	8007464 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007452:	f7ff f991 	bl	8006778 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	1ad3      	subs	r3, r2, r3
 800745c:	2b02      	cmp	r3, #2
 800745e:	d901      	bls.n	8007464 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e03d      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007464:	4b11      	ldr	r3, [pc, #68]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800746c:	2b00      	cmp	r3, #0
 800746e:	d0f0      	beq.n	8007452 <HAL_RCC_OscConfig+0x46a>
 8007470:	e035      	b.n	80074de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007472:	4b10      	ldr	r3, [pc, #64]	@ (80074b4 <HAL_RCC_OscConfig+0x4cc>)
 8007474:	2200      	movs	r2, #0
 8007476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007478:	f7ff f97e 	bl	8006778 <HAL_GetTick>
 800747c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007480:	f7ff f97a 	bl	8006778 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e026      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007492:	4b06      	ldr	r3, [pc, #24]	@ (80074ac <HAL_RCC_OscConfig+0x4c4>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f0      	bne.n	8007480 <HAL_RCC_OscConfig+0x498>
 800749e:	e01e      	b.n	80074de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	69db      	ldr	r3, [r3, #28]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d107      	bne.n	80074b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80074a8:	2301      	movs	r3, #1
 80074aa:	e019      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
 80074ac:	40021000 	.word	0x40021000
 80074b0:	40007000 	.word	0x40007000
 80074b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80074b8:	4b0b      	ldr	r3, [pc, #44]	@ (80074e8 <HAL_RCC_OscConfig+0x500>)
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d106      	bne.n	80074da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d001      	beq.n	80074de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e000      	b.n	80074e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3718      	adds	r7, #24
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	40021000 	.word	0x40021000

080074ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b084      	sub	sp, #16
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
 80074f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d101      	bne.n	8007500 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e0d0      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007500:	4b6a      	ldr	r3, [pc, #424]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0307 	and.w	r3, r3, #7
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	429a      	cmp	r2, r3
 800750c:	d910      	bls.n	8007530 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800750e:	4b67      	ldr	r3, [pc, #412]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f023 0207 	bic.w	r2, r3, #7
 8007516:	4965      	ldr	r1, [pc, #404]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	4313      	orrs	r3, r2
 800751c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800751e:	4b63      	ldr	r3, [pc, #396]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0307 	and.w	r3, r3, #7
 8007526:	683a      	ldr	r2, [r7, #0]
 8007528:	429a      	cmp	r2, r3
 800752a:	d001      	beq.n	8007530 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e0b8      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d020      	beq.n	800757e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0304 	and.w	r3, r3, #4
 8007544:	2b00      	cmp	r3, #0
 8007546:	d005      	beq.n	8007554 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007548:	4b59      	ldr	r3, [pc, #356]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	4a58      	ldr	r2, [pc, #352]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 800754e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007552:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d005      	beq.n	800756c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007560:	4b53      	ldr	r3, [pc, #332]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	4a52      	ldr	r2, [pc, #328]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007566:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800756a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800756c:	4b50      	ldr	r3, [pc, #320]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	494d      	ldr	r1, [pc, #308]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 800757a:	4313      	orrs	r3, r2
 800757c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0301 	and.w	r3, r3, #1
 8007586:	2b00      	cmp	r3, #0
 8007588:	d040      	beq.n	800760c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d107      	bne.n	80075a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007592:	4b47      	ldr	r3, [pc, #284]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d115      	bne.n	80075ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e07f      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d107      	bne.n	80075ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075aa:	4b41      	ldr	r3, [pc, #260]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d109      	bne.n	80075ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e073      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075ba:	4b3d      	ldr	r3, [pc, #244]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f003 0302 	and.w	r3, r3, #2
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e06b      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80075ca:	4b39      	ldr	r3, [pc, #228]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	f023 0203 	bic.w	r2, r3, #3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685b      	ldr	r3, [r3, #4]
 80075d6:	4936      	ldr	r1, [pc, #216]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 80075d8:	4313      	orrs	r3, r2
 80075da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80075dc:	f7ff f8cc 	bl	8006778 <HAL_GetTick>
 80075e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075e2:	e00a      	b.n	80075fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075e4:	f7ff f8c8 	bl	8006778 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e053      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075fa:	4b2d      	ldr	r3, [pc, #180]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 80075fc:	685b      	ldr	r3, [r3, #4]
 80075fe:	f003 020c 	and.w	r2, r3, #12
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	009b      	lsls	r3, r3, #2
 8007608:	429a      	cmp	r2, r3
 800760a:	d1eb      	bne.n	80075e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800760c:	4b27      	ldr	r3, [pc, #156]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f003 0307 	and.w	r3, r3, #7
 8007614:	683a      	ldr	r2, [r7, #0]
 8007616:	429a      	cmp	r2, r3
 8007618:	d210      	bcs.n	800763c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800761a:	4b24      	ldr	r3, [pc, #144]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f023 0207 	bic.w	r2, r3, #7
 8007622:	4922      	ldr	r1, [pc, #136]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	4313      	orrs	r3, r2
 8007628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800762a:	4b20      	ldr	r3, [pc, #128]	@ (80076ac <HAL_RCC_ClockConfig+0x1c0>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f003 0307 	and.w	r3, r3, #7
 8007632:	683a      	ldr	r2, [r7, #0]
 8007634:	429a      	cmp	r2, r3
 8007636:	d001      	beq.n	800763c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e032      	b.n	80076a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f003 0304 	and.w	r3, r3, #4
 8007644:	2b00      	cmp	r3, #0
 8007646:	d008      	beq.n	800765a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007648:	4b19      	ldr	r3, [pc, #100]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 800764a:	685b      	ldr	r3, [r3, #4]
 800764c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	4916      	ldr	r1, [pc, #88]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007656:	4313      	orrs	r3, r2
 8007658:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f003 0308 	and.w	r3, r3, #8
 8007662:	2b00      	cmp	r3, #0
 8007664:	d009      	beq.n	800767a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007666:	4b12      	ldr	r3, [pc, #72]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	691b      	ldr	r3, [r3, #16]
 8007672:	00db      	lsls	r3, r3, #3
 8007674:	490e      	ldr	r1, [pc, #56]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007676:	4313      	orrs	r3, r2
 8007678:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800767a:	f000 f821 	bl	80076c0 <HAL_RCC_GetSysClockFreq>
 800767e:	4602      	mov	r2, r0
 8007680:	4b0b      	ldr	r3, [pc, #44]	@ (80076b0 <HAL_RCC_ClockConfig+0x1c4>)
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	091b      	lsrs	r3, r3, #4
 8007686:	f003 030f 	and.w	r3, r3, #15
 800768a:	490a      	ldr	r1, [pc, #40]	@ (80076b4 <HAL_RCC_ClockConfig+0x1c8>)
 800768c:	5ccb      	ldrb	r3, [r1, r3]
 800768e:	fa22 f303 	lsr.w	r3, r2, r3
 8007692:	4a09      	ldr	r2, [pc, #36]	@ (80076b8 <HAL_RCC_ClockConfig+0x1cc>)
 8007694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007696:	4b09      	ldr	r3, [pc, #36]	@ (80076bc <HAL_RCC_ClockConfig+0x1d0>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4618      	mov	r0, r3
 800769c:	f7ff f82a 	bl	80066f4 <HAL_InitTick>

  return HAL_OK;
 80076a0:	2300      	movs	r3, #0
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3710      	adds	r7, #16
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	40022000 	.word	0x40022000
 80076b0:	40021000 	.word	0x40021000
 80076b4:	0800dfa4 	.word	0x0800dfa4
 80076b8:	20000000 	.word	0x20000000
 80076bc:	2000000c 	.word	0x2000000c

080076c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	2300      	movs	r3, #0
 80076cc:	60bb      	str	r3, [r7, #8]
 80076ce:	2300      	movs	r3, #0
 80076d0:	617b      	str	r3, [r7, #20]
 80076d2:	2300      	movs	r3, #0
 80076d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80076d6:	2300      	movs	r3, #0
 80076d8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80076da:	4b1e      	ldr	r3, [pc, #120]	@ (8007754 <HAL_RCC_GetSysClockFreq+0x94>)
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f003 030c 	and.w	r3, r3, #12
 80076e6:	2b04      	cmp	r3, #4
 80076e8:	d002      	beq.n	80076f0 <HAL_RCC_GetSysClockFreq+0x30>
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d003      	beq.n	80076f6 <HAL_RCC_GetSysClockFreq+0x36>
 80076ee:	e027      	b.n	8007740 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80076f0:	4b19      	ldr	r3, [pc, #100]	@ (8007758 <HAL_RCC_GetSysClockFreq+0x98>)
 80076f2:	613b      	str	r3, [r7, #16]
      break;
 80076f4:	e027      	b.n	8007746 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	0c9b      	lsrs	r3, r3, #18
 80076fa:	f003 030f 	and.w	r3, r3, #15
 80076fe:	4a17      	ldr	r2, [pc, #92]	@ (800775c <HAL_RCC_GetSysClockFreq+0x9c>)
 8007700:	5cd3      	ldrb	r3, [r2, r3]
 8007702:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800770a:	2b00      	cmp	r3, #0
 800770c:	d010      	beq.n	8007730 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800770e:	4b11      	ldr	r3, [pc, #68]	@ (8007754 <HAL_RCC_GetSysClockFreq+0x94>)
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	0c5b      	lsrs	r3, r3, #17
 8007714:	f003 0301 	and.w	r3, r3, #1
 8007718:	4a11      	ldr	r2, [pc, #68]	@ (8007760 <HAL_RCC_GetSysClockFreq+0xa0>)
 800771a:	5cd3      	ldrb	r3, [r2, r3]
 800771c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a0d      	ldr	r2, [pc, #52]	@ (8007758 <HAL_RCC_GetSysClockFreq+0x98>)
 8007722:	fb03 f202 	mul.w	r2, r3, r2
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	fbb2 f3f3 	udiv	r3, r2, r3
 800772c:	617b      	str	r3, [r7, #20]
 800772e:	e004      	b.n	800773a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a0c      	ldr	r2, [pc, #48]	@ (8007764 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007734:	fb02 f303 	mul.w	r3, r2, r3
 8007738:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	613b      	str	r3, [r7, #16]
      break;
 800773e:	e002      	b.n	8007746 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007740:	4b05      	ldr	r3, [pc, #20]	@ (8007758 <HAL_RCC_GetSysClockFreq+0x98>)
 8007742:	613b      	str	r3, [r7, #16]
      break;
 8007744:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007746:	693b      	ldr	r3, [r7, #16]
}
 8007748:	4618      	mov	r0, r3
 800774a:	371c      	adds	r7, #28
 800774c:	46bd      	mov	sp, r7
 800774e:	bc80      	pop	{r7}
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	40021000 	.word	0x40021000
 8007758:	007a1200 	.word	0x007a1200
 800775c:	08010f3c 	.word	0x08010f3c
 8007760:	08010f4c 	.word	0x08010f4c
 8007764:	003d0900 	.word	0x003d0900

08007768 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007768:	b480      	push	{r7}
 800776a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800776c:	4b02      	ldr	r3, [pc, #8]	@ (8007778 <HAL_RCC_GetHCLKFreq+0x10>)
 800776e:	681b      	ldr	r3, [r3, #0]
}
 8007770:	4618      	mov	r0, r3
 8007772:	46bd      	mov	sp, r7
 8007774:	bc80      	pop	{r7}
 8007776:	4770      	bx	lr
 8007778:	20000000 	.word	0x20000000

0800777c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007780:	f7ff fff2 	bl	8007768 <HAL_RCC_GetHCLKFreq>
 8007784:	4602      	mov	r2, r0
 8007786:	4b05      	ldr	r3, [pc, #20]	@ (800779c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	0a1b      	lsrs	r3, r3, #8
 800778c:	f003 0307 	and.w	r3, r3, #7
 8007790:	4903      	ldr	r1, [pc, #12]	@ (80077a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007792:	5ccb      	ldrb	r3, [r1, r3]
 8007794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007798:	4618      	mov	r0, r3
 800779a:	bd80      	pop	{r7, pc}
 800779c:	40021000 	.word	0x40021000
 80077a0:	0800dfb4 	.word	0x0800dfb4

080077a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80077a8:	f7ff ffde 	bl	8007768 <HAL_RCC_GetHCLKFreq>
 80077ac:	4602      	mov	r2, r0
 80077ae:	4b05      	ldr	r3, [pc, #20]	@ (80077c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	0adb      	lsrs	r3, r3, #11
 80077b4:	f003 0307 	and.w	r3, r3, #7
 80077b8:	4903      	ldr	r1, [pc, #12]	@ (80077c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077ba:	5ccb      	ldrb	r3, [r1, r3]
 80077bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	40021000 	.word	0x40021000
 80077c8:	0800dfb4 	.word	0x0800dfb4

080077cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80077d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007800 <RCC_Delay+0x34>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a0a      	ldr	r2, [pc, #40]	@ (8007804 <RCC_Delay+0x38>)
 80077da:	fba2 2303 	umull	r2, r3, r2, r3
 80077de:	0a5b      	lsrs	r3, r3, #9
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	fb02 f303 	mul.w	r3, r2, r3
 80077e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80077e8:	bf00      	nop
  }
  while (Delay --);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	1e5a      	subs	r2, r3, #1
 80077ee:	60fa      	str	r2, [r7, #12]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d1f9      	bne.n	80077e8 <RCC_Delay+0x1c>
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	3714      	adds	r7, #20
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bc80      	pop	{r7}
 80077fe:	4770      	bx	lr
 8007800:	20000000 	.word	0x20000000
 8007804:	10624dd3 	.word	0x10624dd3

08007808 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d004      	beq.n	8007824 <HAL_SRAM_Init+0x1c>
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007822:	d101      	bne.n	8007828 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007824:	2301      	movs	r3, #1
 8007826:	e038      	b.n	800789a <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b00      	cmp	r3, #0
 8007832:	d106      	bne.n	8007842 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800783c:	68f8      	ldr	r0, [r7, #12]
 800783e:	f7f9 fd85 	bl	800134c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3308      	adds	r3, #8
 800784a:	4619      	mov	r1, r3
 800784c:	4610      	mov	r0, r2
 800784e:	f001 fe81 	bl	8009554 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	6818      	ldr	r0, [r3, #0]
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	461a      	mov	r2, r3
 800785c:	68b9      	ldr	r1, [r7, #8]
 800785e:	f001 fee3 	bl	8009628 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	6858      	ldr	r0, [r3, #4]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	689a      	ldr	r2, [r3, #8]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800786e:	6879      	ldr	r1, [r7, #4]
 8007870:	f001 ff0e 	bl	8009690 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68fa      	ldr	r2, [r7, #12]
 800787a:	6892      	ldr	r2, [r2, #8]
 800787c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	6892      	ldr	r2, [r2, #8]
 8007888:	f041 0101 	orr.w	r1, r1, #1
 800788c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8007898:	2300      	movs	r3, #0
}
 800789a:	4618      	mov	r0, r3
 800789c:	3710      	adds	r7, #16
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}

080078a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80078a2:	b580      	push	{r7, lr}
 80078a4:	b082      	sub	sp, #8
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d101      	bne.n	80078b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	e041      	b.n	8007938 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d106      	bne.n	80078ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f7fb f84d 	bl	8002968 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2202      	movs	r2, #2
 80078d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	3304      	adds	r3, #4
 80078de:	4619      	mov	r1, r3
 80078e0:	4610      	mov	r0, r2
 80078e2:	f000 ff41 	bl	8008768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2201      	movs	r2, #1
 80078ea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	2201      	movs	r2, #1
 80078fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2201      	movs	r2, #1
 8007902:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2201      	movs	r2, #1
 800790a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2201      	movs	r2, #1
 800791a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2201      	movs	r2, #1
 8007922:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3708      	adds	r7, #8
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800794e:	b2db      	uxtb	r3, r3
 8007950:	2b01      	cmp	r3, #1
 8007952:	d001      	beq.n	8007958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007954:	2301      	movs	r3, #1
 8007956:	e044      	b.n	80079e2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	68da      	ldr	r2, [r3, #12]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f042 0201 	orr.w	r2, r2, #1
 800796e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a1d      	ldr	r2, [pc, #116]	@ (80079ec <HAL_TIM_Base_Start_IT+0xac>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d018      	beq.n	80079ac <HAL_TIM_Base_Start_IT+0x6c>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a1c      	ldr	r2, [pc, #112]	@ (80079f0 <HAL_TIM_Base_Start_IT+0xb0>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d013      	beq.n	80079ac <HAL_TIM_Base_Start_IT+0x6c>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800798c:	d00e      	beq.n	80079ac <HAL_TIM_Base_Start_IT+0x6c>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a18      	ldr	r2, [pc, #96]	@ (80079f4 <HAL_TIM_Base_Start_IT+0xb4>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d009      	beq.n	80079ac <HAL_TIM_Base_Start_IT+0x6c>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a16      	ldr	r2, [pc, #88]	@ (80079f8 <HAL_TIM_Base_Start_IT+0xb8>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d004      	beq.n	80079ac <HAL_TIM_Base_Start_IT+0x6c>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	4a15      	ldr	r2, [pc, #84]	@ (80079fc <HAL_TIM_Base_Start_IT+0xbc>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d111      	bne.n	80079d0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 0307 	and.w	r3, r3, #7
 80079b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2b06      	cmp	r3, #6
 80079bc:	d010      	beq.n	80079e0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f042 0201 	orr.w	r2, r2, #1
 80079cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ce:	e007      	b.n	80079e0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f042 0201 	orr.w	r2, r2, #1
 80079de:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bc80      	pop	{r7}
 80079ea:	4770      	bx	lr
 80079ec:	40012c00 	.word	0x40012c00
 80079f0:	40013400 	.word	0x40013400
 80079f4:	40000400 	.word	0x40000400
 80079f8:	40000800 	.word	0x40000800
 80079fc:	40000c00 	.word	0x40000c00

08007a00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b082      	sub	sp, #8
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d101      	bne.n	8007a12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	e041      	b.n	8007a96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d106      	bne.n	8007a2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f839 	bl	8007a9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2202      	movs	r2, #2
 8007a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	3304      	adds	r3, #4
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	4610      	mov	r0, r2
 8007a40:	f000 fe92 	bl	8008768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2201      	movs	r2, #1
 8007a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2201      	movs	r2, #1
 8007a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2201      	movs	r2, #1
 8007a88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007a9e:	b480      	push	{r7}
 8007aa0:	b083      	sub	sp, #12
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007aa6:	bf00      	nop
 8007aa8:	370c      	adds	r7, #12
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bc80      	pop	{r7}
 8007aae:	4770      	bx	lr

08007ab0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d109      	bne.n	8007ad4 <HAL_TIM_PWM_Start+0x24>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	bf14      	ite	ne
 8007acc:	2301      	movne	r3, #1
 8007ace:	2300      	moveq	r3, #0
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	e022      	b.n	8007b1a <HAL_TIM_PWM_Start+0x6a>
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	2b04      	cmp	r3, #4
 8007ad8:	d109      	bne.n	8007aee <HAL_TIM_PWM_Start+0x3e>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	bf14      	ite	ne
 8007ae6:	2301      	movne	r3, #1
 8007ae8:	2300      	moveq	r3, #0
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	e015      	b.n	8007b1a <HAL_TIM_PWM_Start+0x6a>
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	2b08      	cmp	r3, #8
 8007af2:	d109      	bne.n	8007b08 <HAL_TIM_PWM_Start+0x58>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	bf14      	ite	ne
 8007b00:	2301      	movne	r3, #1
 8007b02:	2300      	moveq	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	e008      	b.n	8007b1a <HAL_TIM_PWM_Start+0x6a>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	bf14      	ite	ne
 8007b14:	2301      	movne	r3, #1
 8007b16:	2300      	moveq	r3, #0
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e072      	b.n	8007c08 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d104      	bne.n	8007b32 <HAL_TIM_PWM_Start+0x82>
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b30:	e013      	b.n	8007b5a <HAL_TIM_PWM_Start+0xaa>
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d104      	bne.n	8007b42 <HAL_TIM_PWM_Start+0x92>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2202      	movs	r2, #2
 8007b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b40:	e00b      	b.n	8007b5a <HAL_TIM_PWM_Start+0xaa>
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	2b08      	cmp	r3, #8
 8007b46:	d104      	bne.n	8007b52 <HAL_TIM_PWM_Start+0xa2>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b50:	e003      	b.n	8007b5a <HAL_TIM_PWM_Start+0xaa>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2202      	movs	r2, #2
 8007b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	6839      	ldr	r1, [r7, #0]
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 f9d5 	bl	8008f12 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a28      	ldr	r2, [pc, #160]	@ (8007c10 <HAL_TIM_PWM_Start+0x160>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d004      	beq.n	8007b7c <HAL_TIM_PWM_Start+0xcc>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a27      	ldr	r2, [pc, #156]	@ (8007c14 <HAL_TIM_PWM_Start+0x164>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d101      	bne.n	8007b80 <HAL_TIM_PWM_Start+0xd0>
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e000      	b.n	8007b82 <HAL_TIM_PWM_Start+0xd2>
 8007b80:	2300      	movs	r3, #0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d007      	beq.n	8007b96 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a1d      	ldr	r2, [pc, #116]	@ (8007c10 <HAL_TIM_PWM_Start+0x160>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d018      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x122>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a1b      	ldr	r2, [pc, #108]	@ (8007c14 <HAL_TIM_PWM_Start+0x164>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d013      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x122>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bb2:	d00e      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x122>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a17      	ldr	r2, [pc, #92]	@ (8007c18 <HAL_TIM_PWM_Start+0x168>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d009      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x122>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a16      	ldr	r2, [pc, #88]	@ (8007c1c <HAL_TIM_PWM_Start+0x16c>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d004      	beq.n	8007bd2 <HAL_TIM_PWM_Start+0x122>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a14      	ldr	r2, [pc, #80]	@ (8007c20 <HAL_TIM_PWM_Start+0x170>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d111      	bne.n	8007bf6 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f003 0307 	and.w	r3, r3, #7
 8007bdc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2b06      	cmp	r3, #6
 8007be2:	d010      	beq.n	8007c06 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f042 0201 	orr.w	r2, r2, #1
 8007bf2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bf4:	e007      	b.n	8007c06 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f042 0201 	orr.w	r2, r2, #1
 8007c04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c06:	2300      	movs	r3, #0
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3710      	adds	r7, #16
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	40012c00 	.word	0x40012c00
 8007c14:	40013400 	.word	0x40013400
 8007c18:	40000400 	.word	0x40000400
 8007c1c:	40000800 	.word	0x40000800
 8007c20:	40000c00 	.word	0x40000c00

08007c24 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d101      	bne.n	8007c36 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007c32:	2301      	movs	r3, #1
 8007c34:	e041      	b.n	8007cba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d106      	bne.n	8007c50 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2200      	movs	r2, #0
 8007c46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f839 	bl	8007cc2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2202      	movs	r2, #2
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4619      	mov	r1, r3
 8007c62:	4610      	mov	r0, r2
 8007c64:	f000 fd80 	bl	8008768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cb8:	2300      	movs	r3, #0
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3708      	adds	r7, #8
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}

08007cc2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007cc2:	b480      	push	{r7}
 8007cc4:	b083      	sub	sp, #12
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007cca:	bf00      	nop
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bc80      	pop	{r7}
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b084      	sub	sp, #16
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d104      	bne.n	8007cf2 <HAL_TIM_IC_Start_IT+0x1e>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	e013      	b.n	8007d1a <HAL_TIM_IC_Start_IT+0x46>
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	2b04      	cmp	r3, #4
 8007cf6:	d104      	bne.n	8007d02 <HAL_TIM_IC_Start_IT+0x2e>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	e00b      	b.n	8007d1a <HAL_TIM_IC_Start_IT+0x46>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d104      	bne.n	8007d12 <HAL_TIM_IC_Start_IT+0x3e>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	e003      	b.n	8007d1a <HAL_TIM_IC_Start_IT+0x46>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d104      	bne.n	8007d2c <HAL_TIM_IC_Start_IT+0x58>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	e013      	b.n	8007d54 <HAL_TIM_IC_Start_IT+0x80>
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	2b04      	cmp	r3, #4
 8007d30:	d104      	bne.n	8007d3c <HAL_TIM_IC_Start_IT+0x68>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	e00b      	b.n	8007d54 <HAL_TIM_IC_Start_IT+0x80>
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	2b08      	cmp	r3, #8
 8007d40:	d104      	bne.n	8007d4c <HAL_TIM_IC_Start_IT+0x78>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	e003      	b.n	8007d54 <HAL_TIM_IC_Start_IT+0x80>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d52:	b2db      	uxtb	r3, r3
 8007d54:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d56:	7bbb      	ldrb	r3, [r7, #14]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d102      	bne.n	8007d62 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d5c:	7b7b      	ldrb	r3, [r7, #13]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d001      	beq.n	8007d66 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	e0c2      	b.n	8007eec <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d104      	bne.n	8007d76 <HAL_TIM_IC_Start_IT+0xa2>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2202      	movs	r2, #2
 8007d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d74:	e013      	b.n	8007d9e <HAL_TIM_IC_Start_IT+0xca>
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	2b04      	cmp	r3, #4
 8007d7a:	d104      	bne.n	8007d86 <HAL_TIM_IC_Start_IT+0xb2>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d84:	e00b      	b.n	8007d9e <HAL_TIM_IC_Start_IT+0xca>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b08      	cmp	r3, #8
 8007d8a:	d104      	bne.n	8007d96 <HAL_TIM_IC_Start_IT+0xc2>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2202      	movs	r2, #2
 8007d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d94:	e003      	b.n	8007d9e <HAL_TIM_IC_Start_IT+0xca>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d104      	bne.n	8007dae <HAL_TIM_IC_Start_IT+0xda>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2202      	movs	r2, #2
 8007da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007dac:	e013      	b.n	8007dd6 <HAL_TIM_IC_Start_IT+0x102>
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	2b04      	cmp	r3, #4
 8007db2:	d104      	bne.n	8007dbe <HAL_TIM_IC_Start_IT+0xea>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2202      	movs	r2, #2
 8007db8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dbc:	e00b      	b.n	8007dd6 <HAL_TIM_IC_Start_IT+0x102>
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b08      	cmp	r3, #8
 8007dc2:	d104      	bne.n	8007dce <HAL_TIM_IC_Start_IT+0xfa>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dcc:	e003      	b.n	8007dd6 <HAL_TIM_IC_Start_IT+0x102>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2202      	movs	r2, #2
 8007dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	2b0c      	cmp	r3, #12
 8007dda:	d841      	bhi.n	8007e60 <HAL_TIM_IC_Start_IT+0x18c>
 8007ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8007de4 <HAL_TIM_IC_Start_IT+0x110>)
 8007dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007de2:	bf00      	nop
 8007de4:	08007e19 	.word	0x08007e19
 8007de8:	08007e61 	.word	0x08007e61
 8007dec:	08007e61 	.word	0x08007e61
 8007df0:	08007e61 	.word	0x08007e61
 8007df4:	08007e2b 	.word	0x08007e2b
 8007df8:	08007e61 	.word	0x08007e61
 8007dfc:	08007e61 	.word	0x08007e61
 8007e00:	08007e61 	.word	0x08007e61
 8007e04:	08007e3d 	.word	0x08007e3d
 8007e08:	08007e61 	.word	0x08007e61
 8007e0c:	08007e61 	.word	0x08007e61
 8007e10:	08007e61 	.word	0x08007e61
 8007e14:	08007e4f 	.word	0x08007e4f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68da      	ldr	r2, [r3, #12]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f042 0202 	orr.w	r2, r2, #2
 8007e26:	60da      	str	r2, [r3, #12]
      break;
 8007e28:	e01d      	b.n	8007e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	68da      	ldr	r2, [r3, #12]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f042 0204 	orr.w	r2, r2, #4
 8007e38:	60da      	str	r2, [r3, #12]
      break;
 8007e3a:	e014      	b.n	8007e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	68da      	ldr	r2, [r3, #12]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f042 0208 	orr.w	r2, r2, #8
 8007e4a:	60da      	str	r2, [r3, #12]
      break;
 8007e4c:	e00b      	b.n	8007e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68da      	ldr	r2, [r3, #12]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f042 0210 	orr.w	r2, r2, #16
 8007e5c:	60da      	str	r2, [r3, #12]
      break;
 8007e5e:	e002      	b.n	8007e66 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	73fb      	strb	r3, [r7, #15]
      break;
 8007e64:	bf00      	nop
  }

  if (status == HAL_OK)
 8007e66:	7bfb      	ldrb	r3, [r7, #15]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d13e      	bne.n	8007eea <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2201      	movs	r2, #1
 8007e72:	6839      	ldr	r1, [r7, #0]
 8007e74:	4618      	mov	r0, r3
 8007e76:	f001 f84c 	bl	8008f12 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8007ef4 <HAL_TIM_IC_Start_IT+0x220>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d018      	beq.n	8007eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a1b      	ldr	r2, [pc, #108]	@ (8007ef8 <HAL_TIM_IC_Start_IT+0x224>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d013      	beq.n	8007eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e96:	d00e      	beq.n	8007eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a17      	ldr	r2, [pc, #92]	@ (8007efc <HAL_TIM_IC_Start_IT+0x228>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d009      	beq.n	8007eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a16      	ldr	r2, [pc, #88]	@ (8007f00 <HAL_TIM_IC_Start_IT+0x22c>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d004      	beq.n	8007eb6 <HAL_TIM_IC_Start_IT+0x1e2>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a14      	ldr	r2, [pc, #80]	@ (8007f04 <HAL_TIM_IC_Start_IT+0x230>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d111      	bne.n	8007eda <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f003 0307 	and.w	r3, r3, #7
 8007ec0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	2b06      	cmp	r3, #6
 8007ec6:	d010      	beq.n	8007eea <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 0201 	orr.w	r2, r2, #1
 8007ed6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ed8:	e007      	b.n	8007eea <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681a      	ldr	r2, [r3, #0]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f042 0201 	orr.w	r2, r2, #1
 8007ee8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	40012c00 	.word	0x40012c00
 8007ef8:	40013400 	.word	0x40013400
 8007efc:	40000400 	.word	0x40000400
 8007f00:	40000800 	.word	0x40000800
 8007f04:	40000c00 	.word	0x40000c00

08007f08 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d101      	bne.n	8007f1c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e093      	b.n	8008044 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007f22:	b2db      	uxtb	r3, r3
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d106      	bne.n	8007f36 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f7fa fd91 	bl	8002a58 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2202      	movs	r2, #2
 8007f3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	6812      	ldr	r2, [r2, #0]
 8007f48:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f4c:	f023 0307 	bic.w	r3, r3, #7
 8007f50:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	3304      	adds	r3, #4
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	f000 fc03 	bl	8008768 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	6a1b      	ldr	r3, [r3, #32]
 8007f78:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	697a      	ldr	r2, [r7, #20]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f8a:	f023 0303 	bic.w	r3, r3, #3
 8007f8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	689a      	ldr	r2, [r3, #8]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	021b      	lsls	r3, r3, #8
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	693a      	ldr	r2, [r7, #16]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007fa8:	f023 030c 	bic.w	r3, r3, #12
 8007fac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007fb4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	69db      	ldr	r3, [r3, #28]
 8007fc2:	021b      	lsls	r3, r3, #8
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	693a      	ldr	r2, [r7, #16]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	691b      	ldr	r3, [r3, #16]
 8007fd0:	011a      	lsls	r2, r3, #4
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	031b      	lsls	r3, r3, #12
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	693a      	ldr	r2, [r7, #16]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007fe6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	685a      	ldr	r2, [r3, #4]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	695b      	ldr	r3, [r3, #20]
 8007ff0:	011b      	lsls	r3, r3, #4
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	693a      	ldr	r2, [r7, #16]
 8008008:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2201      	movs	r2, #1
 800803e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	3718      	adds	r7, #24
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	691b      	ldr	r3, [r3, #16]
 800805a:	f003 0302 	and.w	r3, r3, #2
 800805e:	2b02      	cmp	r3, #2
 8008060:	d122      	bne.n	80080a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68db      	ldr	r3, [r3, #12]
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b02      	cmp	r3, #2
 800806e:	d11b      	bne.n	80080a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f06f 0202 	mvn.w	r2, #2
 8008078:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2201      	movs	r2, #1
 800807e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	f003 0303 	and.w	r3, r3, #3
 800808a:	2b00      	cmp	r3, #0
 800808c:	d003      	beq.n	8008096 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800808e:	6878      	ldr	r0, [r7, #4]
 8008090:	f7fe fa18 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 8008094:	e005      	b.n	80080a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fb4a 	bl	8008730 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 fb50 	bl	8008742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2200      	movs	r2, #0
 80080a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	f003 0304 	and.w	r3, r3, #4
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d122      	bne.n	80080fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f003 0304 	and.w	r3, r3, #4
 80080c0:	2b04      	cmp	r3, #4
 80080c2:	d11b      	bne.n	80080fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	f06f 0204 	mvn.w	r2, #4
 80080cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2202      	movs	r2, #2
 80080d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	699b      	ldr	r3, [r3, #24]
 80080da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d003      	beq.n	80080ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	f7fe f9ee 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 80080e8:	e005      	b.n	80080f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fb20 	bl	8008730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fb26 	bl	8008742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	691b      	ldr	r3, [r3, #16]
 8008102:	f003 0308 	and.w	r3, r3, #8
 8008106:	2b08      	cmp	r3, #8
 8008108:	d122      	bne.n	8008150 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	f003 0308 	and.w	r3, r3, #8
 8008114:	2b08      	cmp	r3, #8
 8008116:	d11b      	bne.n	8008150 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f06f 0208 	mvn.w	r2, #8
 8008120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2204      	movs	r2, #4
 8008126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	69db      	ldr	r3, [r3, #28]
 800812e:	f003 0303 	and.w	r3, r3, #3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d003      	beq.n	800813e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f7fe f9c4 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 800813c:	e005      	b.n	800814a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 faf6 	bl	8008730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fafc 	bl	8008742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	f003 0310 	and.w	r3, r3, #16
 800815a:	2b10      	cmp	r3, #16
 800815c:	d122      	bne.n	80081a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68db      	ldr	r3, [r3, #12]
 8008164:	f003 0310 	and.w	r3, r3, #16
 8008168:	2b10      	cmp	r3, #16
 800816a:	d11b      	bne.n	80081a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f06f 0210 	mvn.w	r2, #16
 8008174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2208      	movs	r2, #8
 800817a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f7fe f99a 	bl	80064c4 <HAL_TIM_IC_CaptureCallback>
 8008190:	e005      	b.n	800819e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 facc 	bl	8008730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f000 fad2 	bl	8008742 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	f003 0301 	and.w	r3, r3, #1
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d10e      	bne.n	80081d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	f003 0301 	and.w	r3, r3, #1
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d107      	bne.n	80081d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f06f 0201 	mvn.w	r2, #1
 80081c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f7fa f830 	bl	8002230 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081da:	2b80      	cmp	r3, #128	@ 0x80
 80081dc:	d10e      	bne.n	80081fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	68db      	ldr	r3, [r3, #12]
 80081e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081e8:	2b80      	cmp	r3, #128	@ 0x80
 80081ea:	d107      	bne.n	80081fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80081f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 ff76 	bl	80090e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008206:	2b40      	cmp	r3, #64	@ 0x40
 8008208:	d10e      	bne.n	8008228 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68db      	ldr	r3, [r3, #12]
 8008210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008214:	2b40      	cmp	r3, #64	@ 0x40
 8008216:	d107      	bne.n	8008228 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 fa96 	bl	8008754 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	691b      	ldr	r3, [r3, #16]
 800822e:	f003 0320 	and.w	r3, r3, #32
 8008232:	2b20      	cmp	r3, #32
 8008234:	d10e      	bne.n	8008254 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f003 0320 	and.w	r3, r3, #32
 8008240:	2b20      	cmp	r3, #32
 8008242:	d107      	bne.n	8008254 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f06f 0220 	mvn.w	r2, #32
 800824c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 ff41 	bl	80090d6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008254:	bf00      	nop
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b086      	sub	sp, #24
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008268:	2300      	movs	r3, #0
 800826a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008272:	2b01      	cmp	r3, #1
 8008274:	d101      	bne.n	800827a <HAL_TIM_IC_ConfigChannel+0x1e>
 8008276:	2302      	movs	r3, #2
 8008278:	e088      	b.n	800838c <HAL_TIM_IC_ConfigChannel+0x130>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d11b      	bne.n	80082c0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008298:	f000 fc8c 	bl	8008bb4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	699a      	ldr	r2, [r3, #24]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f022 020c 	bic.w	r2, r2, #12
 80082aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6999      	ldr	r1, [r3, #24]
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	689a      	ldr	r2, [r3, #8]
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	430a      	orrs	r2, r1
 80082bc:	619a      	str	r2, [r3, #24]
 80082be:	e060      	b.n	8008382 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2b04      	cmp	r3, #4
 80082c4:	d11c      	bne.n	8008300 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80082d6:	f000 fd01 	bl	8008cdc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	699a      	ldr	r2, [r3, #24]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80082e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6999      	ldr	r1, [r3, #24]
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	021a      	lsls	r2, r3, #8
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	619a      	str	r2, [r3, #24]
 80082fe:	e040      	b.n	8008382 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b08      	cmp	r3, #8
 8008304:	d11b      	bne.n	800833e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008316:	f000 fd4c 	bl	8008db2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f022 020c 	bic.w	r2, r2, #12
 8008328:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	69d9      	ldr	r1, [r3, #28]
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	689a      	ldr	r2, [r3, #8]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	61da      	str	r2, [r3, #28]
 800833c:	e021      	b.n	8008382 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2b0c      	cmp	r3, #12
 8008342:	d11c      	bne.n	800837e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800834c:	68bb      	ldr	r3, [r7, #8]
 800834e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008354:	f000 fd68 	bl	8008e28 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	69da      	ldr	r2, [r3, #28]
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008366:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	69d9      	ldr	r1, [r3, #28]
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	021a      	lsls	r2, r3, #8
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	430a      	orrs	r2, r1
 800837a:	61da      	str	r2, [r3, #28]
 800837c:	e001      	b.n	8008382 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800838a:	7dfb      	ldrb	r3, [r7, #23]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3718      	adds	r7, #24
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b086      	sub	sp, #24
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083a0:	2300      	movs	r3, #0
 80083a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d101      	bne.n	80083b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80083ae:	2302      	movs	r3, #2
 80083b0:	e0ae      	b.n	8008510 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b0c      	cmp	r3, #12
 80083be:	f200 809f 	bhi.w	8008500 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80083c2:	a201      	add	r2, pc, #4	@ (adr r2, 80083c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80083c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c8:	080083fd 	.word	0x080083fd
 80083cc:	08008501 	.word	0x08008501
 80083d0:	08008501 	.word	0x08008501
 80083d4:	08008501 	.word	0x08008501
 80083d8:	0800843d 	.word	0x0800843d
 80083dc:	08008501 	.word	0x08008501
 80083e0:	08008501 	.word	0x08008501
 80083e4:	08008501 	.word	0x08008501
 80083e8:	0800847f 	.word	0x0800847f
 80083ec:	08008501 	.word	0x08008501
 80083f0:	08008501 	.word	0x08008501
 80083f4:	08008501 	.word	0x08008501
 80083f8:	080084bf 	.word	0x080084bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68b9      	ldr	r1, [r7, #8]
 8008402:	4618      	mov	r0, r3
 8008404:	f000 fa2a 	bl	800885c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	699a      	ldr	r2, [r3, #24]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f042 0208 	orr.w	r2, r2, #8
 8008416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	699a      	ldr	r2, [r3, #24]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f022 0204 	bic.w	r2, r2, #4
 8008426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	6999      	ldr	r1, [r3, #24]
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	691a      	ldr	r2, [r3, #16]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	430a      	orrs	r2, r1
 8008438:	619a      	str	r2, [r3, #24]
      break;
 800843a:	e064      	b.n	8008506 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	68b9      	ldr	r1, [r7, #8]
 8008442:	4618      	mov	r0, r3
 8008444:	f000 fa7a 	bl	800893c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	699a      	ldr	r2, [r3, #24]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008456:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	699a      	ldr	r2, [r3, #24]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008466:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6999      	ldr	r1, [r3, #24]
 800846e:	68bb      	ldr	r3, [r7, #8]
 8008470:	691b      	ldr	r3, [r3, #16]
 8008472:	021a      	lsls	r2, r3, #8
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	430a      	orrs	r2, r1
 800847a:	619a      	str	r2, [r3, #24]
      break;
 800847c:	e043      	b.n	8008506 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68b9      	ldr	r1, [r7, #8]
 8008484:	4618      	mov	r0, r3
 8008486:	f000 facd 	bl	8008a24 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	69da      	ldr	r2, [r3, #28]
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f042 0208 	orr.w	r2, r2, #8
 8008498:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	69da      	ldr	r2, [r3, #28]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f022 0204 	bic.w	r2, r2, #4
 80084a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	69d9      	ldr	r1, [r3, #28]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	691a      	ldr	r2, [r3, #16]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	430a      	orrs	r2, r1
 80084ba:	61da      	str	r2, [r3, #28]
      break;
 80084bc:	e023      	b.n	8008506 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68b9      	ldr	r1, [r7, #8]
 80084c4:	4618      	mov	r0, r3
 80084c6:	f000 fb21 	bl	8008b0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	69da      	ldr	r2, [r3, #28]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	69da      	ldr	r2, [r3, #28]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	69d9      	ldr	r1, [r3, #28]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	691b      	ldr	r3, [r3, #16]
 80084f4:	021a      	lsls	r2, r3, #8
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	430a      	orrs	r2, r1
 80084fc:	61da      	str	r2, [r3, #28]
      break;
 80084fe:	e002      	b.n	8008506 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	75fb      	strb	r3, [r7, #23]
      break;
 8008504:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2200      	movs	r2, #0
 800850a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800850e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}

08008518 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
 8008520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800852c:	2b01      	cmp	r3, #1
 800852e:	d101      	bne.n	8008534 <HAL_TIM_ConfigClockSource+0x1c>
 8008530:	2302      	movs	r3, #2
 8008532:	e0b4      	b.n	800869e <HAL_TIM_ConfigClockSource+0x186>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008552:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800855a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	68ba      	ldr	r2, [r7, #8]
 8008562:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800856c:	d03e      	beq.n	80085ec <HAL_TIM_ConfigClockSource+0xd4>
 800856e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008572:	f200 8087 	bhi.w	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 8008576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800857a:	f000 8086 	beq.w	800868a <HAL_TIM_ConfigClockSource+0x172>
 800857e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008582:	d87f      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 8008584:	2b70      	cmp	r3, #112	@ 0x70
 8008586:	d01a      	beq.n	80085be <HAL_TIM_ConfigClockSource+0xa6>
 8008588:	2b70      	cmp	r3, #112	@ 0x70
 800858a:	d87b      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 800858c:	2b60      	cmp	r3, #96	@ 0x60
 800858e:	d050      	beq.n	8008632 <HAL_TIM_ConfigClockSource+0x11a>
 8008590:	2b60      	cmp	r3, #96	@ 0x60
 8008592:	d877      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 8008594:	2b50      	cmp	r3, #80	@ 0x50
 8008596:	d03c      	beq.n	8008612 <HAL_TIM_ConfigClockSource+0xfa>
 8008598:	2b50      	cmp	r3, #80	@ 0x50
 800859a:	d873      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 800859c:	2b40      	cmp	r3, #64	@ 0x40
 800859e:	d058      	beq.n	8008652 <HAL_TIM_ConfigClockSource+0x13a>
 80085a0:	2b40      	cmp	r3, #64	@ 0x40
 80085a2:	d86f      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 80085a4:	2b30      	cmp	r3, #48	@ 0x30
 80085a6:	d064      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x15a>
 80085a8:	2b30      	cmp	r3, #48	@ 0x30
 80085aa:	d86b      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 80085ac:	2b20      	cmp	r3, #32
 80085ae:	d060      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x15a>
 80085b0:	2b20      	cmp	r3, #32
 80085b2:	d867      	bhi.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d05c      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x15a>
 80085b8:	2b10      	cmp	r3, #16
 80085ba:	d05a      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x15a>
 80085bc:	e062      	b.n	8008684 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80085ce:	f000 fc81 	bl	8008ed4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80085e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	609a      	str	r2, [r3, #8]
      break;
 80085ea:	e04f      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80085fc:	f000 fc6a 	bl	8008ed4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	689a      	ldr	r2, [r3, #8]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800860e:	609a      	str	r2, [r3, #8]
      break;
 8008610:	e03c      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800861e:	461a      	mov	r2, r3
 8008620:	f000 fb2e 	bl	8008c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2150      	movs	r1, #80	@ 0x50
 800862a:	4618      	mov	r0, r3
 800862c:	f000 fc38 	bl	8008ea0 <TIM_ITRx_SetConfig>
      break;
 8008630:	e02c      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800863e:	461a      	mov	r2, r3
 8008640:	f000 fb88 	bl	8008d54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2160      	movs	r1, #96	@ 0x60
 800864a:	4618      	mov	r0, r3
 800864c:	f000 fc28 	bl	8008ea0 <TIM_ITRx_SetConfig>
      break;
 8008650:	e01c      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800865e:	461a      	mov	r2, r3
 8008660:	f000 fb0e 	bl	8008c80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2140      	movs	r1, #64	@ 0x40
 800866a:	4618      	mov	r0, r3
 800866c:	f000 fc18 	bl	8008ea0 <TIM_ITRx_SetConfig>
      break;
 8008670:	e00c      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4619      	mov	r1, r3
 800867c:	4610      	mov	r0, r2
 800867e:	f000 fc0f 	bl	8008ea0 <TIM_ITRx_SetConfig>
      break;
 8008682:	e003      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008684:	2301      	movs	r3, #1
 8008686:	73fb      	strb	r3, [r7, #15]
      break;
 8008688:	e000      	b.n	800868c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800868a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2201      	movs	r2, #1
 8008690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800869c:	7bfb      	ldrb	r3, [r7, #15]
}
 800869e:	4618      	mov	r0, r3
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
	...

080086a8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80086b2:	2300      	movs	r3, #0
 80086b4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	2b0c      	cmp	r3, #12
 80086ba:	d831      	bhi.n	8008720 <HAL_TIM_ReadCapturedValue+0x78>
 80086bc:	a201      	add	r2, pc, #4	@ (adr r2, 80086c4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80086be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086c2:	bf00      	nop
 80086c4:	080086f9 	.word	0x080086f9
 80086c8:	08008721 	.word	0x08008721
 80086cc:	08008721 	.word	0x08008721
 80086d0:	08008721 	.word	0x08008721
 80086d4:	08008703 	.word	0x08008703
 80086d8:	08008721 	.word	0x08008721
 80086dc:	08008721 	.word	0x08008721
 80086e0:	08008721 	.word	0x08008721
 80086e4:	0800870d 	.word	0x0800870d
 80086e8:	08008721 	.word	0x08008721
 80086ec:	08008721 	.word	0x08008721
 80086f0:	08008721 	.word	0x08008721
 80086f4:	08008717 	.word	0x08008717
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086fe:	60fb      	str	r3, [r7, #12]

      break;
 8008700:	e00f      	b.n	8008722 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008708:	60fb      	str	r3, [r7, #12]

      break;
 800870a:	e00a      	b.n	8008722 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008712:	60fb      	str	r3, [r7, #12]

      break;
 8008714:	e005      	b.n	8008722 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871c:	60fb      	str	r3, [r7, #12]

      break;
 800871e:	e000      	b.n	8008722 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008720:	bf00      	nop
  }

  return tmpreg;
 8008722:	68fb      	ldr	r3, [r7, #12]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3714      	adds	r7, #20
 8008728:	46bd      	mov	sp, r7
 800872a:	bc80      	pop	{r7}
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop

08008730 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008738:	bf00      	nop
 800873a:	370c      	adds	r7, #12
 800873c:	46bd      	mov	sp, r7
 800873e:	bc80      	pop	{r7}
 8008740:	4770      	bx	lr

08008742 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008742:	b480      	push	{r7}
 8008744:	b083      	sub	sp, #12
 8008746:	af00      	add	r7, sp, #0
 8008748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800874a:	bf00      	nop
 800874c:	370c      	adds	r7, #12
 800874e:	46bd      	mov	sp, r7
 8008750:	bc80      	pop	{r7}
 8008752:	4770      	bx	lr

08008754 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800875c:	bf00      	nop
 800875e:	370c      	adds	r7, #12
 8008760:	46bd      	mov	sp, r7
 8008762:	bc80      	pop	{r7}
 8008764:	4770      	bx	lr
	...

08008768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008768:	b480      	push	{r7}
 800876a:	b085      	sub	sp, #20
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a33      	ldr	r2, [pc, #204]	@ (8008848 <TIM_Base_SetConfig+0xe0>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d013      	beq.n	80087a8 <TIM_Base_SetConfig+0x40>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a32      	ldr	r2, [pc, #200]	@ (800884c <TIM_Base_SetConfig+0xe4>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d00f      	beq.n	80087a8 <TIM_Base_SetConfig+0x40>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878e:	d00b      	beq.n	80087a8 <TIM_Base_SetConfig+0x40>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a2f      	ldr	r2, [pc, #188]	@ (8008850 <TIM_Base_SetConfig+0xe8>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d007      	beq.n	80087a8 <TIM_Base_SetConfig+0x40>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a2e      	ldr	r2, [pc, #184]	@ (8008854 <TIM_Base_SetConfig+0xec>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d003      	beq.n	80087a8 <TIM_Base_SetConfig+0x40>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a2d      	ldr	r2, [pc, #180]	@ (8008858 <TIM_Base_SetConfig+0xf0>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d108      	bne.n	80087ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	4313      	orrs	r3, r2
 80087b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a22      	ldr	r2, [pc, #136]	@ (8008848 <TIM_Base_SetConfig+0xe0>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d013      	beq.n	80087ea <TIM_Base_SetConfig+0x82>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a21      	ldr	r2, [pc, #132]	@ (800884c <TIM_Base_SetConfig+0xe4>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d00f      	beq.n	80087ea <TIM_Base_SetConfig+0x82>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d0:	d00b      	beq.n	80087ea <TIM_Base_SetConfig+0x82>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a1e      	ldr	r2, [pc, #120]	@ (8008850 <TIM_Base_SetConfig+0xe8>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d007      	beq.n	80087ea <TIM_Base_SetConfig+0x82>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008854 <TIM_Base_SetConfig+0xec>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d003      	beq.n	80087ea <TIM_Base_SetConfig+0x82>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4a1c      	ldr	r2, [pc, #112]	@ (8008858 <TIM_Base_SetConfig+0xf0>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d108      	bne.n	80087fc <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	68fa      	ldr	r2, [r7, #12]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	695b      	ldr	r3, [r3, #20]
 8008806:	4313      	orrs	r3, r2
 8008808:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	689a      	ldr	r2, [r3, #8]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a09      	ldr	r2, [pc, #36]	@ (8008848 <TIM_Base_SetConfig+0xe0>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d003      	beq.n	8008830 <TIM_Base_SetConfig+0xc8>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	4a08      	ldr	r2, [pc, #32]	@ (800884c <TIM_Base_SetConfig+0xe4>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d103      	bne.n	8008838 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	691a      	ldr	r2, [r3, #16]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2201      	movs	r2, #1
 800883c:	615a      	str	r2, [r3, #20]
}
 800883e:	bf00      	nop
 8008840:	3714      	adds	r7, #20
 8008842:	46bd      	mov	sp, r7
 8008844:	bc80      	pop	{r7}
 8008846:	4770      	bx	lr
 8008848:	40012c00 	.word	0x40012c00
 800884c:	40013400 	.word	0x40013400
 8008850:	40000400 	.word	0x40000400
 8008854:	40000800 	.word	0x40000800
 8008858:	40000c00 	.word	0x40000c00

0800885c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800885c:	b480      	push	{r7}
 800885e:	b087      	sub	sp, #28
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6a1b      	ldr	r3, [r3, #32]
 800886a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6a1b      	ldr	r3, [r3, #32]
 8008870:	f023 0201 	bic.w	r2, r3, #1
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800888a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	f023 0303 	bic.w	r3, r3, #3
 8008892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	68fa      	ldr	r2, [r7, #12]
 800889a:	4313      	orrs	r3, r2
 800889c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800889e:	697b      	ldr	r3, [r7, #20]
 80088a0:	f023 0302 	bic.w	r3, r3, #2
 80088a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	4313      	orrs	r3, r2
 80088ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	4a20      	ldr	r2, [pc, #128]	@ (8008934 <TIM_OC1_SetConfig+0xd8>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d003      	beq.n	80088c0 <TIM_OC1_SetConfig+0x64>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	4a1f      	ldr	r2, [pc, #124]	@ (8008938 <TIM_OC1_SetConfig+0xdc>)
 80088bc:	4293      	cmp	r3, r2
 80088be:	d10c      	bne.n	80088da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	f023 0308 	bic.w	r3, r3, #8
 80088c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	f023 0304 	bic.w	r3, r3, #4
 80088d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a15      	ldr	r2, [pc, #84]	@ (8008934 <TIM_OC1_SetConfig+0xd8>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d003      	beq.n	80088ea <TIM_OC1_SetConfig+0x8e>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a14      	ldr	r2, [pc, #80]	@ (8008938 <TIM_OC1_SetConfig+0xdc>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d111      	bne.n	800890e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80088f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	695b      	ldr	r3, [r3, #20]
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	4313      	orrs	r3, r2
 8008902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	699b      	ldr	r3, [r3, #24]
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	4313      	orrs	r3, r2
 800890c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	693a      	ldr	r2, [r7, #16]
 8008912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	697a      	ldr	r2, [r7, #20]
 8008926:	621a      	str	r2, [r3, #32]
}
 8008928:	bf00      	nop
 800892a:	371c      	adds	r7, #28
 800892c:	46bd      	mov	sp, r7
 800892e:	bc80      	pop	{r7}
 8008930:	4770      	bx	lr
 8008932:	bf00      	nop
 8008934:	40012c00 	.word	0x40012c00
 8008938:	40013400 	.word	0x40013400

0800893c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800893c:	b480      	push	{r7}
 800893e:	b087      	sub	sp, #28
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a1b      	ldr	r3, [r3, #32]
 800894a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a1b      	ldr	r3, [r3, #32]
 8008950:	f023 0210 	bic.w	r2, r3, #16
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	699b      	ldr	r3, [r3, #24]
 8008962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800896a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	021b      	lsls	r3, r3, #8
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	4313      	orrs	r3, r2
 800897e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008980:	697b      	ldr	r3, [r7, #20]
 8008982:	f023 0320 	bic.w	r3, r3, #32
 8008986:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	011b      	lsls	r3, r3, #4
 800898e:	697a      	ldr	r2, [r7, #20]
 8008990:	4313      	orrs	r3, r2
 8008992:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a21      	ldr	r2, [pc, #132]	@ (8008a1c <TIM_OC2_SetConfig+0xe0>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d003      	beq.n	80089a4 <TIM_OC2_SetConfig+0x68>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a20      	ldr	r2, [pc, #128]	@ (8008a20 <TIM_OC2_SetConfig+0xe4>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d10d      	bne.n	80089c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	4a16      	ldr	r2, [pc, #88]	@ (8008a1c <TIM_OC2_SetConfig+0xe0>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d003      	beq.n	80089d0 <TIM_OC2_SetConfig+0x94>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	4a15      	ldr	r2, [pc, #84]	@ (8008a20 <TIM_OC2_SetConfig+0xe4>)
 80089cc:	4293      	cmp	r3, r2
 80089ce:	d113      	bne.n	80089f8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80089d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80089d8:	693b      	ldr	r3, [r7, #16]
 80089da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80089de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	695b      	ldr	r3, [r3, #20]
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	693a      	ldr	r2, [r7, #16]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	699b      	ldr	r3, [r3, #24]
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	693a      	ldr	r2, [r7, #16]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	693a      	ldr	r2, [r7, #16]
 80089fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685a      	ldr	r2, [r3, #4]
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	697a      	ldr	r2, [r7, #20]
 8008a10:	621a      	str	r2, [r3, #32]
}
 8008a12:	bf00      	nop
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bc80      	pop	{r7}
 8008a1a:	4770      	bx	lr
 8008a1c:	40012c00 	.word	0x40012c00
 8008a20:	40013400 	.word	0x40013400

08008a24 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b087      	sub	sp, #28
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a1b      	ldr	r3, [r3, #32]
 8008a32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6a1b      	ldr	r3, [r3, #32]
 8008a38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	69db      	ldr	r3, [r3, #28]
 8008a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	f023 0303 	bic.w	r3, r3, #3
 8008a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	4313      	orrs	r3, r2
 8008a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a66:	697b      	ldr	r3, [r7, #20]
 8008a68:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	021b      	lsls	r3, r3, #8
 8008a74:	697a      	ldr	r2, [r7, #20]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	4a21      	ldr	r2, [pc, #132]	@ (8008b04 <TIM_OC3_SetConfig+0xe0>)
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d003      	beq.n	8008a8a <TIM_OC3_SetConfig+0x66>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a20      	ldr	r2, [pc, #128]	@ (8008b08 <TIM_OC3_SetConfig+0xe4>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d10d      	bne.n	8008aa6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a8a:	697b      	ldr	r3, [r7, #20]
 8008a8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	021b      	lsls	r3, r3, #8
 8008a98:	697a      	ldr	r2, [r7, #20]
 8008a9a:	4313      	orrs	r3, r2
 8008a9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008aa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a16      	ldr	r2, [pc, #88]	@ (8008b04 <TIM_OC3_SetConfig+0xe0>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d003      	beq.n	8008ab6 <TIM_OC3_SetConfig+0x92>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	4a15      	ldr	r2, [pc, #84]	@ (8008b08 <TIM_OC3_SetConfig+0xe4>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d113      	bne.n	8008ade <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008abc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008ac4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	695b      	ldr	r3, [r3, #20]
 8008aca:	011b      	lsls	r3, r3, #4
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	699b      	ldr	r3, [r3, #24]
 8008ad6:	011b      	lsls	r3, r3, #4
 8008ad8:	693a      	ldr	r2, [r7, #16]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008aea:	683b      	ldr	r3, [r7, #0]
 8008aec:	685a      	ldr	r2, [r3, #4]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	621a      	str	r2, [r3, #32]
}
 8008af8:	bf00      	nop
 8008afa:	371c      	adds	r7, #28
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bc80      	pop	{r7}
 8008b00:	4770      	bx	lr
 8008b02:	bf00      	nop
 8008b04:	40012c00 	.word	0x40012c00
 8008b08:	40013400 	.word	0x40013400

08008b0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b087      	sub	sp, #28
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a1b      	ldr	r3, [r3, #32]
 8008b1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a1b      	ldr	r3, [r3, #32]
 8008b20:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	685b      	ldr	r3, [r3, #4]
 8008b2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	69db      	ldr	r3, [r3, #28]
 8008b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	021b      	lsls	r3, r3, #8
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	031b      	lsls	r3, r3, #12
 8008b5e:	693a      	ldr	r2, [r7, #16]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a11      	ldr	r2, [pc, #68]	@ (8008bac <TIM_OC4_SetConfig+0xa0>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d003      	beq.n	8008b74 <TIM_OC4_SetConfig+0x68>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a10      	ldr	r2, [pc, #64]	@ (8008bb0 <TIM_OC4_SetConfig+0xa4>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d109      	bne.n	8008b88 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008b7a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	019b      	lsls	r3, r3, #6
 8008b82:	697a      	ldr	r2, [r7, #20]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	697a      	ldr	r2, [r7, #20]
 8008b8c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	68fa      	ldr	r2, [r7, #12]
 8008b92:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	685a      	ldr	r2, [r3, #4]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	693a      	ldr	r2, [r7, #16]
 8008ba0:	621a      	str	r2, [r3, #32]
}
 8008ba2:	bf00      	nop
 8008ba4:	371c      	adds	r7, #28
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bc80      	pop	{r7}
 8008baa:	4770      	bx	lr
 8008bac:	40012c00 	.word	0x40012c00
 8008bb0:	40013400 	.word	0x40013400

08008bb4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008bb4:	b480      	push	{r7}
 8008bb6:	b087      	sub	sp, #28
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
 8008bc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	6a1b      	ldr	r3, [r3, #32]
 8008bc6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	6a1b      	ldr	r3, [r3, #32]
 8008bcc:	f023 0201 	bic.w	r2, r3, #1
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	699b      	ldr	r3, [r3, #24]
 8008bd8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	4a23      	ldr	r2, [pc, #140]	@ (8008c6c <TIM_TI1_SetConfig+0xb8>)
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d013      	beq.n	8008c0a <TIM_TI1_SetConfig+0x56>
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	4a22      	ldr	r2, [pc, #136]	@ (8008c70 <TIM_TI1_SetConfig+0xbc>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d00f      	beq.n	8008c0a <TIM_TI1_SetConfig+0x56>
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf0:	d00b      	beq.n	8008c0a <TIM_TI1_SetConfig+0x56>
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8008c74 <TIM_TI1_SetConfig+0xc0>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d007      	beq.n	8008c0a <TIM_TI1_SetConfig+0x56>
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	4a1e      	ldr	r2, [pc, #120]	@ (8008c78 <TIM_TI1_SetConfig+0xc4>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d003      	beq.n	8008c0a <TIM_TI1_SetConfig+0x56>
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	4a1d      	ldr	r2, [pc, #116]	@ (8008c7c <TIM_TI1_SetConfig+0xc8>)
 8008c06:	4293      	cmp	r3, r2
 8008c08:	d101      	bne.n	8008c0e <TIM_TI1_SetConfig+0x5a>
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e000      	b.n	8008c10 <TIM_TI1_SetConfig+0x5c>
 8008c0e:	2300      	movs	r3, #0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d008      	beq.n	8008c26 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	f023 0303 	bic.w	r3, r3, #3
 8008c1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008c1c:	697a      	ldr	r2, [r7, #20]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	4313      	orrs	r3, r2
 8008c22:	617b      	str	r3, [r7, #20]
 8008c24:	e003      	b.n	8008c2e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008c26:	697b      	ldr	r3, [r7, #20]
 8008c28:	f043 0301 	orr.w	r3, r3, #1
 8008c2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	011b      	lsls	r3, r3, #4
 8008c3a:	b2db      	uxtb	r3, r3
 8008c3c:	697a      	ldr	r2, [r7, #20]
 8008c3e:	4313      	orrs	r3, r2
 8008c40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c42:	693b      	ldr	r3, [r7, #16]
 8008c44:	f023 030a 	bic.w	r3, r3, #10
 8008c48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f003 030a 	and.w	r3, r3, #10
 8008c50:	693a      	ldr	r2, [r7, #16]
 8008c52:	4313      	orrs	r3, r2
 8008c54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	697a      	ldr	r2, [r7, #20]
 8008c5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	693a      	ldr	r2, [r7, #16]
 8008c60:	621a      	str	r2, [r3, #32]
}
 8008c62:	bf00      	nop
 8008c64:	371c      	adds	r7, #28
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bc80      	pop	{r7}
 8008c6a:	4770      	bx	lr
 8008c6c:	40012c00 	.word	0x40012c00
 8008c70:	40013400 	.word	0x40013400
 8008c74:	40000400 	.word	0x40000400
 8008c78:	40000800 	.word	0x40000800
 8008c7c:	40000c00 	.word	0x40000c00

08008c80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b087      	sub	sp, #28
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6a1b      	ldr	r3, [r3, #32]
 8008c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	f023 0201 	bic.w	r2, r3, #1
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	011b      	lsls	r3, r3, #4
 8008cb0:	693a      	ldr	r2, [r7, #16]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f023 030a 	bic.w	r3, r3, #10
 8008cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008cbe:	697a      	ldr	r2, [r7, #20]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	693a      	ldr	r2, [r7, #16]
 8008cca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	697a      	ldr	r2, [r7, #20]
 8008cd0:	621a      	str	r2, [r3, #32]
}
 8008cd2:	bf00      	nop
 8008cd4:	371c      	adds	r7, #28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bc80      	pop	{r7}
 8008cda:	4770      	bx	lr

08008cdc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b087      	sub	sp, #28
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	60f8      	str	r0, [r7, #12]
 8008ce4:	60b9      	str	r1, [r7, #8]
 8008ce6:	607a      	str	r2, [r7, #4]
 8008ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	f023 0210 	bic.w	r2, r3, #16
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	699b      	ldr	r3, [r3, #24]
 8008d00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	021b      	lsls	r3, r3, #8
 8008d0e:	693a      	ldr	r2, [r7, #16]
 8008d10:	4313      	orrs	r3, r2
 8008d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	031b      	lsls	r3, r3, #12
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	4313      	orrs	r3, r2
 8008d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	011b      	lsls	r3, r3, #4
 8008d34:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	697a      	ldr	r2, [r7, #20]
 8008d48:	621a      	str	r2, [r3, #32]
}
 8008d4a:	bf00      	nop
 8008d4c:	371c      	adds	r7, #28
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bc80      	pop	{r7}
 8008d52:	4770      	bx	lr

08008d54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b087      	sub	sp, #28
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6a1b      	ldr	r3, [r3, #32]
 8008d64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	f023 0210 	bic.w	r2, r3, #16
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	699b      	ldr	r3, [r3, #24]
 8008d76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008d7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	031b      	lsls	r3, r3, #12
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	4313      	orrs	r3, r2
 8008d88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008d90:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	011b      	lsls	r3, r3, #4
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	697a      	ldr	r2, [r7, #20]
 8008da6:	621a      	str	r2, [r3, #32]
}
 8008da8:	bf00      	nop
 8008daa:	371c      	adds	r7, #28
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bc80      	pop	{r7}
 8008db0:	4770      	bx	lr

08008db2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008db2:	b480      	push	{r7}
 8008db4:	b087      	sub	sp, #28
 8008db6:	af00      	add	r7, sp, #0
 8008db8:	60f8      	str	r0, [r7, #12]
 8008dba:	60b9      	str	r1, [r7, #8]
 8008dbc:	607a      	str	r2, [r7, #4]
 8008dbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	6a1b      	ldr	r3, [r3, #32]
 8008dc4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6a1b      	ldr	r3, [r3, #32]
 8008dca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	69db      	ldr	r3, [r3, #28]
 8008dd6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008dd8:	693b      	ldr	r3, [r7, #16]
 8008dda:	f023 0303 	bic.w	r3, r3, #3
 8008dde:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008de0:	693a      	ldr	r2, [r7, #16]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	4313      	orrs	r3, r2
 8008de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008dee:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	011b      	lsls	r3, r3, #4
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	693a      	ldr	r2, [r7, #16]
 8008df8:	4313      	orrs	r3, r2
 8008dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e02:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	021b      	lsls	r3, r3, #8
 8008e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e0c:	697a      	ldr	r2, [r7, #20]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	697a      	ldr	r2, [r7, #20]
 8008e1c:	621a      	str	r2, [r3, #32]
}
 8008e1e:	bf00      	nop
 8008e20:	371c      	adds	r7, #28
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bc80      	pop	{r7}
 8008e26:	4770      	bx	lr

08008e28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b087      	sub	sp, #28
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	607a      	str	r2, [r7, #4]
 8008e34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	6a1b      	ldr	r3, [r3, #32]
 8008e3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6a1b      	ldr	r3, [r3, #32]
 8008e40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	69db      	ldr	r3, [r3, #28]
 8008e4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008e54:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	021b      	lsls	r3, r3, #8
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008e60:	693b      	ldr	r3, [r7, #16]
 8008e62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008e66:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008e68:	683b      	ldr	r3, [r7, #0]
 8008e6a:	031b      	lsls	r3, r3, #12
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	693a      	ldr	r2, [r7, #16]
 8008e70:	4313      	orrs	r3, r2
 8008e72:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008e7a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	031b      	lsls	r3, r3, #12
 8008e80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e84:	697a      	ldr	r2, [r7, #20]
 8008e86:	4313      	orrs	r3, r2
 8008e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	693a      	ldr	r2, [r7, #16]
 8008e8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	697a      	ldr	r2, [r7, #20]
 8008e94:	621a      	str	r2, [r3, #32]
}
 8008e96:	bf00      	nop
 8008e98:	371c      	adds	r7, #28
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bc80      	pop	{r7}
 8008e9e:	4770      	bx	lr

08008ea0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	689b      	ldr	r3, [r3, #8]
 8008eae:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008eb6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008eb8:	683a      	ldr	r2, [r7, #0]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	4313      	orrs	r3, r2
 8008ebe:	f043 0307 	orr.w	r3, r3, #7
 8008ec2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	68fa      	ldr	r2, [r7, #12]
 8008ec8:	609a      	str	r2, [r3, #8]
}
 8008eca:	bf00      	nop
 8008ecc:	3714      	adds	r7, #20
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bc80      	pop	{r7}
 8008ed2:	4770      	bx	lr

08008ed4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	689b      	ldr	r3, [r3, #8]
 8008ee6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008eee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	021a      	lsls	r2, r3, #8
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	4313      	orrs	r3, r2
 8008efc:	697a      	ldr	r2, [r7, #20]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	697a      	ldr	r2, [r7, #20]
 8008f06:	609a      	str	r2, [r3, #8]
}
 8008f08:	bf00      	nop
 8008f0a:	371c      	adds	r7, #28
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bc80      	pop	{r7}
 8008f10:	4770      	bx	lr

08008f12 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f12:	b480      	push	{r7}
 8008f14:	b087      	sub	sp, #28
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	60f8      	str	r0, [r7, #12]
 8008f1a:	60b9      	str	r1, [r7, #8]
 8008f1c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	f003 031f 	and.w	r3, r3, #31
 8008f24:	2201      	movs	r2, #1
 8008f26:	fa02 f303 	lsl.w	r3, r2, r3
 8008f2a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6a1a      	ldr	r2, [r3, #32]
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	43db      	mvns	r3, r3
 8008f34:	401a      	ands	r2, r3
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6a1a      	ldr	r2, [r3, #32]
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	f003 031f 	and.w	r3, r3, #31
 8008f44:	6879      	ldr	r1, [r7, #4]
 8008f46:	fa01 f303 	lsl.w	r3, r1, r3
 8008f4a:	431a      	orrs	r2, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	621a      	str	r2, [r3, #32]
}
 8008f50:	bf00      	nop
 8008f52:	371c      	adds	r7, #28
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bc80      	pop	{r7}
 8008f58:	4770      	bx	lr
	...

08008f5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b085      	sub	sp, #20
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
 8008f64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f6c:	2b01      	cmp	r3, #1
 8008f6e:	d101      	bne.n	8008f74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008f70:	2302      	movs	r3, #2
 8008f72:	e050      	b.n	8009016 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2201      	movs	r2, #1
 8008f78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2202      	movs	r2, #2
 8008f80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	68fa      	ldr	r2, [r7, #12]
 8008fa2:	4313      	orrs	r3, r2
 8008fa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8009020 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d018      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a19      	ldr	r2, [pc, #100]	@ (8009024 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d013      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fca:	d00e      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a15      	ldr	r2, [pc, #84]	@ (8009028 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d009      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a14      	ldr	r2, [pc, #80]	@ (800902c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d004      	beq.n	8008fea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a12      	ldr	r2, [pc, #72]	@ (8009030 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d10c      	bne.n	8009004 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ff0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2201      	movs	r2, #1
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3714      	adds	r7, #20
 800901a:	46bd      	mov	sp, r7
 800901c:	bc80      	pop	{r7}
 800901e:	4770      	bx	lr
 8009020:	40012c00 	.word	0x40012c00
 8009024:	40013400 	.word	0x40013400
 8009028:	40000400 	.word	0x40000400
 800902c:	40000800 	.word	0x40000800
 8009030:	40000c00 	.word	0x40000c00

08009034 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800903e:	2300      	movs	r3, #0
 8009040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009048:	2b01      	cmp	r3, #1
 800904a:	d101      	bne.n	8009050 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800904c:	2302      	movs	r3, #2
 800904e:	e03d      	b.n	80090cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2201      	movs	r2, #1
 8009054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	689b      	ldr	r3, [r3, #8]
 8009070:	4313      	orrs	r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4313      	orrs	r3, r2
 800908e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	4313      	orrs	r3, r2
 800909c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	695b      	ldr	r3, [r3, #20]
 80090a8:	4313      	orrs	r3, r2
 80090aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	4313      	orrs	r3, r2
 80090b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	2200      	movs	r2, #0
 80090c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bc80      	pop	{r7}
 80090d4:	4770      	bx	lr

080090d6 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80090d6:	b480      	push	{r7}
 80090d8:	b083      	sub	sp, #12
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80090de:	bf00      	nop
 80090e0:	370c      	adds	r7, #12
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bc80      	pop	{r7}
 80090e6:	4770      	bx	lr

080090e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bc80      	pop	{r7}
 80090f8:	4770      	bx	lr

080090fa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d101      	bne.n	800910c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	e042      	b.n	8009192 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009112:	b2db      	uxtb	r3, r3
 8009114:	2b00      	cmp	r3, #0
 8009116:	d106      	bne.n	8009126 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2200      	movs	r2, #0
 800911c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7f9 fda7 	bl	8002c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2224      	movs	r2, #36	@ 0x24
 800912a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	68da      	ldr	r2, [r3, #12]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800913c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f97a 	bl	8009438 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	691a      	ldr	r2, [r3, #16]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009152:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	695a      	ldr	r2, [r3, #20]
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009162:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68da      	ldr	r2, [r3, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009172:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2220      	movs	r2, #32
 800917e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2220      	movs	r2, #32
 8009186:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009190:	2300      	movs	r3, #0
}
 8009192:	4618      	mov	r0, r3
 8009194:	3708      	adds	r7, #8
 8009196:	46bd      	mov	sp, r7
 8009198:	bd80      	pop	{r7, pc}

0800919a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800919a:	b580      	push	{r7, lr}
 800919c:	b08a      	sub	sp, #40	@ 0x28
 800919e:	af02      	add	r7, sp, #8
 80091a0:	60f8      	str	r0, [r7, #12]
 80091a2:	60b9      	str	r1, [r7, #8]
 80091a4:	603b      	str	r3, [r7, #0]
 80091a6:	4613      	mov	r3, r2
 80091a8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80091aa:	2300      	movs	r3, #0
 80091ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	2b20      	cmp	r3, #32
 80091b8:	d16d      	bne.n	8009296 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80091ba:	68bb      	ldr	r3, [r7, #8]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d002      	beq.n	80091c6 <HAL_UART_Transmit+0x2c>
 80091c0:	88fb      	ldrh	r3, [r7, #6]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d101      	bne.n	80091ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80091c6:	2301      	movs	r3, #1
 80091c8:	e066      	b.n	8009298 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2200      	movs	r2, #0
 80091ce:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2221      	movs	r2, #33	@ 0x21
 80091d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80091d8:	f7fd face 	bl	8006778 <HAL_GetTick>
 80091dc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	88fa      	ldrh	r2, [r7, #6]
 80091e2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	88fa      	ldrh	r2, [r7, #6]
 80091e8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091f2:	d108      	bne.n	8009206 <HAL_UART_Transmit+0x6c>
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	691b      	ldr	r3, [r3, #16]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d104      	bne.n	8009206 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80091fc:	2300      	movs	r3, #0
 80091fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	61bb      	str	r3, [r7, #24]
 8009204:	e003      	b.n	800920e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800920a:	2300      	movs	r3, #0
 800920c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800920e:	e02a      	b.n	8009266 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	2200      	movs	r2, #0
 8009218:	2180      	movs	r1, #128	@ 0x80
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f000 f865 	bl	80092ea <UART_WaitOnFlagUntilTimeout>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8009226:	2303      	movs	r3, #3
 8009228:	e036      	b.n	8009298 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800922a:	69fb      	ldr	r3, [r7, #28]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d10b      	bne.n	8009248 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	881b      	ldrh	r3, [r3, #0]
 8009234:	461a      	mov	r2, r3
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800923e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	3302      	adds	r3, #2
 8009244:	61bb      	str	r3, [r7, #24]
 8009246:	e007      	b.n	8009258 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	781a      	ldrb	r2, [r3, #0]
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	3301      	adds	r3, #1
 8009256:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800925c:	b29b      	uxth	r3, r3
 800925e:	3b01      	subs	r3, #1
 8009260:	b29a      	uxth	r2, r3
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800926a:	b29b      	uxth	r3, r3
 800926c:	2b00      	cmp	r3, #0
 800926e:	d1cf      	bne.n	8009210 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	2200      	movs	r2, #0
 8009278:	2140      	movs	r1, #64	@ 0x40
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 f835 	bl	80092ea <UART_WaitOnFlagUntilTimeout>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d001      	beq.n	800928a <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e006      	b.n	8009298 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2220      	movs	r2, #32
 800928e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009292:	2300      	movs	r3, #0
 8009294:	e000      	b.n	8009298 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8009296:	2302      	movs	r3, #2
  }
}
 8009298:	4618      	mov	r0, r3
 800929a:	3720      	adds	r7, #32
 800929c:	46bd      	mov	sp, r7
 800929e:	bd80      	pop	{r7, pc}

080092a0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b084      	sub	sp, #16
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	60f8      	str	r0, [r7, #12]
 80092a8:	60b9      	str	r1, [r7, #8]
 80092aa:	4613      	mov	r3, r2
 80092ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	2b20      	cmp	r3, #32
 80092b8:	d112      	bne.n	80092e0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d002      	beq.n	80092c6 <HAL_UART_Receive_IT+0x26>
 80092c0:	88fb      	ldrh	r3, [r7, #6]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e00b      	b.n	80092e2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	2200      	movs	r2, #0
 80092ce:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80092d0:	88fb      	ldrh	r3, [r7, #6]
 80092d2:	461a      	mov	r2, r3
 80092d4:	68b9      	ldr	r1, [r7, #8]
 80092d6:	68f8      	ldr	r0, [r7, #12]
 80092d8:	f000 f875 	bl	80093c6 <UART_Start_Receive_IT>
 80092dc:	4603      	mov	r3, r0
 80092de:	e000      	b.n	80092e2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80092e0:	2302      	movs	r3, #2
  }
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b090      	sub	sp, #64	@ 0x40
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	60f8      	str	r0, [r7, #12]
 80092f2:	60b9      	str	r1, [r7, #8]
 80092f4:	603b      	str	r3, [r7, #0]
 80092f6:	4613      	mov	r3, r2
 80092f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80092fa:	e050      	b.n	800939e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80092fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009302:	d04c      	beq.n	800939e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009306:	2b00      	cmp	r3, #0
 8009308:	d007      	beq.n	800931a <UART_WaitOnFlagUntilTimeout+0x30>
 800930a:	f7fd fa35 	bl	8006778 <HAL_GetTick>
 800930e:	4602      	mov	r2, r0
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009316:	429a      	cmp	r2, r3
 8009318:	d241      	bcs.n	800939e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	330c      	adds	r3, #12
 8009320:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009324:	e853 3f00 	ldrex	r3, [r3]
 8009328:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800932a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8009330:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	330c      	adds	r3, #12
 8009338:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800933a:	637a      	str	r2, [r7, #52]	@ 0x34
 800933c:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009340:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009342:	e841 2300 	strex	r3, r2, [r1]
 8009346:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800934a:	2b00      	cmp	r3, #0
 800934c:	d1e5      	bne.n	800931a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	3314      	adds	r3, #20
 8009354:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	e853 3f00 	ldrex	r3, [r3]
 800935c:	613b      	str	r3, [r7, #16]
   return(result);
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	f023 0301 	bic.w	r3, r3, #1
 8009364:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3314      	adds	r3, #20
 800936c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800936e:	623a      	str	r2, [r7, #32]
 8009370:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009372:	69f9      	ldr	r1, [r7, #28]
 8009374:	6a3a      	ldr	r2, [r7, #32]
 8009376:	e841 2300 	strex	r3, r2, [r1]
 800937a:	61bb      	str	r3, [r7, #24]
   return(result);
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1e5      	bne.n	800934e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	2220      	movs	r2, #32
 8009386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	2220      	movs	r2, #32
 800938e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800939a:	2303      	movs	r3, #3
 800939c:	e00f      	b.n	80093be <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	4013      	ands	r3, r2
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	bf0c      	ite	eq
 80093ae:	2301      	moveq	r3, #1
 80093b0:	2300      	movne	r3, #0
 80093b2:	b2db      	uxtb	r3, r3
 80093b4:	461a      	mov	r2, r3
 80093b6:	79fb      	ldrb	r3, [r7, #7]
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d09f      	beq.n	80092fc <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3740      	adds	r7, #64	@ 0x40
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}

080093c6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80093c6:	b480      	push	{r7}
 80093c8:	b085      	sub	sp, #20
 80093ca:	af00      	add	r7, sp, #0
 80093cc:	60f8      	str	r0, [r7, #12]
 80093ce:	60b9      	str	r1, [r7, #8]
 80093d0:	4613      	mov	r3, r2
 80093d2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	68ba      	ldr	r2, [r7, #8]
 80093d8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	88fa      	ldrh	r2, [r7, #6]
 80093de:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	88fa      	ldrh	r2, [r7, #6]
 80093e4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2200      	movs	r2, #0
 80093ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2222      	movs	r2, #34	@ 0x22
 80093f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d007      	beq.n	800940c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	68da      	ldr	r2, [r3, #12]
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800940a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	695a      	ldr	r2, [r3, #20]
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f042 0201 	orr.w	r2, r2, #1
 800941a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	68da      	ldr	r2, [r3, #12]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	f042 0220 	orr.w	r2, r2, #32
 800942a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	bc80      	pop	{r7}
 8009436:	4770      	bx	lr

08009438 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	68da      	ldr	r2, [r3, #12]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	430a      	orrs	r2, r1
 8009454:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	689a      	ldr	r2, [r3, #8]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	431a      	orrs	r2, r3
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	695b      	ldr	r3, [r3, #20]
 8009464:	4313      	orrs	r3, r2
 8009466:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	68db      	ldr	r3, [r3, #12]
 800946e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8009472:	f023 030c 	bic.w	r3, r3, #12
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	6812      	ldr	r2, [r2, #0]
 800947a:	68b9      	ldr	r1, [r7, #8]
 800947c:	430b      	orrs	r3, r1
 800947e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	695b      	ldr	r3, [r3, #20]
 8009486:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	699a      	ldr	r2, [r3, #24]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	430a      	orrs	r2, r1
 8009494:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a2c      	ldr	r2, [pc, #176]	@ (800954c <UART_SetConfig+0x114>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d103      	bne.n	80094a8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80094a0:	f7fe f980 	bl	80077a4 <HAL_RCC_GetPCLK2Freq>
 80094a4:	60f8      	str	r0, [r7, #12]
 80094a6:	e002      	b.n	80094ae <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80094a8:	f7fe f968 	bl	800777c <HAL_RCC_GetPCLK1Freq>
 80094ac:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80094ae:	68fa      	ldr	r2, [r7, #12]
 80094b0:	4613      	mov	r3, r2
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	4413      	add	r3, r2
 80094b6:	009a      	lsls	r2, r3, #2
 80094b8:	441a      	add	r2, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	685b      	ldr	r3, [r3, #4]
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80094c4:	4a22      	ldr	r2, [pc, #136]	@ (8009550 <UART_SetConfig+0x118>)
 80094c6:	fba2 2303 	umull	r2, r3, r2, r3
 80094ca:	095b      	lsrs	r3, r3, #5
 80094cc:	0119      	lsls	r1, r3, #4
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	4613      	mov	r3, r2
 80094d2:	009b      	lsls	r3, r3, #2
 80094d4:	4413      	add	r3, r2
 80094d6:	009a      	lsls	r2, r3, #2
 80094d8:	441a      	add	r2, r3
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80094e4:	4b1a      	ldr	r3, [pc, #104]	@ (8009550 <UART_SetConfig+0x118>)
 80094e6:	fba3 0302 	umull	r0, r3, r3, r2
 80094ea:	095b      	lsrs	r3, r3, #5
 80094ec:	2064      	movs	r0, #100	@ 0x64
 80094ee:	fb00 f303 	mul.w	r3, r0, r3
 80094f2:	1ad3      	subs	r3, r2, r3
 80094f4:	011b      	lsls	r3, r3, #4
 80094f6:	3332      	adds	r3, #50	@ 0x32
 80094f8:	4a15      	ldr	r2, [pc, #84]	@ (8009550 <UART_SetConfig+0x118>)
 80094fa:	fba2 2303 	umull	r2, r3, r2, r3
 80094fe:	095b      	lsrs	r3, r3, #5
 8009500:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009504:	4419      	add	r1, r3
 8009506:	68fa      	ldr	r2, [r7, #12]
 8009508:	4613      	mov	r3, r2
 800950a:	009b      	lsls	r3, r3, #2
 800950c:	4413      	add	r3, r2
 800950e:	009a      	lsls	r2, r3, #2
 8009510:	441a      	add	r2, r3
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	009b      	lsls	r3, r3, #2
 8009518:	fbb2 f2f3 	udiv	r2, r2, r3
 800951c:	4b0c      	ldr	r3, [pc, #48]	@ (8009550 <UART_SetConfig+0x118>)
 800951e:	fba3 0302 	umull	r0, r3, r3, r2
 8009522:	095b      	lsrs	r3, r3, #5
 8009524:	2064      	movs	r0, #100	@ 0x64
 8009526:	fb00 f303 	mul.w	r3, r0, r3
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	011b      	lsls	r3, r3, #4
 800952e:	3332      	adds	r3, #50	@ 0x32
 8009530:	4a07      	ldr	r2, [pc, #28]	@ (8009550 <UART_SetConfig+0x118>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	095b      	lsrs	r3, r3, #5
 8009538:	f003 020f 	and.w	r2, r3, #15
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	440a      	add	r2, r1
 8009542:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009544:	bf00      	nop
 8009546:	3710      	adds	r7, #16
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40013800 	.word	0x40013800
 8009550:	51eb851f 	.word	0x51eb851f

08009554 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8009554:	b480      	push	{r7}
 8009556:	b087      	sub	sp, #28
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	6812      	ldr	r2, [r2, #0]
 800956c:	f023 0101 	bic.w	r1, r3, #1
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	689b      	ldr	r3, [r3, #8]
 800957a:	2b08      	cmp	r3, #8
 800957c:	d102      	bne.n	8009584 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800957e:	2340      	movs	r3, #64	@ 0x40
 8009580:	617b      	str	r3, [r7, #20]
 8009582:	e001      	b.n	8009588 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8009584:	2300      	movs	r3, #0
 8009586:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800958c:	697b      	ldr	r3, [r7, #20]
 800958e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8009594:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800959a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80095a0:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80095a2:	683b      	ldr	r3, [r7, #0]
 80095a4:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80095a6:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80095ac:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80095b2:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 80095b8:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80095be:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80095c4:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80095c6:	683b      	ldr	r3, [r7, #0]
 80095c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80095ca:	4313      	orrs	r3, r2
 80095cc:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	699b      	ldr	r3, [r3, #24]
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	4313      	orrs	r3, r2
 80095d6:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095dc:	693a      	ldr	r2, [r7, #16]
 80095de:	4313      	orrs	r3, r2
 80095e0:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80095e2:	4b10      	ldr	r3, [pc, #64]	@ (8009624 <FSMC_NORSRAM_Init+0xd0>)
 80095e4:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80095ec:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80095f4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	681a      	ldr	r2, [r3, #0]
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	43db      	mvns	r3, r3
 8009604:	ea02 0103 	and.w	r1, r2, r3
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	681a      	ldr	r2, [r3, #0]
 800960c:	693b      	ldr	r3, [r7, #16]
 800960e:	4319      	orrs	r1, r3
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	371c      	adds	r7, #28
 800961c:	46bd      	mov	sp, r7
 800961e:	bc80      	pop	{r7}
 8009620:	4770      	bx	lr
 8009622:	bf00      	nop
 8009624:	0008fb7f 	.word	0x0008fb7f

08009628 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009628:	b480      	push	{r7}
 800962a:	b085      	sub	sp, #20
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800963e:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	681a      	ldr	r2, [r3, #0]
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	011b      	lsls	r3, r3, #4
 800964c:	431a      	orrs	r2, r3
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	689b      	ldr	r3, [r3, #8]
 8009652:	021b      	lsls	r3, r3, #8
 8009654:	431a      	orrs	r2, r3
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	68db      	ldr	r3, [r3, #12]
 800965a:	041b      	lsls	r3, r3, #16
 800965c:	431a      	orrs	r2, r3
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	691b      	ldr	r3, [r3, #16]
 8009662:	3b01      	subs	r3, #1
 8009664:	051b      	lsls	r3, r3, #20
 8009666:	431a      	orrs	r2, r3
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	695b      	ldr	r3, [r3, #20]
 800966c:	3b02      	subs	r3, #2
 800966e:	061b      	lsls	r3, r3, #24
 8009670:	431a      	orrs	r2, r3
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	699b      	ldr	r3, [r3, #24]
 8009676:	4313      	orrs	r3, r2
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	3201      	adds	r2, #1
 800967c:	4319      	orrs	r1, r3
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8009684:	2300      	movs	r3, #0
}
 8009686:	4618      	mov	r0, r3
 8009688:	3714      	adds	r7, #20
 800968a:	46bd      	mov	sp, r7
 800968c:	bc80      	pop	{r7}
 800968e:	4770      	bx	lr

08009690 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8009690:	b480      	push	{r7}
 8009692:	b085      	sub	sp, #20
 8009694:	af00      	add	r7, sp, #0
 8009696:	60f8      	str	r0, [r7, #12]
 8009698:	60b9      	str	r1, [r7, #8]
 800969a:	607a      	str	r2, [r7, #4]
 800969c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80096a4:	d11d      	bne.n	80096e2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80096ae:	4b13      	ldr	r3, [pc, #76]	@ (80096fc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80096b0:	4013      	ands	r3, r2
 80096b2:	68ba      	ldr	r2, [r7, #8]
 80096b4:	6811      	ldr	r1, [r2, #0]
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	6852      	ldr	r2, [r2, #4]
 80096ba:	0112      	lsls	r2, r2, #4
 80096bc:	4311      	orrs	r1, r2
 80096be:	68ba      	ldr	r2, [r7, #8]
 80096c0:	6892      	ldr	r2, [r2, #8]
 80096c2:	0212      	lsls	r2, r2, #8
 80096c4:	4311      	orrs	r1, r2
 80096c6:	68ba      	ldr	r2, [r7, #8]
 80096c8:	6992      	ldr	r2, [r2, #24]
 80096ca:	4311      	orrs	r1, r2
 80096cc:	68ba      	ldr	r2, [r7, #8]
 80096ce:	68d2      	ldr	r2, [r2, #12]
 80096d0:	0412      	lsls	r2, r2, #16
 80096d2:	430a      	orrs	r2, r1
 80096d4:	ea43 0102 	orr.w	r1, r3, r2
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80096e0:	e005      	b.n	80096ee <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	687a      	ldr	r2, [r7, #4]
 80096e6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 80096ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	3714      	adds	r7, #20
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bc80      	pop	{r7}
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	cff00000 	.word	0xcff00000

08009700 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	4603      	mov	r3, r0
 8009708:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_Initsystick */
 800970a:	88fb      	ldrh	r3, [r7, #6]
 800970c:	4a03      	ldr	r2, [pc, #12]	@ (800971c <delay_init+0x1c>)
 800970e:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 8009710:	bf00      	nop
 8009712:	370c      	adds	r7, #12
 8009714:	46bd      	mov	sp, r7
 8009716:	bc80      	pop	{r7}
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	20000490 	.word	0x20000490

08009720 <delay_us>:
 * @param     nus: us
 * @note      nus: 0 ~ (2^32 / fac_us) (fac_us, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 8009720:	b480      	push	{r7}
 8009722:	b089      	sub	sp, #36	@ 0x24
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 8009728:	2300      	movs	r3, #0
 800972a:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800972c:	4b19      	ldr	r3, [pc, #100]	@ (8009794 <delay_us+0x74>)
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 8009732:	4b19      	ldr	r3, [pc, #100]	@ (8009798 <delay_us+0x78>)
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	fb02 f303 	mul.w	r3, r2, r3
 800973c:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /*  */
 800973e:	4b15      	ldr	r3, [pc, #84]	@ (8009794 <delay_us+0x74>)
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 8009744:	4b13      	ldr	r3, [pc, #76]	@ (8009794 <delay_us+0x74>)
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	429a      	cmp	r2, r3
 8009750:	d0f8      	beq.n	8009744 <delay_us+0x24>
        {
            if (tnow < told)
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	429a      	cmp	r2, r3
 8009758:	d206      	bcs.n	8009768 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800975a:	69fa      	ldr	r2, [r7, #28]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	1ad3      	subs	r3, r2, r3
 8009760:	69ba      	ldr	r2, [r7, #24]
 8009762:	4413      	add	r3, r2
 8009764:	61bb      	str	r3, [r7, #24]
 8009766:	e007      	b.n	8009778 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 8009768:	697a      	ldr	r2, [r7, #20]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	1ad2      	subs	r2, r2, r3
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	4413      	add	r3, r2
 8009772:	69ba      	ldr	r2, [r7, #24]
 8009774:	4413      	add	r3, r2
 8009776:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 800977c:	69ba      	ldr	r2, [r7, #24]
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	429a      	cmp	r2, r3
 8009782:	d200      	bcs.n	8009786 <delay_us+0x66>
        tnow = SysTick->VAL;
 8009784:	e7de      	b.n	8009744 <delay_us+0x24>
            {
                break;                      /* /, */
 8009786:	bf00      	nop

#if SYS_SUPPORT_OS                          /* OS */
    delay_osschedunlock();                  /*  OS  */
#endif 

}
 8009788:	bf00      	nop
 800978a:	3724      	adds	r7, #36	@ 0x24
 800978c:	46bd      	mov	sp, r7
 800978e:	bc80      	pop	{r7}
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop
 8009794:	e000e010 	.word	0xe000e010
 8009798:	20000490 	.word	0x20000490

0800979c <delay_ms>:
 * @brief     nms
 * @param     nms: ms (0< nms <= (2^32 / fac_us / 1000))(fac_us, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b082      	sub	sp, #8
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	4603      	mov	r3, r0
 80097a4:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OS, */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /*  */
 80097a6:	88fb      	ldrh	r3, [r7, #6]
 80097a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80097ac:	fb02 f303 	mul.w	r3, r2, r3
 80097b0:	4618      	mov	r0, r3
 80097b2:	f7ff ffb5 	bl	8009720 <delay_us>
}
 80097b6:	bf00      	nop
 80097b8:	3708      	adds	r7, #8
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <__cvt>:
 80097be:	2b00      	cmp	r3, #0
 80097c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097c4:	461d      	mov	r5, r3
 80097c6:	bfbb      	ittet	lt
 80097c8:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80097cc:	461d      	movlt	r5, r3
 80097ce:	2300      	movge	r3, #0
 80097d0:	232d      	movlt	r3, #45	@ 0x2d
 80097d2:	b088      	sub	sp, #32
 80097d4:	4614      	mov	r4, r2
 80097d6:	bfb8      	it	lt
 80097d8:	4614      	movlt	r4, r2
 80097da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80097dc:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80097de:	7013      	strb	r3, [r2, #0]
 80097e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80097e2:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80097e6:	f023 0820 	bic.w	r8, r3, #32
 80097ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80097ee:	d005      	beq.n	80097fc <__cvt+0x3e>
 80097f0:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80097f4:	d100      	bne.n	80097f8 <__cvt+0x3a>
 80097f6:	3601      	adds	r6, #1
 80097f8:	2302      	movs	r3, #2
 80097fa:	e000      	b.n	80097fe <__cvt+0x40>
 80097fc:	2303      	movs	r3, #3
 80097fe:	aa07      	add	r2, sp, #28
 8009800:	9204      	str	r2, [sp, #16]
 8009802:	aa06      	add	r2, sp, #24
 8009804:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009808:	e9cd 3600 	strd	r3, r6, [sp]
 800980c:	4622      	mov	r2, r4
 800980e:	462b      	mov	r3, r5
 8009810:	f001 f896 	bl	800a940 <_dtoa_r>
 8009814:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009818:	4607      	mov	r7, r0
 800981a:	d119      	bne.n	8009850 <__cvt+0x92>
 800981c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800981e:	07db      	lsls	r3, r3, #31
 8009820:	d50e      	bpl.n	8009840 <__cvt+0x82>
 8009822:	eb00 0906 	add.w	r9, r0, r6
 8009826:	2200      	movs	r2, #0
 8009828:	2300      	movs	r3, #0
 800982a:	4620      	mov	r0, r4
 800982c:	4629      	mov	r1, r5
 800982e:	f7f7 f9db 	bl	8000be8 <__aeabi_dcmpeq>
 8009832:	b108      	cbz	r0, 8009838 <__cvt+0x7a>
 8009834:	f8cd 901c 	str.w	r9, [sp, #28]
 8009838:	2230      	movs	r2, #48	@ 0x30
 800983a:	9b07      	ldr	r3, [sp, #28]
 800983c:	454b      	cmp	r3, r9
 800983e:	d31e      	bcc.n	800987e <__cvt+0xc0>
 8009840:	4638      	mov	r0, r7
 8009842:	9b07      	ldr	r3, [sp, #28]
 8009844:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009846:	1bdb      	subs	r3, r3, r7
 8009848:	6013      	str	r3, [r2, #0]
 800984a:	b008      	add	sp, #32
 800984c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009850:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009854:	eb00 0906 	add.w	r9, r0, r6
 8009858:	d1e5      	bne.n	8009826 <__cvt+0x68>
 800985a:	7803      	ldrb	r3, [r0, #0]
 800985c:	2b30      	cmp	r3, #48	@ 0x30
 800985e:	d10a      	bne.n	8009876 <__cvt+0xb8>
 8009860:	2200      	movs	r2, #0
 8009862:	2300      	movs	r3, #0
 8009864:	4620      	mov	r0, r4
 8009866:	4629      	mov	r1, r5
 8009868:	f7f7 f9be 	bl	8000be8 <__aeabi_dcmpeq>
 800986c:	b918      	cbnz	r0, 8009876 <__cvt+0xb8>
 800986e:	f1c6 0601 	rsb	r6, r6, #1
 8009872:	f8ca 6000 	str.w	r6, [sl]
 8009876:	f8da 3000 	ldr.w	r3, [sl]
 800987a:	4499      	add	r9, r3
 800987c:	e7d3      	b.n	8009826 <__cvt+0x68>
 800987e:	1c59      	adds	r1, r3, #1
 8009880:	9107      	str	r1, [sp, #28]
 8009882:	701a      	strb	r2, [r3, #0]
 8009884:	e7d9      	b.n	800983a <__cvt+0x7c>

08009886 <__exponent>:
 8009886:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009888:	2900      	cmp	r1, #0
 800988a:	bfb6      	itet	lt
 800988c:	232d      	movlt	r3, #45	@ 0x2d
 800988e:	232b      	movge	r3, #43	@ 0x2b
 8009890:	4249      	neglt	r1, r1
 8009892:	2909      	cmp	r1, #9
 8009894:	7002      	strb	r2, [r0, #0]
 8009896:	7043      	strb	r3, [r0, #1]
 8009898:	dd29      	ble.n	80098ee <__exponent+0x68>
 800989a:	f10d 0307 	add.w	r3, sp, #7
 800989e:	461d      	mov	r5, r3
 80098a0:	270a      	movs	r7, #10
 80098a2:	fbb1 f6f7 	udiv	r6, r1, r7
 80098a6:	461a      	mov	r2, r3
 80098a8:	fb07 1416 	mls	r4, r7, r6, r1
 80098ac:	3430      	adds	r4, #48	@ 0x30
 80098ae:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098b2:	460c      	mov	r4, r1
 80098b4:	2c63      	cmp	r4, #99	@ 0x63
 80098b6:	4631      	mov	r1, r6
 80098b8:	f103 33ff 	add.w	r3, r3, #4294967295
 80098bc:	dcf1      	bgt.n	80098a2 <__exponent+0x1c>
 80098be:	3130      	adds	r1, #48	@ 0x30
 80098c0:	1e94      	subs	r4, r2, #2
 80098c2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80098c6:	4623      	mov	r3, r4
 80098c8:	1c41      	adds	r1, r0, #1
 80098ca:	42ab      	cmp	r3, r5
 80098cc:	d30a      	bcc.n	80098e4 <__exponent+0x5e>
 80098ce:	f10d 0309 	add.w	r3, sp, #9
 80098d2:	1a9b      	subs	r3, r3, r2
 80098d4:	42ac      	cmp	r4, r5
 80098d6:	bf88      	it	hi
 80098d8:	2300      	movhi	r3, #0
 80098da:	3302      	adds	r3, #2
 80098dc:	4403      	add	r3, r0
 80098de:	1a18      	subs	r0, r3, r0
 80098e0:	b003      	add	sp, #12
 80098e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098e4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80098e8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80098ec:	e7ed      	b.n	80098ca <__exponent+0x44>
 80098ee:	2330      	movs	r3, #48	@ 0x30
 80098f0:	3130      	adds	r1, #48	@ 0x30
 80098f2:	7083      	strb	r3, [r0, #2]
 80098f4:	70c1      	strb	r1, [r0, #3]
 80098f6:	1d03      	adds	r3, r0, #4
 80098f8:	e7f1      	b.n	80098de <__exponent+0x58>
	...

080098fc <_printf_float>:
 80098fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009900:	b091      	sub	sp, #68	@ 0x44
 8009902:	460c      	mov	r4, r1
 8009904:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8009908:	4616      	mov	r6, r2
 800990a:	461f      	mov	r7, r3
 800990c:	4605      	mov	r5, r0
 800990e:	f000 ff03 	bl	800a718 <_localeconv_r>
 8009912:	6803      	ldr	r3, [r0, #0]
 8009914:	4618      	mov	r0, r3
 8009916:	9308      	str	r3, [sp, #32]
 8009918:	f7f6 fc86 	bl	8000228 <strlen>
 800991c:	2300      	movs	r3, #0
 800991e:	930e      	str	r3, [sp, #56]	@ 0x38
 8009920:	f8d8 3000 	ldr.w	r3, [r8]
 8009924:	9009      	str	r0, [sp, #36]	@ 0x24
 8009926:	3307      	adds	r3, #7
 8009928:	f023 0307 	bic.w	r3, r3, #7
 800992c:	f103 0208 	add.w	r2, r3, #8
 8009930:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009934:	f8d4 b000 	ldr.w	fp, [r4]
 8009938:	f8c8 2000 	str.w	r2, [r8]
 800993c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009940:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009944:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009946:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800994a:	f04f 32ff 	mov.w	r2, #4294967295
 800994e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009952:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009956:	4b9c      	ldr	r3, [pc, #624]	@ (8009bc8 <_printf_float+0x2cc>)
 8009958:	f7f7 f978 	bl	8000c4c <__aeabi_dcmpun>
 800995c:	bb70      	cbnz	r0, 80099bc <_printf_float+0xc0>
 800995e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009962:	f04f 32ff 	mov.w	r2, #4294967295
 8009966:	4b98      	ldr	r3, [pc, #608]	@ (8009bc8 <_printf_float+0x2cc>)
 8009968:	f7f7 f952 	bl	8000c10 <__aeabi_dcmple>
 800996c:	bb30      	cbnz	r0, 80099bc <_printf_float+0xc0>
 800996e:	2200      	movs	r2, #0
 8009970:	2300      	movs	r3, #0
 8009972:	4640      	mov	r0, r8
 8009974:	4649      	mov	r1, r9
 8009976:	f7f7 f941 	bl	8000bfc <__aeabi_dcmplt>
 800997a:	b110      	cbz	r0, 8009982 <_printf_float+0x86>
 800997c:	232d      	movs	r3, #45	@ 0x2d
 800997e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009982:	4a92      	ldr	r2, [pc, #584]	@ (8009bcc <_printf_float+0x2d0>)
 8009984:	4b92      	ldr	r3, [pc, #584]	@ (8009bd0 <_printf_float+0x2d4>)
 8009986:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800998a:	bf94      	ite	ls
 800998c:	4690      	movls	r8, r2
 800998e:	4698      	movhi	r8, r3
 8009990:	2303      	movs	r3, #3
 8009992:	f04f 0900 	mov.w	r9, #0
 8009996:	6123      	str	r3, [r4, #16]
 8009998:	f02b 0304 	bic.w	r3, fp, #4
 800999c:	6023      	str	r3, [r4, #0]
 800999e:	4633      	mov	r3, r6
 80099a0:	4621      	mov	r1, r4
 80099a2:	4628      	mov	r0, r5
 80099a4:	9700      	str	r7, [sp, #0]
 80099a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80099a8:	f000 f9d4 	bl	8009d54 <_printf_common>
 80099ac:	3001      	adds	r0, #1
 80099ae:	f040 8090 	bne.w	8009ad2 <_printf_float+0x1d6>
 80099b2:	f04f 30ff 	mov.w	r0, #4294967295
 80099b6:	b011      	add	sp, #68	@ 0x44
 80099b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099bc:	4642      	mov	r2, r8
 80099be:	464b      	mov	r3, r9
 80099c0:	4640      	mov	r0, r8
 80099c2:	4649      	mov	r1, r9
 80099c4:	f7f7 f942 	bl	8000c4c <__aeabi_dcmpun>
 80099c8:	b148      	cbz	r0, 80099de <_printf_float+0xe2>
 80099ca:	464b      	mov	r3, r9
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	bfb8      	it	lt
 80099d0:	232d      	movlt	r3, #45	@ 0x2d
 80099d2:	4a80      	ldr	r2, [pc, #512]	@ (8009bd4 <_printf_float+0x2d8>)
 80099d4:	bfb8      	it	lt
 80099d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80099da:	4b7f      	ldr	r3, [pc, #508]	@ (8009bd8 <_printf_float+0x2dc>)
 80099dc:	e7d3      	b.n	8009986 <_printf_float+0x8a>
 80099de:	6863      	ldr	r3, [r4, #4]
 80099e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80099e4:	1c5a      	adds	r2, r3, #1
 80099e6:	d13f      	bne.n	8009a68 <_printf_float+0x16c>
 80099e8:	2306      	movs	r3, #6
 80099ea:	6063      	str	r3, [r4, #4]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80099f2:	6023      	str	r3, [r4, #0]
 80099f4:	9206      	str	r2, [sp, #24]
 80099f6:	aa0e      	add	r2, sp, #56	@ 0x38
 80099f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80099fc:	aa0d      	add	r2, sp, #52	@ 0x34
 80099fe:	9203      	str	r2, [sp, #12]
 8009a00:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8009a04:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009a08:	6863      	ldr	r3, [r4, #4]
 8009a0a:	4642      	mov	r2, r8
 8009a0c:	9300      	str	r3, [sp, #0]
 8009a0e:	4628      	mov	r0, r5
 8009a10:	464b      	mov	r3, r9
 8009a12:	910a      	str	r1, [sp, #40]	@ 0x28
 8009a14:	f7ff fed3 	bl	80097be <__cvt>
 8009a18:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a1a:	4680      	mov	r8, r0
 8009a1c:	2947      	cmp	r1, #71	@ 0x47
 8009a1e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009a20:	d128      	bne.n	8009a74 <_printf_float+0x178>
 8009a22:	1cc8      	adds	r0, r1, #3
 8009a24:	db02      	blt.n	8009a2c <_printf_float+0x130>
 8009a26:	6863      	ldr	r3, [r4, #4]
 8009a28:	4299      	cmp	r1, r3
 8009a2a:	dd40      	ble.n	8009aae <_printf_float+0x1b2>
 8009a2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009a30:	fa5f fa8a 	uxtb.w	sl, sl
 8009a34:	4652      	mov	r2, sl
 8009a36:	3901      	subs	r1, #1
 8009a38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a3c:	910d      	str	r1, [sp, #52]	@ 0x34
 8009a3e:	f7ff ff22 	bl	8009886 <__exponent>
 8009a42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a44:	4681      	mov	r9, r0
 8009a46:	1813      	adds	r3, r2, r0
 8009a48:	2a01      	cmp	r2, #1
 8009a4a:	6123      	str	r3, [r4, #16]
 8009a4c:	dc02      	bgt.n	8009a54 <_printf_float+0x158>
 8009a4e:	6822      	ldr	r2, [r4, #0]
 8009a50:	07d2      	lsls	r2, r2, #31
 8009a52:	d501      	bpl.n	8009a58 <_printf_float+0x15c>
 8009a54:	3301      	adds	r3, #1
 8009a56:	6123      	str	r3, [r4, #16]
 8009a58:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d09e      	beq.n	800999e <_printf_float+0xa2>
 8009a60:	232d      	movs	r3, #45	@ 0x2d
 8009a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a66:	e79a      	b.n	800999e <_printf_float+0xa2>
 8009a68:	2947      	cmp	r1, #71	@ 0x47
 8009a6a:	d1bf      	bne.n	80099ec <_printf_float+0xf0>
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1bd      	bne.n	80099ec <_printf_float+0xf0>
 8009a70:	2301      	movs	r3, #1
 8009a72:	e7ba      	b.n	80099ea <_printf_float+0xee>
 8009a74:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009a78:	d9dc      	bls.n	8009a34 <_printf_float+0x138>
 8009a7a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009a7e:	d118      	bne.n	8009ab2 <_printf_float+0x1b6>
 8009a80:	2900      	cmp	r1, #0
 8009a82:	6863      	ldr	r3, [r4, #4]
 8009a84:	dd0b      	ble.n	8009a9e <_printf_float+0x1a2>
 8009a86:	6121      	str	r1, [r4, #16]
 8009a88:	b913      	cbnz	r3, 8009a90 <_printf_float+0x194>
 8009a8a:	6822      	ldr	r2, [r4, #0]
 8009a8c:	07d0      	lsls	r0, r2, #31
 8009a8e:	d502      	bpl.n	8009a96 <_printf_float+0x19a>
 8009a90:	3301      	adds	r3, #1
 8009a92:	440b      	add	r3, r1
 8009a94:	6123      	str	r3, [r4, #16]
 8009a96:	f04f 0900 	mov.w	r9, #0
 8009a9a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009a9c:	e7dc      	b.n	8009a58 <_printf_float+0x15c>
 8009a9e:	b913      	cbnz	r3, 8009aa6 <_printf_float+0x1aa>
 8009aa0:	6822      	ldr	r2, [r4, #0]
 8009aa2:	07d2      	lsls	r2, r2, #31
 8009aa4:	d501      	bpl.n	8009aaa <_printf_float+0x1ae>
 8009aa6:	3302      	adds	r3, #2
 8009aa8:	e7f4      	b.n	8009a94 <_printf_float+0x198>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	e7f2      	b.n	8009a94 <_printf_float+0x198>
 8009aae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009ab2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ab4:	4299      	cmp	r1, r3
 8009ab6:	db05      	blt.n	8009ac4 <_printf_float+0x1c8>
 8009ab8:	6823      	ldr	r3, [r4, #0]
 8009aba:	6121      	str	r1, [r4, #16]
 8009abc:	07d8      	lsls	r0, r3, #31
 8009abe:	d5ea      	bpl.n	8009a96 <_printf_float+0x19a>
 8009ac0:	1c4b      	adds	r3, r1, #1
 8009ac2:	e7e7      	b.n	8009a94 <_printf_float+0x198>
 8009ac4:	2900      	cmp	r1, #0
 8009ac6:	bfcc      	ite	gt
 8009ac8:	2201      	movgt	r2, #1
 8009aca:	f1c1 0202 	rsble	r2, r1, #2
 8009ace:	4413      	add	r3, r2
 8009ad0:	e7e0      	b.n	8009a94 <_printf_float+0x198>
 8009ad2:	6823      	ldr	r3, [r4, #0]
 8009ad4:	055a      	lsls	r2, r3, #21
 8009ad6:	d407      	bmi.n	8009ae8 <_printf_float+0x1ec>
 8009ad8:	6923      	ldr	r3, [r4, #16]
 8009ada:	4642      	mov	r2, r8
 8009adc:	4631      	mov	r1, r6
 8009ade:	4628      	mov	r0, r5
 8009ae0:	47b8      	blx	r7
 8009ae2:	3001      	adds	r0, #1
 8009ae4:	d12b      	bne.n	8009b3e <_printf_float+0x242>
 8009ae6:	e764      	b.n	80099b2 <_printf_float+0xb6>
 8009ae8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009aec:	f240 80dc 	bls.w	8009ca8 <_printf_float+0x3ac>
 8009af0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009af4:	2200      	movs	r2, #0
 8009af6:	2300      	movs	r3, #0
 8009af8:	f7f7 f876 	bl	8000be8 <__aeabi_dcmpeq>
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d033      	beq.n	8009b68 <_printf_float+0x26c>
 8009b00:	2301      	movs	r3, #1
 8009b02:	4631      	mov	r1, r6
 8009b04:	4628      	mov	r0, r5
 8009b06:	4a35      	ldr	r2, [pc, #212]	@ (8009bdc <_printf_float+0x2e0>)
 8009b08:	47b8      	blx	r7
 8009b0a:	3001      	adds	r0, #1
 8009b0c:	f43f af51 	beq.w	80099b2 <_printf_float+0xb6>
 8009b10:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8009b14:	4543      	cmp	r3, r8
 8009b16:	db02      	blt.n	8009b1e <_printf_float+0x222>
 8009b18:	6823      	ldr	r3, [r4, #0]
 8009b1a:	07d8      	lsls	r0, r3, #31
 8009b1c:	d50f      	bpl.n	8009b3e <_printf_float+0x242>
 8009b1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b22:	4631      	mov	r1, r6
 8009b24:	4628      	mov	r0, r5
 8009b26:	47b8      	blx	r7
 8009b28:	3001      	adds	r0, #1
 8009b2a:	f43f af42 	beq.w	80099b2 <_printf_float+0xb6>
 8009b2e:	f04f 0900 	mov.w	r9, #0
 8009b32:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b36:	f104 0a1a 	add.w	sl, r4, #26
 8009b3a:	45c8      	cmp	r8, r9
 8009b3c:	dc09      	bgt.n	8009b52 <_printf_float+0x256>
 8009b3e:	6823      	ldr	r3, [r4, #0]
 8009b40:	079b      	lsls	r3, r3, #30
 8009b42:	f100 8102 	bmi.w	8009d4a <_printf_float+0x44e>
 8009b46:	68e0      	ldr	r0, [r4, #12]
 8009b48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b4a:	4298      	cmp	r0, r3
 8009b4c:	bfb8      	it	lt
 8009b4e:	4618      	movlt	r0, r3
 8009b50:	e731      	b.n	80099b6 <_printf_float+0xba>
 8009b52:	2301      	movs	r3, #1
 8009b54:	4652      	mov	r2, sl
 8009b56:	4631      	mov	r1, r6
 8009b58:	4628      	mov	r0, r5
 8009b5a:	47b8      	blx	r7
 8009b5c:	3001      	adds	r0, #1
 8009b5e:	f43f af28 	beq.w	80099b2 <_printf_float+0xb6>
 8009b62:	f109 0901 	add.w	r9, r9, #1
 8009b66:	e7e8      	b.n	8009b3a <_printf_float+0x23e>
 8009b68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	dc38      	bgt.n	8009be0 <_printf_float+0x2e4>
 8009b6e:	2301      	movs	r3, #1
 8009b70:	4631      	mov	r1, r6
 8009b72:	4628      	mov	r0, r5
 8009b74:	4a19      	ldr	r2, [pc, #100]	@ (8009bdc <_printf_float+0x2e0>)
 8009b76:	47b8      	blx	r7
 8009b78:	3001      	adds	r0, #1
 8009b7a:	f43f af1a 	beq.w	80099b2 <_printf_float+0xb6>
 8009b7e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8009b82:	ea59 0303 	orrs.w	r3, r9, r3
 8009b86:	d102      	bne.n	8009b8e <_printf_float+0x292>
 8009b88:	6823      	ldr	r3, [r4, #0]
 8009b8a:	07d9      	lsls	r1, r3, #31
 8009b8c:	d5d7      	bpl.n	8009b3e <_printf_float+0x242>
 8009b8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009b92:	4631      	mov	r1, r6
 8009b94:	4628      	mov	r0, r5
 8009b96:	47b8      	blx	r7
 8009b98:	3001      	adds	r0, #1
 8009b9a:	f43f af0a 	beq.w	80099b2 <_printf_float+0xb6>
 8009b9e:	f04f 0a00 	mov.w	sl, #0
 8009ba2:	f104 0b1a 	add.w	fp, r4, #26
 8009ba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ba8:	425b      	negs	r3, r3
 8009baa:	4553      	cmp	r3, sl
 8009bac:	dc01      	bgt.n	8009bb2 <_printf_float+0x2b6>
 8009bae:	464b      	mov	r3, r9
 8009bb0:	e793      	b.n	8009ada <_printf_float+0x1de>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	465a      	mov	r2, fp
 8009bb6:	4631      	mov	r1, r6
 8009bb8:	4628      	mov	r0, r5
 8009bba:	47b8      	blx	r7
 8009bbc:	3001      	adds	r0, #1
 8009bbe:	f43f aef8 	beq.w	80099b2 <_printf_float+0xb6>
 8009bc2:	f10a 0a01 	add.w	sl, sl, #1
 8009bc6:	e7ee      	b.n	8009ba6 <_printf_float+0x2aa>
 8009bc8:	7fefffff 	.word	0x7fefffff
 8009bcc:	08010f4e 	.word	0x08010f4e
 8009bd0:	08010f52 	.word	0x08010f52
 8009bd4:	08010f56 	.word	0x08010f56
 8009bd8:	08010f5a 	.word	0x08010f5a
 8009bdc:	08010f5e 	.word	0x08010f5e
 8009be0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009be2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009be6:	4553      	cmp	r3, sl
 8009be8:	bfa8      	it	ge
 8009bea:	4653      	movge	r3, sl
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	4699      	mov	r9, r3
 8009bf0:	dc36      	bgt.n	8009c60 <_printf_float+0x364>
 8009bf2:	f04f 0b00 	mov.w	fp, #0
 8009bf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bfa:	f104 021a 	add.w	r2, r4, #26
 8009bfe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c00:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c02:	eba3 0309 	sub.w	r3, r3, r9
 8009c06:	455b      	cmp	r3, fp
 8009c08:	dc31      	bgt.n	8009c6e <_printf_float+0x372>
 8009c0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c0c:	459a      	cmp	sl, r3
 8009c0e:	dc3a      	bgt.n	8009c86 <_printf_float+0x38a>
 8009c10:	6823      	ldr	r3, [r4, #0]
 8009c12:	07da      	lsls	r2, r3, #31
 8009c14:	d437      	bmi.n	8009c86 <_printf_float+0x38a>
 8009c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c18:	ebaa 0903 	sub.w	r9, sl, r3
 8009c1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c1e:	ebaa 0303 	sub.w	r3, sl, r3
 8009c22:	4599      	cmp	r9, r3
 8009c24:	bfa8      	it	ge
 8009c26:	4699      	movge	r9, r3
 8009c28:	f1b9 0f00 	cmp.w	r9, #0
 8009c2c:	dc33      	bgt.n	8009c96 <_printf_float+0x39a>
 8009c2e:	f04f 0800 	mov.w	r8, #0
 8009c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c36:	f104 0b1a 	add.w	fp, r4, #26
 8009c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c3c:	ebaa 0303 	sub.w	r3, sl, r3
 8009c40:	eba3 0309 	sub.w	r3, r3, r9
 8009c44:	4543      	cmp	r3, r8
 8009c46:	f77f af7a 	ble.w	8009b3e <_printf_float+0x242>
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	465a      	mov	r2, fp
 8009c4e:	4631      	mov	r1, r6
 8009c50:	4628      	mov	r0, r5
 8009c52:	47b8      	blx	r7
 8009c54:	3001      	adds	r0, #1
 8009c56:	f43f aeac 	beq.w	80099b2 <_printf_float+0xb6>
 8009c5a:	f108 0801 	add.w	r8, r8, #1
 8009c5e:	e7ec      	b.n	8009c3a <_printf_float+0x33e>
 8009c60:	4642      	mov	r2, r8
 8009c62:	4631      	mov	r1, r6
 8009c64:	4628      	mov	r0, r5
 8009c66:	47b8      	blx	r7
 8009c68:	3001      	adds	r0, #1
 8009c6a:	d1c2      	bne.n	8009bf2 <_printf_float+0x2f6>
 8009c6c:	e6a1      	b.n	80099b2 <_printf_float+0xb6>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	4631      	mov	r1, r6
 8009c72:	4628      	mov	r0, r5
 8009c74:	920a      	str	r2, [sp, #40]	@ 0x28
 8009c76:	47b8      	blx	r7
 8009c78:	3001      	adds	r0, #1
 8009c7a:	f43f ae9a 	beq.w	80099b2 <_printf_float+0xb6>
 8009c7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c80:	f10b 0b01 	add.w	fp, fp, #1
 8009c84:	e7bb      	b.n	8009bfe <_printf_float+0x302>
 8009c86:	4631      	mov	r1, r6
 8009c88:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	47b8      	blx	r7
 8009c90:	3001      	adds	r0, #1
 8009c92:	d1c0      	bne.n	8009c16 <_printf_float+0x31a>
 8009c94:	e68d      	b.n	80099b2 <_printf_float+0xb6>
 8009c96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c98:	464b      	mov	r3, r9
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	4442      	add	r2, r8
 8009ca0:	47b8      	blx	r7
 8009ca2:	3001      	adds	r0, #1
 8009ca4:	d1c3      	bne.n	8009c2e <_printf_float+0x332>
 8009ca6:	e684      	b.n	80099b2 <_printf_float+0xb6>
 8009ca8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8009cac:	f1ba 0f01 	cmp.w	sl, #1
 8009cb0:	dc01      	bgt.n	8009cb6 <_printf_float+0x3ba>
 8009cb2:	07db      	lsls	r3, r3, #31
 8009cb4:	d536      	bpl.n	8009d24 <_printf_float+0x428>
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	4642      	mov	r2, r8
 8009cba:	4631      	mov	r1, r6
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	47b8      	blx	r7
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	f43f ae76 	beq.w	80099b2 <_printf_float+0xb6>
 8009cc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009cca:	4631      	mov	r1, r6
 8009ccc:	4628      	mov	r0, r5
 8009cce:	47b8      	blx	r7
 8009cd0:	3001      	adds	r0, #1
 8009cd2:	f43f ae6e 	beq.w	80099b2 <_printf_float+0xb6>
 8009cd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009cda:	2200      	movs	r2, #0
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ce2:	f7f6 ff81 	bl	8000be8 <__aeabi_dcmpeq>
 8009ce6:	b9c0      	cbnz	r0, 8009d1a <_printf_float+0x41e>
 8009ce8:	4653      	mov	r3, sl
 8009cea:	f108 0201 	add.w	r2, r8, #1
 8009cee:	4631      	mov	r1, r6
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	47b8      	blx	r7
 8009cf4:	3001      	adds	r0, #1
 8009cf6:	d10c      	bne.n	8009d12 <_printf_float+0x416>
 8009cf8:	e65b      	b.n	80099b2 <_printf_float+0xb6>
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	465a      	mov	r2, fp
 8009cfe:	4631      	mov	r1, r6
 8009d00:	4628      	mov	r0, r5
 8009d02:	47b8      	blx	r7
 8009d04:	3001      	adds	r0, #1
 8009d06:	f43f ae54 	beq.w	80099b2 <_printf_float+0xb6>
 8009d0a:	f108 0801 	add.w	r8, r8, #1
 8009d0e:	45d0      	cmp	r8, sl
 8009d10:	dbf3      	blt.n	8009cfa <_printf_float+0x3fe>
 8009d12:	464b      	mov	r3, r9
 8009d14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d18:	e6e0      	b.n	8009adc <_printf_float+0x1e0>
 8009d1a:	f04f 0800 	mov.w	r8, #0
 8009d1e:	f104 0b1a 	add.w	fp, r4, #26
 8009d22:	e7f4      	b.n	8009d0e <_printf_float+0x412>
 8009d24:	2301      	movs	r3, #1
 8009d26:	4642      	mov	r2, r8
 8009d28:	e7e1      	b.n	8009cee <_printf_float+0x3f2>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	464a      	mov	r2, r9
 8009d2e:	4631      	mov	r1, r6
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b8      	blx	r7
 8009d34:	3001      	adds	r0, #1
 8009d36:	f43f ae3c 	beq.w	80099b2 <_printf_float+0xb6>
 8009d3a:	f108 0801 	add.w	r8, r8, #1
 8009d3e:	68e3      	ldr	r3, [r4, #12]
 8009d40:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009d42:	1a5b      	subs	r3, r3, r1
 8009d44:	4543      	cmp	r3, r8
 8009d46:	dcf0      	bgt.n	8009d2a <_printf_float+0x42e>
 8009d48:	e6fd      	b.n	8009b46 <_printf_float+0x24a>
 8009d4a:	f04f 0800 	mov.w	r8, #0
 8009d4e:	f104 0919 	add.w	r9, r4, #25
 8009d52:	e7f4      	b.n	8009d3e <_printf_float+0x442>

08009d54 <_printf_common>:
 8009d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d58:	4616      	mov	r6, r2
 8009d5a:	4698      	mov	r8, r3
 8009d5c:	688a      	ldr	r2, [r1, #8]
 8009d5e:	690b      	ldr	r3, [r1, #16]
 8009d60:	4607      	mov	r7, r0
 8009d62:	4293      	cmp	r3, r2
 8009d64:	bfb8      	it	lt
 8009d66:	4613      	movlt	r3, r2
 8009d68:	6033      	str	r3, [r6, #0]
 8009d6a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d6e:	460c      	mov	r4, r1
 8009d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d74:	b10a      	cbz	r2, 8009d7a <_printf_common+0x26>
 8009d76:	3301      	adds	r3, #1
 8009d78:	6033      	str	r3, [r6, #0]
 8009d7a:	6823      	ldr	r3, [r4, #0]
 8009d7c:	0699      	lsls	r1, r3, #26
 8009d7e:	bf42      	ittt	mi
 8009d80:	6833      	ldrmi	r3, [r6, #0]
 8009d82:	3302      	addmi	r3, #2
 8009d84:	6033      	strmi	r3, [r6, #0]
 8009d86:	6825      	ldr	r5, [r4, #0]
 8009d88:	f015 0506 	ands.w	r5, r5, #6
 8009d8c:	d106      	bne.n	8009d9c <_printf_common+0x48>
 8009d8e:	f104 0a19 	add.w	sl, r4, #25
 8009d92:	68e3      	ldr	r3, [r4, #12]
 8009d94:	6832      	ldr	r2, [r6, #0]
 8009d96:	1a9b      	subs	r3, r3, r2
 8009d98:	42ab      	cmp	r3, r5
 8009d9a:	dc2b      	bgt.n	8009df4 <_printf_common+0xa0>
 8009d9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009da0:	6822      	ldr	r2, [r4, #0]
 8009da2:	3b00      	subs	r3, #0
 8009da4:	bf18      	it	ne
 8009da6:	2301      	movne	r3, #1
 8009da8:	0692      	lsls	r2, r2, #26
 8009daa:	d430      	bmi.n	8009e0e <_printf_common+0xba>
 8009dac:	4641      	mov	r1, r8
 8009dae:	4638      	mov	r0, r7
 8009db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009db4:	47c8      	blx	r9
 8009db6:	3001      	adds	r0, #1
 8009db8:	d023      	beq.n	8009e02 <_printf_common+0xae>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	6922      	ldr	r2, [r4, #16]
 8009dbe:	f003 0306 	and.w	r3, r3, #6
 8009dc2:	2b04      	cmp	r3, #4
 8009dc4:	bf14      	ite	ne
 8009dc6:	2500      	movne	r5, #0
 8009dc8:	6833      	ldreq	r3, [r6, #0]
 8009dca:	f04f 0600 	mov.w	r6, #0
 8009dce:	bf08      	it	eq
 8009dd0:	68e5      	ldreq	r5, [r4, #12]
 8009dd2:	f104 041a 	add.w	r4, r4, #26
 8009dd6:	bf08      	it	eq
 8009dd8:	1aed      	subeq	r5, r5, r3
 8009dda:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8009dde:	bf08      	it	eq
 8009de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009de4:	4293      	cmp	r3, r2
 8009de6:	bfc4      	itt	gt
 8009de8:	1a9b      	subgt	r3, r3, r2
 8009dea:	18ed      	addgt	r5, r5, r3
 8009dec:	42b5      	cmp	r5, r6
 8009dee:	d11a      	bne.n	8009e26 <_printf_common+0xd2>
 8009df0:	2000      	movs	r0, #0
 8009df2:	e008      	b.n	8009e06 <_printf_common+0xb2>
 8009df4:	2301      	movs	r3, #1
 8009df6:	4652      	mov	r2, sl
 8009df8:	4641      	mov	r1, r8
 8009dfa:	4638      	mov	r0, r7
 8009dfc:	47c8      	blx	r9
 8009dfe:	3001      	adds	r0, #1
 8009e00:	d103      	bne.n	8009e0a <_printf_common+0xb6>
 8009e02:	f04f 30ff 	mov.w	r0, #4294967295
 8009e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e0a:	3501      	adds	r5, #1
 8009e0c:	e7c1      	b.n	8009d92 <_printf_common+0x3e>
 8009e0e:	2030      	movs	r0, #48	@ 0x30
 8009e10:	18e1      	adds	r1, r4, r3
 8009e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e16:	1c5a      	adds	r2, r3, #1
 8009e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e1c:	4422      	add	r2, r4
 8009e1e:	3302      	adds	r3, #2
 8009e20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e24:	e7c2      	b.n	8009dac <_printf_common+0x58>
 8009e26:	2301      	movs	r3, #1
 8009e28:	4622      	mov	r2, r4
 8009e2a:	4641      	mov	r1, r8
 8009e2c:	4638      	mov	r0, r7
 8009e2e:	47c8      	blx	r9
 8009e30:	3001      	adds	r0, #1
 8009e32:	d0e6      	beq.n	8009e02 <_printf_common+0xae>
 8009e34:	3601      	adds	r6, #1
 8009e36:	e7d9      	b.n	8009dec <_printf_common+0x98>

08009e38 <_printf_i>:
 8009e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e3c:	7e0f      	ldrb	r7, [r1, #24]
 8009e3e:	4691      	mov	r9, r2
 8009e40:	2f78      	cmp	r7, #120	@ 0x78
 8009e42:	4680      	mov	r8, r0
 8009e44:	460c      	mov	r4, r1
 8009e46:	469a      	mov	sl, r3
 8009e48:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e4e:	d807      	bhi.n	8009e60 <_printf_i+0x28>
 8009e50:	2f62      	cmp	r7, #98	@ 0x62
 8009e52:	d80a      	bhi.n	8009e6a <_printf_i+0x32>
 8009e54:	2f00      	cmp	r7, #0
 8009e56:	f000 80d3 	beq.w	800a000 <_printf_i+0x1c8>
 8009e5a:	2f58      	cmp	r7, #88	@ 0x58
 8009e5c:	f000 80ba 	beq.w	8009fd4 <_printf_i+0x19c>
 8009e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e68:	e03a      	b.n	8009ee0 <_printf_i+0xa8>
 8009e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e6e:	2b15      	cmp	r3, #21
 8009e70:	d8f6      	bhi.n	8009e60 <_printf_i+0x28>
 8009e72:	a101      	add	r1, pc, #4	@ (adr r1, 8009e78 <_printf_i+0x40>)
 8009e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e78:	08009ed1 	.word	0x08009ed1
 8009e7c:	08009ee5 	.word	0x08009ee5
 8009e80:	08009e61 	.word	0x08009e61
 8009e84:	08009e61 	.word	0x08009e61
 8009e88:	08009e61 	.word	0x08009e61
 8009e8c:	08009e61 	.word	0x08009e61
 8009e90:	08009ee5 	.word	0x08009ee5
 8009e94:	08009e61 	.word	0x08009e61
 8009e98:	08009e61 	.word	0x08009e61
 8009e9c:	08009e61 	.word	0x08009e61
 8009ea0:	08009e61 	.word	0x08009e61
 8009ea4:	08009fe7 	.word	0x08009fe7
 8009ea8:	08009f0f 	.word	0x08009f0f
 8009eac:	08009fa1 	.word	0x08009fa1
 8009eb0:	08009e61 	.word	0x08009e61
 8009eb4:	08009e61 	.word	0x08009e61
 8009eb8:	0800a009 	.word	0x0800a009
 8009ebc:	08009e61 	.word	0x08009e61
 8009ec0:	08009f0f 	.word	0x08009f0f
 8009ec4:	08009e61 	.word	0x08009e61
 8009ec8:	08009e61 	.word	0x08009e61
 8009ecc:	08009fa9 	.word	0x08009fa9
 8009ed0:	6833      	ldr	r3, [r6, #0]
 8009ed2:	1d1a      	adds	r2, r3, #4
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6032      	str	r2, [r6, #0]
 8009ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ee0:	2301      	movs	r3, #1
 8009ee2:	e09e      	b.n	800a022 <_printf_i+0x1ea>
 8009ee4:	6833      	ldr	r3, [r6, #0]
 8009ee6:	6820      	ldr	r0, [r4, #0]
 8009ee8:	1d19      	adds	r1, r3, #4
 8009eea:	6031      	str	r1, [r6, #0]
 8009eec:	0606      	lsls	r6, r0, #24
 8009eee:	d501      	bpl.n	8009ef4 <_printf_i+0xbc>
 8009ef0:	681d      	ldr	r5, [r3, #0]
 8009ef2:	e003      	b.n	8009efc <_printf_i+0xc4>
 8009ef4:	0645      	lsls	r5, r0, #25
 8009ef6:	d5fb      	bpl.n	8009ef0 <_printf_i+0xb8>
 8009ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009efc:	2d00      	cmp	r5, #0
 8009efe:	da03      	bge.n	8009f08 <_printf_i+0xd0>
 8009f00:	232d      	movs	r3, #45	@ 0x2d
 8009f02:	426d      	negs	r5, r5
 8009f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f08:	230a      	movs	r3, #10
 8009f0a:	4859      	ldr	r0, [pc, #356]	@ (800a070 <_printf_i+0x238>)
 8009f0c:	e011      	b.n	8009f32 <_printf_i+0xfa>
 8009f0e:	6821      	ldr	r1, [r4, #0]
 8009f10:	6833      	ldr	r3, [r6, #0]
 8009f12:	0608      	lsls	r0, r1, #24
 8009f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f18:	d402      	bmi.n	8009f20 <_printf_i+0xe8>
 8009f1a:	0649      	lsls	r1, r1, #25
 8009f1c:	bf48      	it	mi
 8009f1e:	b2ad      	uxthmi	r5, r5
 8009f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f22:	6033      	str	r3, [r6, #0]
 8009f24:	bf14      	ite	ne
 8009f26:	230a      	movne	r3, #10
 8009f28:	2308      	moveq	r3, #8
 8009f2a:	4851      	ldr	r0, [pc, #324]	@ (800a070 <_printf_i+0x238>)
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f32:	6866      	ldr	r6, [r4, #4]
 8009f34:	2e00      	cmp	r6, #0
 8009f36:	bfa8      	it	ge
 8009f38:	6821      	ldrge	r1, [r4, #0]
 8009f3a:	60a6      	str	r6, [r4, #8]
 8009f3c:	bfa4      	itt	ge
 8009f3e:	f021 0104 	bicge.w	r1, r1, #4
 8009f42:	6021      	strge	r1, [r4, #0]
 8009f44:	b90d      	cbnz	r5, 8009f4a <_printf_i+0x112>
 8009f46:	2e00      	cmp	r6, #0
 8009f48:	d04b      	beq.n	8009fe2 <_printf_i+0x1aa>
 8009f4a:	4616      	mov	r6, r2
 8009f4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f50:	fb03 5711 	mls	r7, r3, r1, r5
 8009f54:	5dc7      	ldrb	r7, [r0, r7]
 8009f56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f5a:	462f      	mov	r7, r5
 8009f5c:	42bb      	cmp	r3, r7
 8009f5e:	460d      	mov	r5, r1
 8009f60:	d9f4      	bls.n	8009f4c <_printf_i+0x114>
 8009f62:	2b08      	cmp	r3, #8
 8009f64:	d10b      	bne.n	8009f7e <_printf_i+0x146>
 8009f66:	6823      	ldr	r3, [r4, #0]
 8009f68:	07df      	lsls	r7, r3, #31
 8009f6a:	d508      	bpl.n	8009f7e <_printf_i+0x146>
 8009f6c:	6923      	ldr	r3, [r4, #16]
 8009f6e:	6861      	ldr	r1, [r4, #4]
 8009f70:	4299      	cmp	r1, r3
 8009f72:	bfde      	ittt	le
 8009f74:	2330      	movle	r3, #48	@ 0x30
 8009f76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f7e:	1b92      	subs	r2, r2, r6
 8009f80:	6122      	str	r2, [r4, #16]
 8009f82:	464b      	mov	r3, r9
 8009f84:	4621      	mov	r1, r4
 8009f86:	4640      	mov	r0, r8
 8009f88:	f8cd a000 	str.w	sl, [sp]
 8009f8c:	aa03      	add	r2, sp, #12
 8009f8e:	f7ff fee1 	bl	8009d54 <_printf_common>
 8009f92:	3001      	adds	r0, #1
 8009f94:	d14a      	bne.n	800a02c <_printf_i+0x1f4>
 8009f96:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9a:	b004      	add	sp, #16
 8009f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa0:	6823      	ldr	r3, [r4, #0]
 8009fa2:	f043 0320 	orr.w	r3, r3, #32
 8009fa6:	6023      	str	r3, [r4, #0]
 8009fa8:	2778      	movs	r7, #120	@ 0x78
 8009faa:	4832      	ldr	r0, [pc, #200]	@ (800a074 <_printf_i+0x23c>)
 8009fac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	6831      	ldr	r1, [r6, #0]
 8009fb4:	061f      	lsls	r7, r3, #24
 8009fb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fba:	d402      	bmi.n	8009fc2 <_printf_i+0x18a>
 8009fbc:	065f      	lsls	r7, r3, #25
 8009fbe:	bf48      	it	mi
 8009fc0:	b2ad      	uxthmi	r5, r5
 8009fc2:	6031      	str	r1, [r6, #0]
 8009fc4:	07d9      	lsls	r1, r3, #31
 8009fc6:	bf44      	itt	mi
 8009fc8:	f043 0320 	orrmi.w	r3, r3, #32
 8009fcc:	6023      	strmi	r3, [r4, #0]
 8009fce:	b11d      	cbz	r5, 8009fd8 <_printf_i+0x1a0>
 8009fd0:	2310      	movs	r3, #16
 8009fd2:	e7ab      	b.n	8009f2c <_printf_i+0xf4>
 8009fd4:	4826      	ldr	r0, [pc, #152]	@ (800a070 <_printf_i+0x238>)
 8009fd6:	e7e9      	b.n	8009fac <_printf_i+0x174>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	f023 0320 	bic.w	r3, r3, #32
 8009fde:	6023      	str	r3, [r4, #0]
 8009fe0:	e7f6      	b.n	8009fd0 <_printf_i+0x198>
 8009fe2:	4616      	mov	r6, r2
 8009fe4:	e7bd      	b.n	8009f62 <_printf_i+0x12a>
 8009fe6:	6833      	ldr	r3, [r6, #0]
 8009fe8:	6825      	ldr	r5, [r4, #0]
 8009fea:	1d18      	adds	r0, r3, #4
 8009fec:	6961      	ldr	r1, [r4, #20]
 8009fee:	6030      	str	r0, [r6, #0]
 8009ff0:	062e      	lsls	r6, r5, #24
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	d501      	bpl.n	8009ffa <_printf_i+0x1c2>
 8009ff6:	6019      	str	r1, [r3, #0]
 8009ff8:	e002      	b.n	800a000 <_printf_i+0x1c8>
 8009ffa:	0668      	lsls	r0, r5, #25
 8009ffc:	d5fb      	bpl.n	8009ff6 <_printf_i+0x1be>
 8009ffe:	8019      	strh	r1, [r3, #0]
 800a000:	2300      	movs	r3, #0
 800a002:	4616      	mov	r6, r2
 800a004:	6123      	str	r3, [r4, #16]
 800a006:	e7bc      	b.n	8009f82 <_printf_i+0x14a>
 800a008:	6833      	ldr	r3, [r6, #0]
 800a00a:	2100      	movs	r1, #0
 800a00c:	1d1a      	adds	r2, r3, #4
 800a00e:	6032      	str	r2, [r6, #0]
 800a010:	681e      	ldr	r6, [r3, #0]
 800a012:	6862      	ldr	r2, [r4, #4]
 800a014:	4630      	mov	r0, r6
 800a016:	f000 fbf6 	bl	800a806 <memchr>
 800a01a:	b108      	cbz	r0, 800a020 <_printf_i+0x1e8>
 800a01c:	1b80      	subs	r0, r0, r6
 800a01e:	6060      	str	r0, [r4, #4]
 800a020:	6863      	ldr	r3, [r4, #4]
 800a022:	6123      	str	r3, [r4, #16]
 800a024:	2300      	movs	r3, #0
 800a026:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a02a:	e7aa      	b.n	8009f82 <_printf_i+0x14a>
 800a02c:	4632      	mov	r2, r6
 800a02e:	4649      	mov	r1, r9
 800a030:	4640      	mov	r0, r8
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	47d0      	blx	sl
 800a036:	3001      	adds	r0, #1
 800a038:	d0ad      	beq.n	8009f96 <_printf_i+0x15e>
 800a03a:	6823      	ldr	r3, [r4, #0]
 800a03c:	079b      	lsls	r3, r3, #30
 800a03e:	d413      	bmi.n	800a068 <_printf_i+0x230>
 800a040:	68e0      	ldr	r0, [r4, #12]
 800a042:	9b03      	ldr	r3, [sp, #12]
 800a044:	4298      	cmp	r0, r3
 800a046:	bfb8      	it	lt
 800a048:	4618      	movlt	r0, r3
 800a04a:	e7a6      	b.n	8009f9a <_printf_i+0x162>
 800a04c:	2301      	movs	r3, #1
 800a04e:	4632      	mov	r2, r6
 800a050:	4649      	mov	r1, r9
 800a052:	4640      	mov	r0, r8
 800a054:	47d0      	blx	sl
 800a056:	3001      	adds	r0, #1
 800a058:	d09d      	beq.n	8009f96 <_printf_i+0x15e>
 800a05a:	3501      	adds	r5, #1
 800a05c:	68e3      	ldr	r3, [r4, #12]
 800a05e:	9903      	ldr	r1, [sp, #12]
 800a060:	1a5b      	subs	r3, r3, r1
 800a062:	42ab      	cmp	r3, r5
 800a064:	dcf2      	bgt.n	800a04c <_printf_i+0x214>
 800a066:	e7eb      	b.n	800a040 <_printf_i+0x208>
 800a068:	2500      	movs	r5, #0
 800a06a:	f104 0619 	add.w	r6, r4, #25
 800a06e:	e7f5      	b.n	800a05c <_printf_i+0x224>
 800a070:	08010f60 	.word	0x08010f60
 800a074:	08010f71 	.word	0x08010f71

0800a078 <_scanf_float>:
 800a078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a07c:	b087      	sub	sp, #28
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	688b      	ldr	r3, [r1, #8]
 800a082:	4617      	mov	r7, r2
 800a084:	1e5a      	subs	r2, r3, #1
 800a086:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a08a:	bf82      	ittt	hi
 800a08c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a090:	eb03 0b05 	addhi.w	fp, r3, r5
 800a094:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a098:	460a      	mov	r2, r1
 800a09a:	f04f 0500 	mov.w	r5, #0
 800a09e:	bf88      	it	hi
 800a0a0:	608b      	strhi	r3, [r1, #8]
 800a0a2:	680b      	ldr	r3, [r1, #0]
 800a0a4:	4680      	mov	r8, r0
 800a0a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a0aa:	f842 3b1c 	str.w	r3, [r2], #28
 800a0ae:	460c      	mov	r4, r1
 800a0b0:	bf98      	it	ls
 800a0b2:	f04f 0b00 	movls.w	fp, #0
 800a0b6:	4616      	mov	r6, r2
 800a0b8:	46aa      	mov	sl, r5
 800a0ba:	46a9      	mov	r9, r5
 800a0bc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a0c0:	9201      	str	r2, [sp, #4]
 800a0c2:	9502      	str	r5, [sp, #8]
 800a0c4:	68a2      	ldr	r2, [r4, #8]
 800a0c6:	b152      	cbz	r2, 800a0de <_scanf_float+0x66>
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	781b      	ldrb	r3, [r3, #0]
 800a0cc:	2b4e      	cmp	r3, #78	@ 0x4e
 800a0ce:	d865      	bhi.n	800a19c <_scanf_float+0x124>
 800a0d0:	2b40      	cmp	r3, #64	@ 0x40
 800a0d2:	d83d      	bhi.n	800a150 <_scanf_float+0xd8>
 800a0d4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a0d8:	b2c8      	uxtb	r0, r1
 800a0da:	280e      	cmp	r0, #14
 800a0dc:	d93b      	bls.n	800a156 <_scanf_float+0xde>
 800a0de:	f1b9 0f00 	cmp.w	r9, #0
 800a0e2:	d003      	beq.n	800a0ec <_scanf_float+0x74>
 800a0e4:	6823      	ldr	r3, [r4, #0]
 800a0e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0ea:	6023      	str	r3, [r4, #0]
 800a0ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a0f0:	f1ba 0f01 	cmp.w	sl, #1
 800a0f4:	f200 8118 	bhi.w	800a328 <_scanf_float+0x2b0>
 800a0f8:	9b01      	ldr	r3, [sp, #4]
 800a0fa:	429e      	cmp	r6, r3
 800a0fc:	f200 8109 	bhi.w	800a312 <_scanf_float+0x29a>
 800a100:	2001      	movs	r0, #1
 800a102:	b007      	add	sp, #28
 800a104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a108:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a10c:	2a0d      	cmp	r2, #13
 800a10e:	d8e6      	bhi.n	800a0de <_scanf_float+0x66>
 800a110:	a101      	add	r1, pc, #4	@ (adr r1, 800a118 <_scanf_float+0xa0>)
 800a112:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a116:	bf00      	nop
 800a118:	0800a25f 	.word	0x0800a25f
 800a11c:	0800a0df 	.word	0x0800a0df
 800a120:	0800a0df 	.word	0x0800a0df
 800a124:	0800a0df 	.word	0x0800a0df
 800a128:	0800a2bf 	.word	0x0800a2bf
 800a12c:	0800a297 	.word	0x0800a297
 800a130:	0800a0df 	.word	0x0800a0df
 800a134:	0800a0df 	.word	0x0800a0df
 800a138:	0800a26d 	.word	0x0800a26d
 800a13c:	0800a0df 	.word	0x0800a0df
 800a140:	0800a0df 	.word	0x0800a0df
 800a144:	0800a0df 	.word	0x0800a0df
 800a148:	0800a0df 	.word	0x0800a0df
 800a14c:	0800a225 	.word	0x0800a225
 800a150:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a154:	e7da      	b.n	800a10c <_scanf_float+0x94>
 800a156:	290e      	cmp	r1, #14
 800a158:	d8c1      	bhi.n	800a0de <_scanf_float+0x66>
 800a15a:	a001      	add	r0, pc, #4	@ (adr r0, 800a160 <_scanf_float+0xe8>)
 800a15c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a160:	0800a215 	.word	0x0800a215
 800a164:	0800a0df 	.word	0x0800a0df
 800a168:	0800a215 	.word	0x0800a215
 800a16c:	0800a2ab 	.word	0x0800a2ab
 800a170:	0800a0df 	.word	0x0800a0df
 800a174:	0800a1bd 	.word	0x0800a1bd
 800a178:	0800a1fb 	.word	0x0800a1fb
 800a17c:	0800a1fb 	.word	0x0800a1fb
 800a180:	0800a1fb 	.word	0x0800a1fb
 800a184:	0800a1fb 	.word	0x0800a1fb
 800a188:	0800a1fb 	.word	0x0800a1fb
 800a18c:	0800a1fb 	.word	0x0800a1fb
 800a190:	0800a1fb 	.word	0x0800a1fb
 800a194:	0800a1fb 	.word	0x0800a1fb
 800a198:	0800a1fb 	.word	0x0800a1fb
 800a19c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a19e:	d809      	bhi.n	800a1b4 <_scanf_float+0x13c>
 800a1a0:	2b60      	cmp	r3, #96	@ 0x60
 800a1a2:	d8b1      	bhi.n	800a108 <_scanf_float+0x90>
 800a1a4:	2b54      	cmp	r3, #84	@ 0x54
 800a1a6:	d07b      	beq.n	800a2a0 <_scanf_float+0x228>
 800a1a8:	2b59      	cmp	r3, #89	@ 0x59
 800a1aa:	d198      	bne.n	800a0de <_scanf_float+0x66>
 800a1ac:	2d07      	cmp	r5, #7
 800a1ae:	d196      	bne.n	800a0de <_scanf_float+0x66>
 800a1b0:	2508      	movs	r5, #8
 800a1b2:	e02c      	b.n	800a20e <_scanf_float+0x196>
 800a1b4:	2b74      	cmp	r3, #116	@ 0x74
 800a1b6:	d073      	beq.n	800a2a0 <_scanf_float+0x228>
 800a1b8:	2b79      	cmp	r3, #121	@ 0x79
 800a1ba:	e7f6      	b.n	800a1aa <_scanf_float+0x132>
 800a1bc:	6821      	ldr	r1, [r4, #0]
 800a1be:	05c8      	lsls	r0, r1, #23
 800a1c0:	d51b      	bpl.n	800a1fa <_scanf_float+0x182>
 800a1c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a1c6:	6021      	str	r1, [r4, #0]
 800a1c8:	f109 0901 	add.w	r9, r9, #1
 800a1cc:	f1bb 0f00 	cmp.w	fp, #0
 800a1d0:	d003      	beq.n	800a1da <_scanf_float+0x162>
 800a1d2:	3201      	adds	r2, #1
 800a1d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1d8:	60a2      	str	r2, [r4, #8]
 800a1da:	68a3      	ldr	r3, [r4, #8]
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	60a3      	str	r3, [r4, #8]
 800a1e0:	6923      	ldr	r3, [r4, #16]
 800a1e2:	3301      	adds	r3, #1
 800a1e4:	6123      	str	r3, [r4, #16]
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	607b      	str	r3, [r7, #4]
 800a1ee:	f340 8087 	ble.w	800a300 <_scanf_float+0x288>
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	603b      	str	r3, [r7, #0]
 800a1f8:	e764      	b.n	800a0c4 <_scanf_float+0x4c>
 800a1fa:	eb1a 0105 	adds.w	r1, sl, r5
 800a1fe:	f47f af6e 	bne.w	800a0de <_scanf_float+0x66>
 800a202:	460d      	mov	r5, r1
 800a204:	468a      	mov	sl, r1
 800a206:	6822      	ldr	r2, [r4, #0]
 800a208:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a20c:	6022      	str	r2, [r4, #0]
 800a20e:	f806 3b01 	strb.w	r3, [r6], #1
 800a212:	e7e2      	b.n	800a1da <_scanf_float+0x162>
 800a214:	6822      	ldr	r2, [r4, #0]
 800a216:	0610      	lsls	r0, r2, #24
 800a218:	f57f af61 	bpl.w	800a0de <_scanf_float+0x66>
 800a21c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a220:	6022      	str	r2, [r4, #0]
 800a222:	e7f4      	b.n	800a20e <_scanf_float+0x196>
 800a224:	f1ba 0f00 	cmp.w	sl, #0
 800a228:	d10e      	bne.n	800a248 <_scanf_float+0x1d0>
 800a22a:	f1b9 0f00 	cmp.w	r9, #0
 800a22e:	d10e      	bne.n	800a24e <_scanf_float+0x1d6>
 800a230:	6822      	ldr	r2, [r4, #0]
 800a232:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a236:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a23a:	d108      	bne.n	800a24e <_scanf_float+0x1d6>
 800a23c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a240:	f04f 0a01 	mov.w	sl, #1
 800a244:	6022      	str	r2, [r4, #0]
 800a246:	e7e2      	b.n	800a20e <_scanf_float+0x196>
 800a248:	f1ba 0f02 	cmp.w	sl, #2
 800a24c:	d055      	beq.n	800a2fa <_scanf_float+0x282>
 800a24e:	2d01      	cmp	r5, #1
 800a250:	d002      	beq.n	800a258 <_scanf_float+0x1e0>
 800a252:	2d04      	cmp	r5, #4
 800a254:	f47f af43 	bne.w	800a0de <_scanf_float+0x66>
 800a258:	3501      	adds	r5, #1
 800a25a:	b2ed      	uxtb	r5, r5
 800a25c:	e7d7      	b.n	800a20e <_scanf_float+0x196>
 800a25e:	f1ba 0f01 	cmp.w	sl, #1
 800a262:	f47f af3c 	bne.w	800a0de <_scanf_float+0x66>
 800a266:	f04f 0a02 	mov.w	sl, #2
 800a26a:	e7d0      	b.n	800a20e <_scanf_float+0x196>
 800a26c:	b97d      	cbnz	r5, 800a28e <_scanf_float+0x216>
 800a26e:	f1b9 0f00 	cmp.w	r9, #0
 800a272:	f47f af37 	bne.w	800a0e4 <_scanf_float+0x6c>
 800a276:	6822      	ldr	r2, [r4, #0]
 800a278:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a27c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a280:	f040 8103 	bne.w	800a48a <_scanf_float+0x412>
 800a284:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a288:	2501      	movs	r5, #1
 800a28a:	6022      	str	r2, [r4, #0]
 800a28c:	e7bf      	b.n	800a20e <_scanf_float+0x196>
 800a28e:	2d03      	cmp	r5, #3
 800a290:	d0e2      	beq.n	800a258 <_scanf_float+0x1e0>
 800a292:	2d05      	cmp	r5, #5
 800a294:	e7de      	b.n	800a254 <_scanf_float+0x1dc>
 800a296:	2d02      	cmp	r5, #2
 800a298:	f47f af21 	bne.w	800a0de <_scanf_float+0x66>
 800a29c:	2503      	movs	r5, #3
 800a29e:	e7b6      	b.n	800a20e <_scanf_float+0x196>
 800a2a0:	2d06      	cmp	r5, #6
 800a2a2:	f47f af1c 	bne.w	800a0de <_scanf_float+0x66>
 800a2a6:	2507      	movs	r5, #7
 800a2a8:	e7b1      	b.n	800a20e <_scanf_float+0x196>
 800a2aa:	6822      	ldr	r2, [r4, #0]
 800a2ac:	0591      	lsls	r1, r2, #22
 800a2ae:	f57f af16 	bpl.w	800a0de <_scanf_float+0x66>
 800a2b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a2b6:	6022      	str	r2, [r4, #0]
 800a2b8:	f8cd 9008 	str.w	r9, [sp, #8]
 800a2bc:	e7a7      	b.n	800a20e <_scanf_float+0x196>
 800a2be:	6822      	ldr	r2, [r4, #0]
 800a2c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a2c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a2c8:	d006      	beq.n	800a2d8 <_scanf_float+0x260>
 800a2ca:	0550      	lsls	r0, r2, #21
 800a2cc:	f57f af07 	bpl.w	800a0de <_scanf_float+0x66>
 800a2d0:	f1b9 0f00 	cmp.w	r9, #0
 800a2d4:	f000 80d9 	beq.w	800a48a <_scanf_float+0x412>
 800a2d8:	0591      	lsls	r1, r2, #22
 800a2da:	bf58      	it	pl
 800a2dc:	9902      	ldrpl	r1, [sp, #8]
 800a2de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a2e2:	bf58      	it	pl
 800a2e4:	eba9 0101 	subpl.w	r1, r9, r1
 800a2e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a2ec:	f04f 0900 	mov.w	r9, #0
 800a2f0:	bf58      	it	pl
 800a2f2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a2f6:	6022      	str	r2, [r4, #0]
 800a2f8:	e789      	b.n	800a20e <_scanf_float+0x196>
 800a2fa:	f04f 0a03 	mov.w	sl, #3
 800a2fe:	e786      	b.n	800a20e <_scanf_float+0x196>
 800a300:	4639      	mov	r1, r7
 800a302:	4640      	mov	r0, r8
 800a304:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a308:	4798      	blx	r3
 800a30a:	2800      	cmp	r0, #0
 800a30c:	f43f aeda 	beq.w	800a0c4 <_scanf_float+0x4c>
 800a310:	e6e5      	b.n	800a0de <_scanf_float+0x66>
 800a312:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a316:	463a      	mov	r2, r7
 800a318:	4640      	mov	r0, r8
 800a31a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a31e:	4798      	blx	r3
 800a320:	6923      	ldr	r3, [r4, #16]
 800a322:	3b01      	subs	r3, #1
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	e6e7      	b.n	800a0f8 <_scanf_float+0x80>
 800a328:	1e6b      	subs	r3, r5, #1
 800a32a:	2b06      	cmp	r3, #6
 800a32c:	d824      	bhi.n	800a378 <_scanf_float+0x300>
 800a32e:	2d02      	cmp	r5, #2
 800a330:	d836      	bhi.n	800a3a0 <_scanf_float+0x328>
 800a332:	9b01      	ldr	r3, [sp, #4]
 800a334:	429e      	cmp	r6, r3
 800a336:	f67f aee3 	bls.w	800a100 <_scanf_float+0x88>
 800a33a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a33e:	463a      	mov	r2, r7
 800a340:	4640      	mov	r0, r8
 800a342:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a346:	4798      	blx	r3
 800a348:	6923      	ldr	r3, [r4, #16]
 800a34a:	3b01      	subs	r3, #1
 800a34c:	6123      	str	r3, [r4, #16]
 800a34e:	e7f0      	b.n	800a332 <_scanf_float+0x2ba>
 800a350:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a354:	463a      	mov	r2, r7
 800a356:	4640      	mov	r0, r8
 800a358:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a35c:	4798      	blx	r3
 800a35e:	6923      	ldr	r3, [r4, #16]
 800a360:	3b01      	subs	r3, #1
 800a362:	6123      	str	r3, [r4, #16]
 800a364:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a368:	fa5f fa8a 	uxtb.w	sl, sl
 800a36c:	f1ba 0f02 	cmp.w	sl, #2
 800a370:	d1ee      	bne.n	800a350 <_scanf_float+0x2d8>
 800a372:	3d03      	subs	r5, #3
 800a374:	b2ed      	uxtb	r5, r5
 800a376:	1b76      	subs	r6, r6, r5
 800a378:	6823      	ldr	r3, [r4, #0]
 800a37a:	05da      	lsls	r2, r3, #23
 800a37c:	d530      	bpl.n	800a3e0 <_scanf_float+0x368>
 800a37e:	055b      	lsls	r3, r3, #21
 800a380:	d511      	bpl.n	800a3a6 <_scanf_float+0x32e>
 800a382:	9b01      	ldr	r3, [sp, #4]
 800a384:	429e      	cmp	r6, r3
 800a386:	f67f aebb 	bls.w	800a100 <_scanf_float+0x88>
 800a38a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a38e:	463a      	mov	r2, r7
 800a390:	4640      	mov	r0, r8
 800a392:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a396:	4798      	blx	r3
 800a398:	6923      	ldr	r3, [r4, #16]
 800a39a:	3b01      	subs	r3, #1
 800a39c:	6123      	str	r3, [r4, #16]
 800a39e:	e7f0      	b.n	800a382 <_scanf_float+0x30a>
 800a3a0:	46aa      	mov	sl, r5
 800a3a2:	46b3      	mov	fp, r6
 800a3a4:	e7de      	b.n	800a364 <_scanf_float+0x2ec>
 800a3a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a3aa:	6923      	ldr	r3, [r4, #16]
 800a3ac:	2965      	cmp	r1, #101	@ 0x65
 800a3ae:	f103 33ff 	add.w	r3, r3, #4294967295
 800a3b2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a3b6:	6123      	str	r3, [r4, #16]
 800a3b8:	d00c      	beq.n	800a3d4 <_scanf_float+0x35c>
 800a3ba:	2945      	cmp	r1, #69	@ 0x45
 800a3bc:	d00a      	beq.n	800a3d4 <_scanf_float+0x35c>
 800a3be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3c2:	463a      	mov	r2, r7
 800a3c4:	4640      	mov	r0, r8
 800a3c6:	4798      	blx	r3
 800a3c8:	6923      	ldr	r3, [r4, #16]
 800a3ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	1eb5      	subs	r5, r6, #2
 800a3d2:	6123      	str	r3, [r4, #16]
 800a3d4:	463a      	mov	r2, r7
 800a3d6:	4640      	mov	r0, r8
 800a3d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a3dc:	4798      	blx	r3
 800a3de:	462e      	mov	r6, r5
 800a3e0:	6822      	ldr	r2, [r4, #0]
 800a3e2:	f012 0210 	ands.w	r2, r2, #16
 800a3e6:	d001      	beq.n	800a3ec <_scanf_float+0x374>
 800a3e8:	2000      	movs	r0, #0
 800a3ea:	e68a      	b.n	800a102 <_scanf_float+0x8a>
 800a3ec:	7032      	strb	r2, [r6, #0]
 800a3ee:	6823      	ldr	r3, [r4, #0]
 800a3f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a3f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a3f8:	d11c      	bne.n	800a434 <_scanf_float+0x3bc>
 800a3fa:	9b02      	ldr	r3, [sp, #8]
 800a3fc:	454b      	cmp	r3, r9
 800a3fe:	eba3 0209 	sub.w	r2, r3, r9
 800a402:	d123      	bne.n	800a44c <_scanf_float+0x3d4>
 800a404:	2200      	movs	r2, #0
 800a406:	4640      	mov	r0, r8
 800a408:	9901      	ldr	r1, [sp, #4]
 800a40a:	f002 fc01 	bl	800cc10 <_strtod_r>
 800a40e:	9b03      	ldr	r3, [sp, #12]
 800a410:	6825      	ldr	r5, [r4, #0]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	f015 0f02 	tst.w	r5, #2
 800a418:	4606      	mov	r6, r0
 800a41a:	460f      	mov	r7, r1
 800a41c:	f103 0204 	add.w	r2, r3, #4
 800a420:	d01f      	beq.n	800a462 <_scanf_float+0x3ea>
 800a422:	9903      	ldr	r1, [sp, #12]
 800a424:	600a      	str	r2, [r1, #0]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	e9c3 6700 	strd	r6, r7, [r3]
 800a42c:	68e3      	ldr	r3, [r4, #12]
 800a42e:	3301      	adds	r3, #1
 800a430:	60e3      	str	r3, [r4, #12]
 800a432:	e7d9      	b.n	800a3e8 <_scanf_float+0x370>
 800a434:	9b04      	ldr	r3, [sp, #16]
 800a436:	2b00      	cmp	r3, #0
 800a438:	d0e4      	beq.n	800a404 <_scanf_float+0x38c>
 800a43a:	9905      	ldr	r1, [sp, #20]
 800a43c:	230a      	movs	r3, #10
 800a43e:	4640      	mov	r0, r8
 800a440:	3101      	adds	r1, #1
 800a442:	f002 fc65 	bl	800cd10 <_strtol_r>
 800a446:	9b04      	ldr	r3, [sp, #16]
 800a448:	9e05      	ldr	r6, [sp, #20]
 800a44a:	1ac2      	subs	r2, r0, r3
 800a44c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a450:	429e      	cmp	r6, r3
 800a452:	bf28      	it	cs
 800a454:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a458:	4630      	mov	r0, r6
 800a45a:	490d      	ldr	r1, [pc, #52]	@ (800a490 <_scanf_float+0x418>)
 800a45c:	f000 f8f0 	bl	800a640 <siprintf>
 800a460:	e7d0      	b.n	800a404 <_scanf_float+0x38c>
 800a462:	076d      	lsls	r5, r5, #29
 800a464:	d4dd      	bmi.n	800a422 <_scanf_float+0x3aa>
 800a466:	9d03      	ldr	r5, [sp, #12]
 800a468:	602a      	str	r2, [r5, #0]
 800a46a:	681d      	ldr	r5, [r3, #0]
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	f7f6 fbec 	bl	8000c4c <__aeabi_dcmpun>
 800a474:	b120      	cbz	r0, 800a480 <_scanf_float+0x408>
 800a476:	4807      	ldr	r0, [pc, #28]	@ (800a494 <_scanf_float+0x41c>)
 800a478:	f000 f9d4 	bl	800a824 <nanf>
 800a47c:	6028      	str	r0, [r5, #0]
 800a47e:	e7d5      	b.n	800a42c <_scanf_float+0x3b4>
 800a480:	4630      	mov	r0, r6
 800a482:	4639      	mov	r1, r7
 800a484:	f7f6 fc40 	bl	8000d08 <__aeabi_d2f>
 800a488:	e7f8      	b.n	800a47c <_scanf_float+0x404>
 800a48a:	f04f 0900 	mov.w	r9, #0
 800a48e:	e62d      	b.n	800a0ec <_scanf_float+0x74>
 800a490:	08010f82 	.word	0x08010f82
 800a494:	0801131d 	.word	0x0801131d

0800a498 <std>:
 800a498:	2300      	movs	r3, #0
 800a49a:	b510      	push	{r4, lr}
 800a49c:	4604      	mov	r4, r0
 800a49e:	e9c0 3300 	strd	r3, r3, [r0]
 800a4a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a4a6:	6083      	str	r3, [r0, #8]
 800a4a8:	8181      	strh	r1, [r0, #12]
 800a4aa:	6643      	str	r3, [r0, #100]	@ 0x64
 800a4ac:	81c2      	strh	r2, [r0, #14]
 800a4ae:	6183      	str	r3, [r0, #24]
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	2208      	movs	r2, #8
 800a4b4:	305c      	adds	r0, #92	@ 0x5c
 800a4b6:	f000 f926 	bl	800a706 <memset>
 800a4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a4f0 <std+0x58>)
 800a4bc:	6224      	str	r4, [r4, #32]
 800a4be:	6263      	str	r3, [r4, #36]	@ 0x24
 800a4c0:	4b0c      	ldr	r3, [pc, #48]	@ (800a4f4 <std+0x5c>)
 800a4c2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a4c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a4f8 <std+0x60>)
 800a4c6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a4c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a4fc <std+0x64>)
 800a4ca:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4cc:	4b0c      	ldr	r3, [pc, #48]	@ (800a500 <std+0x68>)
 800a4ce:	429c      	cmp	r4, r3
 800a4d0:	d006      	beq.n	800a4e0 <std+0x48>
 800a4d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a4d6:	4294      	cmp	r4, r2
 800a4d8:	d002      	beq.n	800a4e0 <std+0x48>
 800a4da:	33d0      	adds	r3, #208	@ 0xd0
 800a4dc:	429c      	cmp	r4, r3
 800a4de:	d105      	bne.n	800a4ec <std+0x54>
 800a4e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a4e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4e8:	f000 b98a 	b.w	800a800 <__retarget_lock_init_recursive>
 800a4ec:	bd10      	pop	{r4, pc}
 800a4ee:	bf00      	nop
 800a4f0:	0800a681 	.word	0x0800a681
 800a4f4:	0800a6a3 	.word	0x0800a6a3
 800a4f8:	0800a6db 	.word	0x0800a6db
 800a4fc:	0800a6ff 	.word	0x0800a6ff
 800a500:	20000494 	.word	0x20000494

0800a504 <stdio_exit_handler>:
 800a504:	4a02      	ldr	r2, [pc, #8]	@ (800a510 <stdio_exit_handler+0xc>)
 800a506:	4903      	ldr	r1, [pc, #12]	@ (800a514 <stdio_exit_handler+0x10>)
 800a508:	4803      	ldr	r0, [pc, #12]	@ (800a518 <stdio_exit_handler+0x14>)
 800a50a:	f000 b869 	b.w	800a5e0 <_fwalk_sglue>
 800a50e:	bf00      	nop
 800a510:	20000014 	.word	0x20000014
 800a514:	0800d345 	.word	0x0800d345
 800a518:	20000024 	.word	0x20000024

0800a51c <cleanup_stdio>:
 800a51c:	6841      	ldr	r1, [r0, #4]
 800a51e:	4b0c      	ldr	r3, [pc, #48]	@ (800a550 <cleanup_stdio+0x34>)
 800a520:	b510      	push	{r4, lr}
 800a522:	4299      	cmp	r1, r3
 800a524:	4604      	mov	r4, r0
 800a526:	d001      	beq.n	800a52c <cleanup_stdio+0x10>
 800a528:	f002 ff0c 	bl	800d344 <_fflush_r>
 800a52c:	68a1      	ldr	r1, [r4, #8]
 800a52e:	4b09      	ldr	r3, [pc, #36]	@ (800a554 <cleanup_stdio+0x38>)
 800a530:	4299      	cmp	r1, r3
 800a532:	d002      	beq.n	800a53a <cleanup_stdio+0x1e>
 800a534:	4620      	mov	r0, r4
 800a536:	f002 ff05 	bl	800d344 <_fflush_r>
 800a53a:	68e1      	ldr	r1, [r4, #12]
 800a53c:	4b06      	ldr	r3, [pc, #24]	@ (800a558 <cleanup_stdio+0x3c>)
 800a53e:	4299      	cmp	r1, r3
 800a540:	d004      	beq.n	800a54c <cleanup_stdio+0x30>
 800a542:	4620      	mov	r0, r4
 800a544:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a548:	f002 befc 	b.w	800d344 <_fflush_r>
 800a54c:	bd10      	pop	{r4, pc}
 800a54e:	bf00      	nop
 800a550:	20000494 	.word	0x20000494
 800a554:	200004fc 	.word	0x200004fc
 800a558:	20000564 	.word	0x20000564

0800a55c <global_stdio_init.part.0>:
 800a55c:	b510      	push	{r4, lr}
 800a55e:	4b0b      	ldr	r3, [pc, #44]	@ (800a58c <global_stdio_init.part.0+0x30>)
 800a560:	4c0b      	ldr	r4, [pc, #44]	@ (800a590 <global_stdio_init.part.0+0x34>)
 800a562:	4a0c      	ldr	r2, [pc, #48]	@ (800a594 <global_stdio_init.part.0+0x38>)
 800a564:	4620      	mov	r0, r4
 800a566:	601a      	str	r2, [r3, #0]
 800a568:	2104      	movs	r1, #4
 800a56a:	2200      	movs	r2, #0
 800a56c:	f7ff ff94 	bl	800a498 <std>
 800a570:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a574:	2201      	movs	r2, #1
 800a576:	2109      	movs	r1, #9
 800a578:	f7ff ff8e 	bl	800a498 <std>
 800a57c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a580:	2202      	movs	r2, #2
 800a582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a586:	2112      	movs	r1, #18
 800a588:	f7ff bf86 	b.w	800a498 <std>
 800a58c:	200005cc 	.word	0x200005cc
 800a590:	20000494 	.word	0x20000494
 800a594:	0800a505 	.word	0x0800a505

0800a598 <__sfp_lock_acquire>:
 800a598:	4801      	ldr	r0, [pc, #4]	@ (800a5a0 <__sfp_lock_acquire+0x8>)
 800a59a:	f000 b932 	b.w	800a802 <__retarget_lock_acquire_recursive>
 800a59e:	bf00      	nop
 800a5a0:	200005d5 	.word	0x200005d5

0800a5a4 <__sfp_lock_release>:
 800a5a4:	4801      	ldr	r0, [pc, #4]	@ (800a5ac <__sfp_lock_release+0x8>)
 800a5a6:	f000 b92d 	b.w	800a804 <__retarget_lock_release_recursive>
 800a5aa:	bf00      	nop
 800a5ac:	200005d5 	.word	0x200005d5

0800a5b0 <__sinit>:
 800a5b0:	b510      	push	{r4, lr}
 800a5b2:	4604      	mov	r4, r0
 800a5b4:	f7ff fff0 	bl	800a598 <__sfp_lock_acquire>
 800a5b8:	6a23      	ldr	r3, [r4, #32]
 800a5ba:	b11b      	cbz	r3, 800a5c4 <__sinit+0x14>
 800a5bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5c0:	f7ff bff0 	b.w	800a5a4 <__sfp_lock_release>
 800a5c4:	4b04      	ldr	r3, [pc, #16]	@ (800a5d8 <__sinit+0x28>)
 800a5c6:	6223      	str	r3, [r4, #32]
 800a5c8:	4b04      	ldr	r3, [pc, #16]	@ (800a5dc <__sinit+0x2c>)
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d1f5      	bne.n	800a5bc <__sinit+0xc>
 800a5d0:	f7ff ffc4 	bl	800a55c <global_stdio_init.part.0>
 800a5d4:	e7f2      	b.n	800a5bc <__sinit+0xc>
 800a5d6:	bf00      	nop
 800a5d8:	0800a51d 	.word	0x0800a51d
 800a5dc:	200005cc 	.word	0x200005cc

0800a5e0 <_fwalk_sglue>:
 800a5e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5e4:	4607      	mov	r7, r0
 800a5e6:	4688      	mov	r8, r1
 800a5e8:	4614      	mov	r4, r2
 800a5ea:	2600      	movs	r6, #0
 800a5ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5f0:	f1b9 0901 	subs.w	r9, r9, #1
 800a5f4:	d505      	bpl.n	800a602 <_fwalk_sglue+0x22>
 800a5f6:	6824      	ldr	r4, [r4, #0]
 800a5f8:	2c00      	cmp	r4, #0
 800a5fa:	d1f7      	bne.n	800a5ec <_fwalk_sglue+0xc>
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a602:	89ab      	ldrh	r3, [r5, #12]
 800a604:	2b01      	cmp	r3, #1
 800a606:	d907      	bls.n	800a618 <_fwalk_sglue+0x38>
 800a608:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a60c:	3301      	adds	r3, #1
 800a60e:	d003      	beq.n	800a618 <_fwalk_sglue+0x38>
 800a610:	4629      	mov	r1, r5
 800a612:	4638      	mov	r0, r7
 800a614:	47c0      	blx	r8
 800a616:	4306      	orrs	r6, r0
 800a618:	3568      	adds	r5, #104	@ 0x68
 800a61a:	e7e9      	b.n	800a5f0 <_fwalk_sglue+0x10>

0800a61c <iprintf>:
 800a61c:	b40f      	push	{r0, r1, r2, r3}
 800a61e:	b507      	push	{r0, r1, r2, lr}
 800a620:	4906      	ldr	r1, [pc, #24]	@ (800a63c <iprintf+0x20>)
 800a622:	ab04      	add	r3, sp, #16
 800a624:	6808      	ldr	r0, [r1, #0]
 800a626:	f853 2b04 	ldr.w	r2, [r3], #4
 800a62a:	6881      	ldr	r1, [r0, #8]
 800a62c:	9301      	str	r3, [sp, #4]
 800a62e:	f002 fcf1 	bl	800d014 <_vfiprintf_r>
 800a632:	b003      	add	sp, #12
 800a634:	f85d eb04 	ldr.w	lr, [sp], #4
 800a638:	b004      	add	sp, #16
 800a63a:	4770      	bx	lr
 800a63c:	20000020 	.word	0x20000020

0800a640 <siprintf>:
 800a640:	b40e      	push	{r1, r2, r3}
 800a642:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a646:	b500      	push	{lr}
 800a648:	b09c      	sub	sp, #112	@ 0x70
 800a64a:	ab1d      	add	r3, sp, #116	@ 0x74
 800a64c:	9002      	str	r0, [sp, #8]
 800a64e:	9006      	str	r0, [sp, #24]
 800a650:	9107      	str	r1, [sp, #28]
 800a652:	9104      	str	r1, [sp, #16]
 800a654:	4808      	ldr	r0, [pc, #32]	@ (800a678 <siprintf+0x38>)
 800a656:	4909      	ldr	r1, [pc, #36]	@ (800a67c <siprintf+0x3c>)
 800a658:	f853 2b04 	ldr.w	r2, [r3], #4
 800a65c:	9105      	str	r1, [sp, #20]
 800a65e:	6800      	ldr	r0, [r0, #0]
 800a660:	a902      	add	r1, sp, #8
 800a662:	9301      	str	r3, [sp, #4]
 800a664:	f002 fbb2 	bl	800cdcc <_svfiprintf_r>
 800a668:	2200      	movs	r2, #0
 800a66a:	9b02      	ldr	r3, [sp, #8]
 800a66c:	701a      	strb	r2, [r3, #0]
 800a66e:	b01c      	add	sp, #112	@ 0x70
 800a670:	f85d eb04 	ldr.w	lr, [sp], #4
 800a674:	b003      	add	sp, #12
 800a676:	4770      	bx	lr
 800a678:	20000020 	.word	0x20000020
 800a67c:	ffff0208 	.word	0xffff0208

0800a680 <__sread>:
 800a680:	b510      	push	{r4, lr}
 800a682:	460c      	mov	r4, r1
 800a684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a688:	f000 f86c 	bl	800a764 <_read_r>
 800a68c:	2800      	cmp	r0, #0
 800a68e:	bfab      	itete	ge
 800a690:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a692:	89a3      	ldrhlt	r3, [r4, #12]
 800a694:	181b      	addge	r3, r3, r0
 800a696:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a69a:	bfac      	ite	ge
 800a69c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a69e:	81a3      	strhlt	r3, [r4, #12]
 800a6a0:	bd10      	pop	{r4, pc}

0800a6a2 <__swrite>:
 800a6a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6a6:	461f      	mov	r7, r3
 800a6a8:	898b      	ldrh	r3, [r1, #12]
 800a6aa:	4605      	mov	r5, r0
 800a6ac:	05db      	lsls	r3, r3, #23
 800a6ae:	460c      	mov	r4, r1
 800a6b0:	4616      	mov	r6, r2
 800a6b2:	d505      	bpl.n	800a6c0 <__swrite+0x1e>
 800a6b4:	2302      	movs	r3, #2
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6bc:	f000 f840 	bl	800a740 <_lseek_r>
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	4632      	mov	r2, r6
 800a6c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6c8:	81a3      	strh	r3, [r4, #12]
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	463b      	mov	r3, r7
 800a6ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6d6:	f000 b857 	b.w	800a788 <_write_r>

0800a6da <__sseek>:
 800a6da:	b510      	push	{r4, lr}
 800a6dc:	460c      	mov	r4, r1
 800a6de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6e2:	f000 f82d 	bl	800a740 <_lseek_r>
 800a6e6:	1c43      	adds	r3, r0, #1
 800a6e8:	89a3      	ldrh	r3, [r4, #12]
 800a6ea:	bf15      	itete	ne
 800a6ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a6ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a6f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a6f6:	81a3      	strheq	r3, [r4, #12]
 800a6f8:	bf18      	it	ne
 800a6fa:	81a3      	strhne	r3, [r4, #12]
 800a6fc:	bd10      	pop	{r4, pc}

0800a6fe <__sclose>:
 800a6fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a702:	f000 b80d 	b.w	800a720 <_close_r>

0800a706 <memset>:
 800a706:	4603      	mov	r3, r0
 800a708:	4402      	add	r2, r0
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d100      	bne.n	800a710 <memset+0xa>
 800a70e:	4770      	bx	lr
 800a710:	f803 1b01 	strb.w	r1, [r3], #1
 800a714:	e7f9      	b.n	800a70a <memset+0x4>
	...

0800a718 <_localeconv_r>:
 800a718:	4800      	ldr	r0, [pc, #0]	@ (800a71c <_localeconv_r+0x4>)
 800a71a:	4770      	bx	lr
 800a71c:	20000160 	.word	0x20000160

0800a720 <_close_r>:
 800a720:	b538      	push	{r3, r4, r5, lr}
 800a722:	2300      	movs	r3, #0
 800a724:	4d05      	ldr	r5, [pc, #20]	@ (800a73c <_close_r+0x1c>)
 800a726:	4604      	mov	r4, r0
 800a728:	4608      	mov	r0, r1
 800a72a:	602b      	str	r3, [r5, #0]
 800a72c:	f7f7 fea1 	bl	8002472 <_close>
 800a730:	1c43      	adds	r3, r0, #1
 800a732:	d102      	bne.n	800a73a <_close_r+0x1a>
 800a734:	682b      	ldr	r3, [r5, #0]
 800a736:	b103      	cbz	r3, 800a73a <_close_r+0x1a>
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	bd38      	pop	{r3, r4, r5, pc}
 800a73c:	200005d0 	.word	0x200005d0

0800a740 <_lseek_r>:
 800a740:	b538      	push	{r3, r4, r5, lr}
 800a742:	4604      	mov	r4, r0
 800a744:	4608      	mov	r0, r1
 800a746:	4611      	mov	r1, r2
 800a748:	2200      	movs	r2, #0
 800a74a:	4d05      	ldr	r5, [pc, #20]	@ (800a760 <_lseek_r+0x20>)
 800a74c:	602a      	str	r2, [r5, #0]
 800a74e:	461a      	mov	r2, r3
 800a750:	f7f7 feb3 	bl	80024ba <_lseek>
 800a754:	1c43      	adds	r3, r0, #1
 800a756:	d102      	bne.n	800a75e <_lseek_r+0x1e>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	b103      	cbz	r3, 800a75e <_lseek_r+0x1e>
 800a75c:	6023      	str	r3, [r4, #0]
 800a75e:	bd38      	pop	{r3, r4, r5, pc}
 800a760:	200005d0 	.word	0x200005d0

0800a764 <_read_r>:
 800a764:	b538      	push	{r3, r4, r5, lr}
 800a766:	4604      	mov	r4, r0
 800a768:	4608      	mov	r0, r1
 800a76a:	4611      	mov	r1, r2
 800a76c:	2200      	movs	r2, #0
 800a76e:	4d05      	ldr	r5, [pc, #20]	@ (800a784 <_read_r+0x20>)
 800a770:	602a      	str	r2, [r5, #0]
 800a772:	461a      	mov	r2, r3
 800a774:	f7f7 fe44 	bl	8002400 <_read>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_read_r+0x1e>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_read_r+0x1e>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	200005d0 	.word	0x200005d0

0800a788 <_write_r>:
 800a788:	b538      	push	{r3, r4, r5, lr}
 800a78a:	4604      	mov	r4, r0
 800a78c:	4608      	mov	r0, r1
 800a78e:	4611      	mov	r1, r2
 800a790:	2200      	movs	r2, #0
 800a792:	4d05      	ldr	r5, [pc, #20]	@ (800a7a8 <_write_r+0x20>)
 800a794:	602a      	str	r2, [r5, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	f7f7 fe4f 	bl	800243a <_write>
 800a79c:	1c43      	adds	r3, r0, #1
 800a79e:	d102      	bne.n	800a7a6 <_write_r+0x1e>
 800a7a0:	682b      	ldr	r3, [r5, #0]
 800a7a2:	b103      	cbz	r3, 800a7a6 <_write_r+0x1e>
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	bd38      	pop	{r3, r4, r5, pc}
 800a7a8:	200005d0 	.word	0x200005d0

0800a7ac <__errno>:
 800a7ac:	4b01      	ldr	r3, [pc, #4]	@ (800a7b4 <__errno+0x8>)
 800a7ae:	6818      	ldr	r0, [r3, #0]
 800a7b0:	4770      	bx	lr
 800a7b2:	bf00      	nop
 800a7b4:	20000020 	.word	0x20000020

0800a7b8 <__libc_init_array>:
 800a7b8:	b570      	push	{r4, r5, r6, lr}
 800a7ba:	2600      	movs	r6, #0
 800a7bc:	4d0c      	ldr	r5, [pc, #48]	@ (800a7f0 <__libc_init_array+0x38>)
 800a7be:	4c0d      	ldr	r4, [pc, #52]	@ (800a7f4 <__libc_init_array+0x3c>)
 800a7c0:	1b64      	subs	r4, r4, r5
 800a7c2:	10a4      	asrs	r4, r4, #2
 800a7c4:	42a6      	cmp	r6, r4
 800a7c6:	d109      	bne.n	800a7dc <__libc_init_array+0x24>
 800a7c8:	f003 fb6a 	bl	800dea0 <_init>
 800a7cc:	2600      	movs	r6, #0
 800a7ce:	4d0a      	ldr	r5, [pc, #40]	@ (800a7f8 <__libc_init_array+0x40>)
 800a7d0:	4c0a      	ldr	r4, [pc, #40]	@ (800a7fc <__libc_init_array+0x44>)
 800a7d2:	1b64      	subs	r4, r4, r5
 800a7d4:	10a4      	asrs	r4, r4, #2
 800a7d6:	42a6      	cmp	r6, r4
 800a7d8:	d105      	bne.n	800a7e6 <__libc_init_array+0x2e>
 800a7da:	bd70      	pop	{r4, r5, r6, pc}
 800a7dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7e0:	4798      	blx	r3
 800a7e2:	3601      	adds	r6, #1
 800a7e4:	e7ee      	b.n	800a7c4 <__libc_init_array+0xc>
 800a7e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7ea:	4798      	blx	r3
 800a7ec:	3601      	adds	r6, #1
 800a7ee:	e7f2      	b.n	800a7d6 <__libc_init_array+0x1e>
 800a7f0:	08011388 	.word	0x08011388
 800a7f4:	08011388 	.word	0x08011388
 800a7f8:	08011388 	.word	0x08011388
 800a7fc:	0801138c 	.word	0x0801138c

0800a800 <__retarget_lock_init_recursive>:
 800a800:	4770      	bx	lr

0800a802 <__retarget_lock_acquire_recursive>:
 800a802:	4770      	bx	lr

0800a804 <__retarget_lock_release_recursive>:
 800a804:	4770      	bx	lr

0800a806 <memchr>:
 800a806:	4603      	mov	r3, r0
 800a808:	b510      	push	{r4, lr}
 800a80a:	b2c9      	uxtb	r1, r1
 800a80c:	4402      	add	r2, r0
 800a80e:	4293      	cmp	r3, r2
 800a810:	4618      	mov	r0, r3
 800a812:	d101      	bne.n	800a818 <memchr+0x12>
 800a814:	2000      	movs	r0, #0
 800a816:	e003      	b.n	800a820 <memchr+0x1a>
 800a818:	7804      	ldrb	r4, [r0, #0]
 800a81a:	3301      	adds	r3, #1
 800a81c:	428c      	cmp	r4, r1
 800a81e:	d1f6      	bne.n	800a80e <memchr+0x8>
 800a820:	bd10      	pop	{r4, pc}
	...

0800a824 <nanf>:
 800a824:	4800      	ldr	r0, [pc, #0]	@ (800a828 <nanf+0x4>)
 800a826:	4770      	bx	lr
 800a828:	7fc00000 	.word	0x7fc00000

0800a82c <quorem>:
 800a82c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a830:	6903      	ldr	r3, [r0, #16]
 800a832:	690c      	ldr	r4, [r1, #16]
 800a834:	4607      	mov	r7, r0
 800a836:	42a3      	cmp	r3, r4
 800a838:	db7e      	blt.n	800a938 <quorem+0x10c>
 800a83a:	3c01      	subs	r4, #1
 800a83c:	00a3      	lsls	r3, r4, #2
 800a83e:	f100 0514 	add.w	r5, r0, #20
 800a842:	f101 0814 	add.w	r8, r1, #20
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a84c:	9301      	str	r3, [sp, #4]
 800a84e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a852:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a856:	3301      	adds	r3, #1
 800a858:	429a      	cmp	r2, r3
 800a85a:	fbb2 f6f3 	udiv	r6, r2, r3
 800a85e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a862:	d32e      	bcc.n	800a8c2 <quorem+0x96>
 800a864:	f04f 0a00 	mov.w	sl, #0
 800a868:	46c4      	mov	ip, r8
 800a86a:	46ae      	mov	lr, r5
 800a86c:	46d3      	mov	fp, sl
 800a86e:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a872:	b298      	uxth	r0, r3
 800a874:	fb06 a000 	mla	r0, r6, r0, sl
 800a878:	0c1b      	lsrs	r3, r3, #16
 800a87a:	0c02      	lsrs	r2, r0, #16
 800a87c:	fb06 2303 	mla	r3, r6, r3, r2
 800a880:	f8de 2000 	ldr.w	r2, [lr]
 800a884:	b280      	uxth	r0, r0
 800a886:	b292      	uxth	r2, r2
 800a888:	1a12      	subs	r2, r2, r0
 800a88a:	445a      	add	r2, fp
 800a88c:	f8de 0000 	ldr.w	r0, [lr]
 800a890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a894:	b29b      	uxth	r3, r3
 800a896:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a89a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a89e:	b292      	uxth	r2, r2
 800a8a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8a4:	45e1      	cmp	r9, ip
 800a8a6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8aa:	f84e 2b04 	str.w	r2, [lr], #4
 800a8ae:	d2de      	bcs.n	800a86e <quorem+0x42>
 800a8b0:	9b00      	ldr	r3, [sp, #0]
 800a8b2:	58eb      	ldr	r3, [r5, r3]
 800a8b4:	b92b      	cbnz	r3, 800a8c2 <quorem+0x96>
 800a8b6:	9b01      	ldr	r3, [sp, #4]
 800a8b8:	3b04      	subs	r3, #4
 800a8ba:	429d      	cmp	r5, r3
 800a8bc:	461a      	mov	r2, r3
 800a8be:	d32f      	bcc.n	800a920 <quorem+0xf4>
 800a8c0:	613c      	str	r4, [r7, #16]
 800a8c2:	4638      	mov	r0, r7
 800a8c4:	f001 f9c4 	bl	800bc50 <__mcmp>
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	db25      	blt.n	800a918 <quorem+0xec>
 800a8cc:	4629      	mov	r1, r5
 800a8ce:	2000      	movs	r0, #0
 800a8d0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8d4:	f8d1 c000 	ldr.w	ip, [r1]
 800a8d8:	fa1f fe82 	uxth.w	lr, r2
 800a8dc:	fa1f f38c 	uxth.w	r3, ip
 800a8e0:	eba3 030e 	sub.w	r3, r3, lr
 800a8e4:	4403      	add	r3, r0
 800a8e6:	0c12      	lsrs	r2, r2, #16
 800a8e8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a8ec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a8f0:	b29b      	uxth	r3, r3
 800a8f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8f6:	45c1      	cmp	r9, r8
 800a8f8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8fc:	f841 3b04 	str.w	r3, [r1], #4
 800a900:	d2e6      	bcs.n	800a8d0 <quorem+0xa4>
 800a902:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a906:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a90a:	b922      	cbnz	r2, 800a916 <quorem+0xea>
 800a90c:	3b04      	subs	r3, #4
 800a90e:	429d      	cmp	r5, r3
 800a910:	461a      	mov	r2, r3
 800a912:	d30b      	bcc.n	800a92c <quorem+0x100>
 800a914:	613c      	str	r4, [r7, #16]
 800a916:	3601      	adds	r6, #1
 800a918:	4630      	mov	r0, r6
 800a91a:	b003      	add	sp, #12
 800a91c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a920:	6812      	ldr	r2, [r2, #0]
 800a922:	3b04      	subs	r3, #4
 800a924:	2a00      	cmp	r2, #0
 800a926:	d1cb      	bne.n	800a8c0 <quorem+0x94>
 800a928:	3c01      	subs	r4, #1
 800a92a:	e7c6      	b.n	800a8ba <quorem+0x8e>
 800a92c:	6812      	ldr	r2, [r2, #0]
 800a92e:	3b04      	subs	r3, #4
 800a930:	2a00      	cmp	r2, #0
 800a932:	d1ef      	bne.n	800a914 <quorem+0xe8>
 800a934:	3c01      	subs	r4, #1
 800a936:	e7ea      	b.n	800a90e <quorem+0xe2>
 800a938:	2000      	movs	r0, #0
 800a93a:	e7ee      	b.n	800a91a <quorem+0xee>
 800a93c:	0000      	movs	r0, r0
	...

0800a940 <_dtoa_r>:
 800a940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a944:	4614      	mov	r4, r2
 800a946:	461d      	mov	r5, r3
 800a948:	69c7      	ldr	r7, [r0, #28]
 800a94a:	b097      	sub	sp, #92	@ 0x5c
 800a94c:	4683      	mov	fp, r0
 800a94e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a952:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800a954:	b97f      	cbnz	r7, 800a976 <_dtoa_r+0x36>
 800a956:	2010      	movs	r0, #16
 800a958:	f000 fe02 	bl	800b560 <malloc>
 800a95c:	4602      	mov	r2, r0
 800a95e:	f8cb 001c 	str.w	r0, [fp, #28]
 800a962:	b920      	cbnz	r0, 800a96e <_dtoa_r+0x2e>
 800a964:	21ef      	movs	r1, #239	@ 0xef
 800a966:	4ba8      	ldr	r3, [pc, #672]	@ (800ac08 <_dtoa_r+0x2c8>)
 800a968:	48a8      	ldr	r0, [pc, #672]	@ (800ac0c <_dtoa_r+0x2cc>)
 800a96a:	f002 fdf7 	bl	800d55c <__assert_func>
 800a96e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a972:	6007      	str	r7, [r0, #0]
 800a974:	60c7      	str	r7, [r0, #12]
 800a976:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a97a:	6819      	ldr	r1, [r3, #0]
 800a97c:	b159      	cbz	r1, 800a996 <_dtoa_r+0x56>
 800a97e:	685a      	ldr	r2, [r3, #4]
 800a980:	2301      	movs	r3, #1
 800a982:	4093      	lsls	r3, r2
 800a984:	604a      	str	r2, [r1, #4]
 800a986:	608b      	str	r3, [r1, #8]
 800a988:	4658      	mov	r0, fp
 800a98a:	f000 fedf 	bl	800b74c <_Bfree>
 800a98e:	2200      	movs	r2, #0
 800a990:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a994:	601a      	str	r2, [r3, #0]
 800a996:	1e2b      	subs	r3, r5, #0
 800a998:	bfaf      	iteee	ge
 800a99a:	2300      	movge	r3, #0
 800a99c:	2201      	movlt	r2, #1
 800a99e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9a2:	9303      	strlt	r3, [sp, #12]
 800a9a4:	bfa8      	it	ge
 800a9a6:	6033      	strge	r3, [r6, #0]
 800a9a8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a9ac:	4b98      	ldr	r3, [pc, #608]	@ (800ac10 <_dtoa_r+0x2d0>)
 800a9ae:	bfb8      	it	lt
 800a9b0:	6032      	strlt	r2, [r6, #0]
 800a9b2:	ea33 0308 	bics.w	r3, r3, r8
 800a9b6:	d112      	bne.n	800a9de <_dtoa_r+0x9e>
 800a9b8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a9bc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a9be:	6013      	str	r3, [r2, #0]
 800a9c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a9c4:	4323      	orrs	r3, r4
 800a9c6:	f000 8550 	beq.w	800b46a <_dtoa_r+0xb2a>
 800a9ca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a9cc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800ac14 <_dtoa_r+0x2d4>
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	f000 8552 	beq.w	800b47a <_dtoa_r+0xb3a>
 800a9d6:	f10a 0303 	add.w	r3, sl, #3
 800a9da:	f000 bd4c 	b.w	800b476 <_dtoa_r+0xb36>
 800a9de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9e2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a9e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	f7f6 f8fb 	bl	8000be8 <__aeabi_dcmpeq>
 800a9f2:	4607      	mov	r7, r0
 800a9f4:	b158      	cbz	r0, 800aa0e <_dtoa_r+0xce>
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a9fa:	6013      	str	r3, [r2, #0]
 800a9fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800a9fe:	b113      	cbz	r3, 800aa06 <_dtoa_r+0xc6>
 800aa00:	4b85      	ldr	r3, [pc, #532]	@ (800ac18 <_dtoa_r+0x2d8>)
 800aa02:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800aa04:	6013      	str	r3, [r2, #0]
 800aa06:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800ac1c <_dtoa_r+0x2dc>
 800aa0a:	f000 bd36 	b.w	800b47a <_dtoa_r+0xb3a>
 800aa0e:	ab14      	add	r3, sp, #80	@ 0x50
 800aa10:	9301      	str	r3, [sp, #4]
 800aa12:	ab15      	add	r3, sp, #84	@ 0x54
 800aa14:	9300      	str	r3, [sp, #0]
 800aa16:	4658      	mov	r0, fp
 800aa18:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800aa1c:	f001 fa30 	bl	800be80 <__d2b>
 800aa20:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800aa24:	4681      	mov	r9, r0
 800aa26:	2e00      	cmp	r6, #0
 800aa28:	d077      	beq.n	800ab1a <_dtoa_r+0x1da>
 800aa2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa30:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa38:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa3c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa40:	9712      	str	r7, [sp, #72]	@ 0x48
 800aa42:	4619      	mov	r1, r3
 800aa44:	2200      	movs	r2, #0
 800aa46:	4b76      	ldr	r3, [pc, #472]	@ (800ac20 <_dtoa_r+0x2e0>)
 800aa48:	f7f5 fcae 	bl	80003a8 <__aeabi_dsub>
 800aa4c:	a368      	add	r3, pc, #416	@ (adr r3, 800abf0 <_dtoa_r+0x2b0>)
 800aa4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa52:	f7f5 fe61 	bl	8000718 <__aeabi_dmul>
 800aa56:	a368      	add	r3, pc, #416	@ (adr r3, 800abf8 <_dtoa_r+0x2b8>)
 800aa58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa5c:	f7f5 fca6 	bl	80003ac <__adddf3>
 800aa60:	4604      	mov	r4, r0
 800aa62:	4630      	mov	r0, r6
 800aa64:	460d      	mov	r5, r1
 800aa66:	f7f5 fded 	bl	8000644 <__aeabi_i2d>
 800aa6a:	a365      	add	r3, pc, #404	@ (adr r3, 800ac00 <_dtoa_r+0x2c0>)
 800aa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa70:	f7f5 fe52 	bl	8000718 <__aeabi_dmul>
 800aa74:	4602      	mov	r2, r0
 800aa76:	460b      	mov	r3, r1
 800aa78:	4620      	mov	r0, r4
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	f7f5 fc96 	bl	80003ac <__adddf3>
 800aa80:	4604      	mov	r4, r0
 800aa82:	460d      	mov	r5, r1
 800aa84:	f7f6 f8f8 	bl	8000c78 <__aeabi_d2iz>
 800aa88:	2200      	movs	r2, #0
 800aa8a:	4607      	mov	r7, r0
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	4620      	mov	r0, r4
 800aa90:	4629      	mov	r1, r5
 800aa92:	f7f6 f8b3 	bl	8000bfc <__aeabi_dcmplt>
 800aa96:	b140      	cbz	r0, 800aaaa <_dtoa_r+0x16a>
 800aa98:	4638      	mov	r0, r7
 800aa9a:	f7f5 fdd3 	bl	8000644 <__aeabi_i2d>
 800aa9e:	4622      	mov	r2, r4
 800aaa0:	462b      	mov	r3, r5
 800aaa2:	f7f6 f8a1 	bl	8000be8 <__aeabi_dcmpeq>
 800aaa6:	b900      	cbnz	r0, 800aaaa <_dtoa_r+0x16a>
 800aaa8:	3f01      	subs	r7, #1
 800aaaa:	2f16      	cmp	r7, #22
 800aaac:	d853      	bhi.n	800ab56 <_dtoa_r+0x216>
 800aaae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aab2:	4b5c      	ldr	r3, [pc, #368]	@ (800ac24 <_dtoa_r+0x2e4>)
 800aab4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800aab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabc:	f7f6 f89e 	bl	8000bfc <__aeabi_dcmplt>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	d04a      	beq.n	800ab5a <_dtoa_r+0x21a>
 800aac4:	2300      	movs	r3, #0
 800aac6:	3f01      	subs	r7, #1
 800aac8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aaca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aacc:	1b9b      	subs	r3, r3, r6
 800aace:	1e5a      	subs	r2, r3, #1
 800aad0:	bf46      	itte	mi
 800aad2:	f1c3 0801 	rsbmi	r8, r3, #1
 800aad6:	2300      	movmi	r3, #0
 800aad8:	f04f 0800 	movpl.w	r8, #0
 800aadc:	9209      	str	r2, [sp, #36]	@ 0x24
 800aade:	bf48      	it	mi
 800aae0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800aae2:	2f00      	cmp	r7, #0
 800aae4:	db3b      	blt.n	800ab5e <_dtoa_r+0x21e>
 800aae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aae8:	970e      	str	r7, [sp, #56]	@ 0x38
 800aaea:	443b      	add	r3, r7
 800aaec:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaee:	2300      	movs	r3, #0
 800aaf0:	930a      	str	r3, [sp, #40]	@ 0x28
 800aaf2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800aaf4:	2b09      	cmp	r3, #9
 800aaf6:	d866      	bhi.n	800abc6 <_dtoa_r+0x286>
 800aaf8:	2b05      	cmp	r3, #5
 800aafa:	bfc4      	itt	gt
 800aafc:	3b04      	subgt	r3, #4
 800aafe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800ab00:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ab02:	bfc8      	it	gt
 800ab04:	2400      	movgt	r4, #0
 800ab06:	f1a3 0302 	sub.w	r3, r3, #2
 800ab0a:	bfd8      	it	le
 800ab0c:	2401      	movle	r4, #1
 800ab0e:	2b03      	cmp	r3, #3
 800ab10:	d864      	bhi.n	800abdc <_dtoa_r+0x29c>
 800ab12:	e8df f003 	tbb	[pc, r3]
 800ab16:	382b      	.short	0x382b
 800ab18:	5636      	.short	0x5636
 800ab1a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ab1e:	441e      	add	r6, r3
 800ab20:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab24:	2b20      	cmp	r3, #32
 800ab26:	bfc1      	itttt	gt
 800ab28:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab2c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab30:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab34:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab38:	bfd6      	itet	le
 800ab3a:	f1c3 0320 	rsble	r3, r3, #32
 800ab3e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab42:	fa04 f003 	lslle.w	r0, r4, r3
 800ab46:	f7f5 fd6d 	bl	8000624 <__aeabi_ui2d>
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab50:	3e01      	subs	r6, #1
 800ab52:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab54:	e775      	b.n	800aa42 <_dtoa_r+0x102>
 800ab56:	2301      	movs	r3, #1
 800ab58:	e7b6      	b.n	800aac8 <_dtoa_r+0x188>
 800ab5a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800ab5c:	e7b5      	b.n	800aaca <_dtoa_r+0x18a>
 800ab5e:	427b      	negs	r3, r7
 800ab60:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab62:	2300      	movs	r3, #0
 800ab64:	eba8 0807 	sub.w	r8, r8, r7
 800ab68:	930e      	str	r3, [sp, #56]	@ 0x38
 800ab6a:	e7c2      	b.n	800aaf2 <_dtoa_r+0x1b2>
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	dc35      	bgt.n	800abe2 <_dtoa_r+0x2a2>
 800ab76:	2301      	movs	r3, #1
 800ab78:	461a      	mov	r2, r3
 800ab7a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800ab7e:	9221      	str	r2, [sp, #132]	@ 0x84
 800ab80:	e00b      	b.n	800ab9a <_dtoa_r+0x25a>
 800ab82:	2301      	movs	r3, #1
 800ab84:	e7f3      	b.n	800ab6e <_dtoa_r+0x22e>
 800ab86:	2300      	movs	r3, #0
 800ab88:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ab8c:	18fb      	adds	r3, r7, r3
 800ab8e:	9308      	str	r3, [sp, #32]
 800ab90:	3301      	adds	r3, #1
 800ab92:	2b01      	cmp	r3, #1
 800ab94:	9307      	str	r3, [sp, #28]
 800ab96:	bfb8      	it	lt
 800ab98:	2301      	movlt	r3, #1
 800ab9a:	2100      	movs	r1, #0
 800ab9c:	2204      	movs	r2, #4
 800ab9e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800aba2:	f102 0514 	add.w	r5, r2, #20
 800aba6:	429d      	cmp	r5, r3
 800aba8:	d91f      	bls.n	800abea <_dtoa_r+0x2aa>
 800abaa:	6041      	str	r1, [r0, #4]
 800abac:	4658      	mov	r0, fp
 800abae:	f000 fd8d 	bl	800b6cc <_Balloc>
 800abb2:	4682      	mov	sl, r0
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d139      	bne.n	800ac2c <_dtoa_r+0x2ec>
 800abb8:	4602      	mov	r2, r0
 800abba:	f240 11af 	movw	r1, #431	@ 0x1af
 800abbe:	4b1a      	ldr	r3, [pc, #104]	@ (800ac28 <_dtoa_r+0x2e8>)
 800abc0:	e6d2      	b.n	800a968 <_dtoa_r+0x28>
 800abc2:	2301      	movs	r3, #1
 800abc4:	e7e0      	b.n	800ab88 <_dtoa_r+0x248>
 800abc6:	2401      	movs	r4, #1
 800abc8:	2300      	movs	r3, #0
 800abca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800abcc:	9320      	str	r3, [sp, #128]	@ 0x80
 800abce:	f04f 33ff 	mov.w	r3, #4294967295
 800abd2:	2200      	movs	r2, #0
 800abd4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800abd8:	2312      	movs	r3, #18
 800abda:	e7d0      	b.n	800ab7e <_dtoa_r+0x23e>
 800abdc:	2301      	movs	r3, #1
 800abde:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abe0:	e7f5      	b.n	800abce <_dtoa_r+0x28e>
 800abe2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abe4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800abe8:	e7d7      	b.n	800ab9a <_dtoa_r+0x25a>
 800abea:	3101      	adds	r1, #1
 800abec:	0052      	lsls	r2, r2, #1
 800abee:	e7d8      	b.n	800aba2 <_dtoa_r+0x262>
 800abf0:	636f4361 	.word	0x636f4361
 800abf4:	3fd287a7 	.word	0x3fd287a7
 800abf8:	8b60c8b3 	.word	0x8b60c8b3
 800abfc:	3fc68a28 	.word	0x3fc68a28
 800ac00:	509f79fb 	.word	0x509f79fb
 800ac04:	3fd34413 	.word	0x3fd34413
 800ac08:	08010f94 	.word	0x08010f94
 800ac0c:	08010fab 	.word	0x08010fab
 800ac10:	7ff00000 	.word	0x7ff00000
 800ac14:	08010f90 	.word	0x08010f90
 800ac18:	08010f5f 	.word	0x08010f5f
 800ac1c:	08010f5e 	.word	0x08010f5e
 800ac20:	3ff80000 	.word	0x3ff80000
 800ac24:	080110a8 	.word	0x080110a8
 800ac28:	08011003 	.word	0x08011003
 800ac2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ac30:	6018      	str	r0, [r3, #0]
 800ac32:	9b07      	ldr	r3, [sp, #28]
 800ac34:	2b0e      	cmp	r3, #14
 800ac36:	f200 80a4 	bhi.w	800ad82 <_dtoa_r+0x442>
 800ac3a:	2c00      	cmp	r4, #0
 800ac3c:	f000 80a1 	beq.w	800ad82 <_dtoa_r+0x442>
 800ac40:	2f00      	cmp	r7, #0
 800ac42:	dd33      	ble.n	800acac <_dtoa_r+0x36c>
 800ac44:	4b86      	ldr	r3, [pc, #536]	@ (800ae60 <_dtoa_r+0x520>)
 800ac46:	f007 020f 	and.w	r2, r7, #15
 800ac4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac4e:	05f8      	lsls	r0, r7, #23
 800ac50:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ac54:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ac58:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ac5c:	d516      	bpl.n	800ac8c <_dtoa_r+0x34c>
 800ac5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac62:	4b80      	ldr	r3, [pc, #512]	@ (800ae64 <_dtoa_r+0x524>)
 800ac64:	2603      	movs	r6, #3
 800ac66:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac6a:	f7f5 fe7f 	bl	800096c <__aeabi_ddiv>
 800ac6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac72:	f004 040f 	and.w	r4, r4, #15
 800ac76:	4d7b      	ldr	r5, [pc, #492]	@ (800ae64 <_dtoa_r+0x524>)
 800ac78:	b954      	cbnz	r4, 800ac90 <_dtoa_r+0x350>
 800ac7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac82:	f7f5 fe73 	bl	800096c <__aeabi_ddiv>
 800ac86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac8a:	e028      	b.n	800acde <_dtoa_r+0x39e>
 800ac8c:	2602      	movs	r6, #2
 800ac8e:	e7f2      	b.n	800ac76 <_dtoa_r+0x336>
 800ac90:	07e1      	lsls	r1, r4, #31
 800ac92:	d508      	bpl.n	800aca6 <_dtoa_r+0x366>
 800ac94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac98:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ac9c:	f7f5 fd3c 	bl	8000718 <__aeabi_dmul>
 800aca0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aca4:	3601      	adds	r6, #1
 800aca6:	1064      	asrs	r4, r4, #1
 800aca8:	3508      	adds	r5, #8
 800acaa:	e7e5      	b.n	800ac78 <_dtoa_r+0x338>
 800acac:	f000 80d2 	beq.w	800ae54 <_dtoa_r+0x514>
 800acb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acb4:	427c      	negs	r4, r7
 800acb6:	4b6a      	ldr	r3, [pc, #424]	@ (800ae60 <_dtoa_r+0x520>)
 800acb8:	f004 020f 	and.w	r2, r4, #15
 800acbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc4:	f7f5 fd28 	bl	8000718 <__aeabi_dmul>
 800acc8:	2602      	movs	r6, #2
 800acca:	2300      	movs	r3, #0
 800accc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acd0:	4d64      	ldr	r5, [pc, #400]	@ (800ae64 <_dtoa_r+0x524>)
 800acd2:	1124      	asrs	r4, r4, #4
 800acd4:	2c00      	cmp	r4, #0
 800acd6:	f040 80b2 	bne.w	800ae3e <_dtoa_r+0x4fe>
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1d3      	bne.n	800ac86 <_dtoa_r+0x346>
 800acde:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ace2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 80b7 	beq.w	800ae58 <_dtoa_r+0x518>
 800acea:	2200      	movs	r2, #0
 800acec:	4620      	mov	r0, r4
 800acee:	4629      	mov	r1, r5
 800acf0:	4b5d      	ldr	r3, [pc, #372]	@ (800ae68 <_dtoa_r+0x528>)
 800acf2:	f7f5 ff83 	bl	8000bfc <__aeabi_dcmplt>
 800acf6:	2800      	cmp	r0, #0
 800acf8:	f000 80ae 	beq.w	800ae58 <_dtoa_r+0x518>
 800acfc:	9b07      	ldr	r3, [sp, #28]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	f000 80aa 	beq.w	800ae58 <_dtoa_r+0x518>
 800ad04:	9b08      	ldr	r3, [sp, #32]
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	dd37      	ble.n	800ad7a <_dtoa_r+0x43a>
 800ad0a:	1e7b      	subs	r3, r7, #1
 800ad0c:	4620      	mov	r0, r4
 800ad0e:	9304      	str	r3, [sp, #16]
 800ad10:	2200      	movs	r2, #0
 800ad12:	4629      	mov	r1, r5
 800ad14:	4b55      	ldr	r3, [pc, #340]	@ (800ae6c <_dtoa_r+0x52c>)
 800ad16:	f7f5 fcff 	bl	8000718 <__aeabi_dmul>
 800ad1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad1e:	9c08      	ldr	r4, [sp, #32]
 800ad20:	3601      	adds	r6, #1
 800ad22:	4630      	mov	r0, r6
 800ad24:	f7f5 fc8e 	bl	8000644 <__aeabi_i2d>
 800ad28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad2c:	f7f5 fcf4 	bl	8000718 <__aeabi_dmul>
 800ad30:	2200      	movs	r2, #0
 800ad32:	4b4f      	ldr	r3, [pc, #316]	@ (800ae70 <_dtoa_r+0x530>)
 800ad34:	f7f5 fb3a 	bl	80003ac <__adddf3>
 800ad38:	4605      	mov	r5, r0
 800ad3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad3e:	2c00      	cmp	r4, #0
 800ad40:	f040 809a 	bne.w	800ae78 <_dtoa_r+0x538>
 800ad44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	4b4a      	ldr	r3, [pc, #296]	@ (800ae74 <_dtoa_r+0x534>)
 800ad4c:	f7f5 fb2c 	bl	80003a8 <__aeabi_dsub>
 800ad50:	4602      	mov	r2, r0
 800ad52:	460b      	mov	r3, r1
 800ad54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ad58:	462a      	mov	r2, r5
 800ad5a:	4633      	mov	r3, r6
 800ad5c:	f7f5 ff6c 	bl	8000c38 <__aeabi_dcmpgt>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	f040 828e 	bne.w	800b282 <_dtoa_r+0x942>
 800ad66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad6a:	462a      	mov	r2, r5
 800ad6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ad70:	f7f5 ff44 	bl	8000bfc <__aeabi_dcmplt>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	f040 8127 	bne.w	800afc8 <_dtoa_r+0x688>
 800ad7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ad7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ad82:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	f2c0 8163 	blt.w	800b050 <_dtoa_r+0x710>
 800ad8a:	2f0e      	cmp	r7, #14
 800ad8c:	f300 8160 	bgt.w	800b050 <_dtoa_r+0x710>
 800ad90:	4b33      	ldr	r3, [pc, #204]	@ (800ae60 <_dtoa_r+0x520>)
 800ad92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ad96:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ad9a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ad9e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	da03      	bge.n	800adac <_dtoa_r+0x46c>
 800ada4:	9b07      	ldr	r3, [sp, #28]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	f340 8100 	ble.w	800afac <_dtoa_r+0x66c>
 800adac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800adb0:	4656      	mov	r6, sl
 800adb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adb6:	4620      	mov	r0, r4
 800adb8:	4629      	mov	r1, r5
 800adba:	f7f5 fdd7 	bl	800096c <__aeabi_ddiv>
 800adbe:	f7f5 ff5b 	bl	8000c78 <__aeabi_d2iz>
 800adc2:	4680      	mov	r8, r0
 800adc4:	f7f5 fc3e 	bl	8000644 <__aeabi_i2d>
 800adc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adcc:	f7f5 fca4 	bl	8000718 <__aeabi_dmul>
 800add0:	4602      	mov	r2, r0
 800add2:	460b      	mov	r3, r1
 800add4:	4620      	mov	r0, r4
 800add6:	4629      	mov	r1, r5
 800add8:	f7f5 fae6 	bl	80003a8 <__aeabi_dsub>
 800addc:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ade0:	9d07      	ldr	r5, [sp, #28]
 800ade2:	f806 4b01 	strb.w	r4, [r6], #1
 800ade6:	eba6 040a 	sub.w	r4, r6, sl
 800adea:	42a5      	cmp	r5, r4
 800adec:	4602      	mov	r2, r0
 800adee:	460b      	mov	r3, r1
 800adf0:	f040 8116 	bne.w	800b020 <_dtoa_r+0x6e0>
 800adf4:	f7f5 fada 	bl	80003ac <__adddf3>
 800adf8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800adfc:	4604      	mov	r4, r0
 800adfe:	460d      	mov	r5, r1
 800ae00:	f7f5 ff1a 	bl	8000c38 <__aeabi_dcmpgt>
 800ae04:	2800      	cmp	r0, #0
 800ae06:	f040 80f8 	bne.w	800affa <_dtoa_r+0x6ba>
 800ae0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae0e:	4620      	mov	r0, r4
 800ae10:	4629      	mov	r1, r5
 800ae12:	f7f5 fee9 	bl	8000be8 <__aeabi_dcmpeq>
 800ae16:	b118      	cbz	r0, 800ae20 <_dtoa_r+0x4e0>
 800ae18:	f018 0f01 	tst.w	r8, #1
 800ae1c:	f040 80ed 	bne.w	800affa <_dtoa_r+0x6ba>
 800ae20:	4649      	mov	r1, r9
 800ae22:	4658      	mov	r0, fp
 800ae24:	f000 fc92 	bl	800b74c <_Bfree>
 800ae28:	2300      	movs	r3, #0
 800ae2a:	7033      	strb	r3, [r6, #0]
 800ae2c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ae2e:	3701      	adds	r7, #1
 800ae30:	601f      	str	r7, [r3, #0]
 800ae32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	f000 8320 	beq.w	800b47a <_dtoa_r+0xb3a>
 800ae3a:	601e      	str	r6, [r3, #0]
 800ae3c:	e31d      	b.n	800b47a <_dtoa_r+0xb3a>
 800ae3e:	07e2      	lsls	r2, r4, #31
 800ae40:	d505      	bpl.n	800ae4e <_dtoa_r+0x50e>
 800ae42:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae46:	f7f5 fc67 	bl	8000718 <__aeabi_dmul>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	3601      	adds	r6, #1
 800ae4e:	1064      	asrs	r4, r4, #1
 800ae50:	3508      	adds	r5, #8
 800ae52:	e73f      	b.n	800acd4 <_dtoa_r+0x394>
 800ae54:	2602      	movs	r6, #2
 800ae56:	e742      	b.n	800acde <_dtoa_r+0x39e>
 800ae58:	9c07      	ldr	r4, [sp, #28]
 800ae5a:	9704      	str	r7, [sp, #16]
 800ae5c:	e761      	b.n	800ad22 <_dtoa_r+0x3e2>
 800ae5e:	bf00      	nop
 800ae60:	080110a8 	.word	0x080110a8
 800ae64:	08011080 	.word	0x08011080
 800ae68:	3ff00000 	.word	0x3ff00000
 800ae6c:	40240000 	.word	0x40240000
 800ae70:	401c0000 	.word	0x401c0000
 800ae74:	40140000 	.word	0x40140000
 800ae78:	4b70      	ldr	r3, [pc, #448]	@ (800b03c <_dtoa_r+0x6fc>)
 800ae7a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae7c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ae80:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae84:	4454      	add	r4, sl
 800ae86:	2900      	cmp	r1, #0
 800ae88:	d045      	beq.n	800af16 <_dtoa_r+0x5d6>
 800ae8a:	2000      	movs	r0, #0
 800ae8c:	496c      	ldr	r1, [pc, #432]	@ (800b040 <_dtoa_r+0x700>)
 800ae8e:	f7f5 fd6d 	bl	800096c <__aeabi_ddiv>
 800ae92:	4633      	mov	r3, r6
 800ae94:	462a      	mov	r2, r5
 800ae96:	f7f5 fa87 	bl	80003a8 <__aeabi_dsub>
 800ae9a:	4656      	mov	r6, sl
 800ae9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aea0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aea4:	f7f5 fee8 	bl	8000c78 <__aeabi_d2iz>
 800aea8:	4605      	mov	r5, r0
 800aeaa:	f7f5 fbcb 	bl	8000644 <__aeabi_i2d>
 800aeae:	4602      	mov	r2, r0
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeb6:	f7f5 fa77 	bl	80003a8 <__aeabi_dsub>
 800aeba:	4602      	mov	r2, r0
 800aebc:	460b      	mov	r3, r1
 800aebe:	3530      	adds	r5, #48	@ 0x30
 800aec0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aec4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aec8:	f806 5b01 	strb.w	r5, [r6], #1
 800aecc:	f7f5 fe96 	bl	8000bfc <__aeabi_dcmplt>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d163      	bne.n	800af9c <_dtoa_r+0x65c>
 800aed4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aed8:	2000      	movs	r0, #0
 800aeda:	495a      	ldr	r1, [pc, #360]	@ (800b044 <_dtoa_r+0x704>)
 800aedc:	f7f5 fa64 	bl	80003a8 <__aeabi_dsub>
 800aee0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800aee4:	f7f5 fe8a 	bl	8000bfc <__aeabi_dcmplt>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	f040 8087 	bne.w	800affc <_dtoa_r+0x6bc>
 800aeee:	42a6      	cmp	r6, r4
 800aef0:	f43f af43 	beq.w	800ad7a <_dtoa_r+0x43a>
 800aef4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800aef8:	2200      	movs	r2, #0
 800aefa:	4b53      	ldr	r3, [pc, #332]	@ (800b048 <_dtoa_r+0x708>)
 800aefc:	f7f5 fc0c 	bl	8000718 <__aeabi_dmul>
 800af00:	2200      	movs	r2, #0
 800af02:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af0a:	4b4f      	ldr	r3, [pc, #316]	@ (800b048 <_dtoa_r+0x708>)
 800af0c:	f7f5 fc04 	bl	8000718 <__aeabi_dmul>
 800af10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af14:	e7c4      	b.n	800aea0 <_dtoa_r+0x560>
 800af16:	4631      	mov	r1, r6
 800af18:	4628      	mov	r0, r5
 800af1a:	f7f5 fbfd 	bl	8000718 <__aeabi_dmul>
 800af1e:	4656      	mov	r6, sl
 800af20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af24:	9413      	str	r4, [sp, #76]	@ 0x4c
 800af26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af2a:	f7f5 fea5 	bl	8000c78 <__aeabi_d2iz>
 800af2e:	4605      	mov	r5, r0
 800af30:	f7f5 fb88 	bl	8000644 <__aeabi_i2d>
 800af34:	4602      	mov	r2, r0
 800af36:	460b      	mov	r3, r1
 800af38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af3c:	f7f5 fa34 	bl	80003a8 <__aeabi_dsub>
 800af40:	4602      	mov	r2, r0
 800af42:	460b      	mov	r3, r1
 800af44:	3530      	adds	r5, #48	@ 0x30
 800af46:	f806 5b01 	strb.w	r5, [r6], #1
 800af4a:	42a6      	cmp	r6, r4
 800af4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800af50:	f04f 0200 	mov.w	r2, #0
 800af54:	d124      	bne.n	800afa0 <_dtoa_r+0x660>
 800af56:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af5a:	4b39      	ldr	r3, [pc, #228]	@ (800b040 <_dtoa_r+0x700>)
 800af5c:	f7f5 fa26 	bl	80003ac <__adddf3>
 800af60:	4602      	mov	r2, r0
 800af62:	460b      	mov	r3, r1
 800af64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af68:	f7f5 fe66 	bl	8000c38 <__aeabi_dcmpgt>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d145      	bne.n	800affc <_dtoa_r+0x6bc>
 800af70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af74:	2000      	movs	r0, #0
 800af76:	4932      	ldr	r1, [pc, #200]	@ (800b040 <_dtoa_r+0x700>)
 800af78:	f7f5 fa16 	bl	80003a8 <__aeabi_dsub>
 800af7c:	4602      	mov	r2, r0
 800af7e:	460b      	mov	r3, r1
 800af80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af84:	f7f5 fe3a 	bl	8000bfc <__aeabi_dcmplt>
 800af88:	2800      	cmp	r0, #0
 800af8a:	f43f aef6 	beq.w	800ad7a <_dtoa_r+0x43a>
 800af8e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800af90:	1e73      	subs	r3, r6, #1
 800af92:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af94:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800af98:	2b30      	cmp	r3, #48	@ 0x30
 800af9a:	d0f8      	beq.n	800af8e <_dtoa_r+0x64e>
 800af9c:	9f04      	ldr	r7, [sp, #16]
 800af9e:	e73f      	b.n	800ae20 <_dtoa_r+0x4e0>
 800afa0:	4b29      	ldr	r3, [pc, #164]	@ (800b048 <_dtoa_r+0x708>)
 800afa2:	f7f5 fbb9 	bl	8000718 <__aeabi_dmul>
 800afa6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800afaa:	e7bc      	b.n	800af26 <_dtoa_r+0x5e6>
 800afac:	d10c      	bne.n	800afc8 <_dtoa_r+0x688>
 800afae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800afb2:	2200      	movs	r2, #0
 800afb4:	4b25      	ldr	r3, [pc, #148]	@ (800b04c <_dtoa_r+0x70c>)
 800afb6:	f7f5 fbaf 	bl	8000718 <__aeabi_dmul>
 800afba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800afbe:	f7f5 fe31 	bl	8000c24 <__aeabi_dcmpge>
 800afc2:	2800      	cmp	r0, #0
 800afc4:	f000 815b 	beq.w	800b27e <_dtoa_r+0x93e>
 800afc8:	2400      	movs	r4, #0
 800afca:	4625      	mov	r5, r4
 800afcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800afce:	4656      	mov	r6, sl
 800afd0:	43db      	mvns	r3, r3
 800afd2:	9304      	str	r3, [sp, #16]
 800afd4:	2700      	movs	r7, #0
 800afd6:	4621      	mov	r1, r4
 800afd8:	4658      	mov	r0, fp
 800afda:	f000 fbb7 	bl	800b74c <_Bfree>
 800afde:	2d00      	cmp	r5, #0
 800afe0:	d0dc      	beq.n	800af9c <_dtoa_r+0x65c>
 800afe2:	b12f      	cbz	r7, 800aff0 <_dtoa_r+0x6b0>
 800afe4:	42af      	cmp	r7, r5
 800afe6:	d003      	beq.n	800aff0 <_dtoa_r+0x6b0>
 800afe8:	4639      	mov	r1, r7
 800afea:	4658      	mov	r0, fp
 800afec:	f000 fbae 	bl	800b74c <_Bfree>
 800aff0:	4629      	mov	r1, r5
 800aff2:	4658      	mov	r0, fp
 800aff4:	f000 fbaa 	bl	800b74c <_Bfree>
 800aff8:	e7d0      	b.n	800af9c <_dtoa_r+0x65c>
 800affa:	9704      	str	r7, [sp, #16]
 800affc:	4633      	mov	r3, r6
 800affe:	461e      	mov	r6, r3
 800b000:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b004:	2a39      	cmp	r2, #57	@ 0x39
 800b006:	d107      	bne.n	800b018 <_dtoa_r+0x6d8>
 800b008:	459a      	cmp	sl, r3
 800b00a:	d1f8      	bne.n	800affe <_dtoa_r+0x6be>
 800b00c:	9a04      	ldr	r2, [sp, #16]
 800b00e:	3201      	adds	r2, #1
 800b010:	9204      	str	r2, [sp, #16]
 800b012:	2230      	movs	r2, #48	@ 0x30
 800b014:	f88a 2000 	strb.w	r2, [sl]
 800b018:	781a      	ldrb	r2, [r3, #0]
 800b01a:	3201      	adds	r2, #1
 800b01c:	701a      	strb	r2, [r3, #0]
 800b01e:	e7bd      	b.n	800af9c <_dtoa_r+0x65c>
 800b020:	2200      	movs	r2, #0
 800b022:	4b09      	ldr	r3, [pc, #36]	@ (800b048 <_dtoa_r+0x708>)
 800b024:	f7f5 fb78 	bl	8000718 <__aeabi_dmul>
 800b028:	2200      	movs	r2, #0
 800b02a:	2300      	movs	r3, #0
 800b02c:	4604      	mov	r4, r0
 800b02e:	460d      	mov	r5, r1
 800b030:	f7f5 fdda 	bl	8000be8 <__aeabi_dcmpeq>
 800b034:	2800      	cmp	r0, #0
 800b036:	f43f aebc 	beq.w	800adb2 <_dtoa_r+0x472>
 800b03a:	e6f1      	b.n	800ae20 <_dtoa_r+0x4e0>
 800b03c:	080110a8 	.word	0x080110a8
 800b040:	3fe00000 	.word	0x3fe00000
 800b044:	3ff00000 	.word	0x3ff00000
 800b048:	40240000 	.word	0x40240000
 800b04c:	40140000 	.word	0x40140000
 800b050:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b052:	2a00      	cmp	r2, #0
 800b054:	f000 80db 	beq.w	800b20e <_dtoa_r+0x8ce>
 800b058:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b05a:	2a01      	cmp	r2, #1
 800b05c:	f300 80bf 	bgt.w	800b1de <_dtoa_r+0x89e>
 800b060:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b062:	2a00      	cmp	r2, #0
 800b064:	f000 80b7 	beq.w	800b1d6 <_dtoa_r+0x896>
 800b068:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b06c:	4646      	mov	r6, r8
 800b06e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b070:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b072:	2101      	movs	r1, #1
 800b074:	441a      	add	r2, r3
 800b076:	4658      	mov	r0, fp
 800b078:	4498      	add	r8, r3
 800b07a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b07c:	f000 fc64 	bl	800b948 <__i2b>
 800b080:	4605      	mov	r5, r0
 800b082:	b15e      	cbz	r6, 800b09c <_dtoa_r+0x75c>
 800b084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b086:	2b00      	cmp	r3, #0
 800b088:	dd08      	ble.n	800b09c <_dtoa_r+0x75c>
 800b08a:	42b3      	cmp	r3, r6
 800b08c:	bfa8      	it	ge
 800b08e:	4633      	movge	r3, r6
 800b090:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b092:	eba8 0803 	sub.w	r8, r8, r3
 800b096:	1af6      	subs	r6, r6, r3
 800b098:	1ad3      	subs	r3, r2, r3
 800b09a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b09c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b09e:	b1f3      	cbz	r3, 800b0de <_dtoa_r+0x79e>
 800b0a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f000 80b7 	beq.w	800b216 <_dtoa_r+0x8d6>
 800b0a8:	b18c      	cbz	r4, 800b0ce <_dtoa_r+0x78e>
 800b0aa:	4629      	mov	r1, r5
 800b0ac:	4622      	mov	r2, r4
 800b0ae:	4658      	mov	r0, fp
 800b0b0:	f000 fd08 	bl	800bac4 <__pow5mult>
 800b0b4:	464a      	mov	r2, r9
 800b0b6:	4601      	mov	r1, r0
 800b0b8:	4605      	mov	r5, r0
 800b0ba:	4658      	mov	r0, fp
 800b0bc:	f000 fc5a 	bl	800b974 <__multiply>
 800b0c0:	4649      	mov	r1, r9
 800b0c2:	9004      	str	r0, [sp, #16]
 800b0c4:	4658      	mov	r0, fp
 800b0c6:	f000 fb41 	bl	800b74c <_Bfree>
 800b0ca:	9b04      	ldr	r3, [sp, #16]
 800b0cc:	4699      	mov	r9, r3
 800b0ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0d0:	1b1a      	subs	r2, r3, r4
 800b0d2:	d004      	beq.n	800b0de <_dtoa_r+0x79e>
 800b0d4:	4649      	mov	r1, r9
 800b0d6:	4658      	mov	r0, fp
 800b0d8:	f000 fcf4 	bl	800bac4 <__pow5mult>
 800b0dc:	4681      	mov	r9, r0
 800b0de:	2101      	movs	r1, #1
 800b0e0:	4658      	mov	r0, fp
 800b0e2:	f000 fc31 	bl	800b948 <__i2b>
 800b0e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0e8:	4604      	mov	r4, r0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 81c9 	beq.w	800b482 <_dtoa_r+0xb42>
 800b0f0:	461a      	mov	r2, r3
 800b0f2:	4601      	mov	r1, r0
 800b0f4:	4658      	mov	r0, fp
 800b0f6:	f000 fce5 	bl	800bac4 <__pow5mult>
 800b0fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b0fc:	4604      	mov	r4, r0
 800b0fe:	2b01      	cmp	r3, #1
 800b100:	f300 808f 	bgt.w	800b222 <_dtoa_r+0x8e2>
 800b104:	9b02      	ldr	r3, [sp, #8]
 800b106:	2b00      	cmp	r3, #0
 800b108:	f040 8087 	bne.w	800b21a <_dtoa_r+0x8da>
 800b10c:	9b03      	ldr	r3, [sp, #12]
 800b10e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b112:	2b00      	cmp	r3, #0
 800b114:	f040 8083 	bne.w	800b21e <_dtoa_r+0x8de>
 800b118:	9b03      	ldr	r3, [sp, #12]
 800b11a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b11e:	0d1b      	lsrs	r3, r3, #20
 800b120:	051b      	lsls	r3, r3, #20
 800b122:	b12b      	cbz	r3, 800b130 <_dtoa_r+0x7f0>
 800b124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b126:	f108 0801 	add.w	r8, r8, #1
 800b12a:	3301      	adds	r3, #1
 800b12c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b12e:	2301      	movs	r3, #1
 800b130:	930a      	str	r3, [sp, #40]	@ 0x28
 800b132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b134:	2b00      	cmp	r3, #0
 800b136:	f000 81aa 	beq.w	800b48e <_dtoa_r+0xb4e>
 800b13a:	6923      	ldr	r3, [r4, #16]
 800b13c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b140:	6918      	ldr	r0, [r3, #16]
 800b142:	f000 fbb5 	bl	800b8b0 <__hi0bits>
 800b146:	f1c0 0020 	rsb	r0, r0, #32
 800b14a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b14c:	4418      	add	r0, r3
 800b14e:	f010 001f 	ands.w	r0, r0, #31
 800b152:	d071      	beq.n	800b238 <_dtoa_r+0x8f8>
 800b154:	f1c0 0320 	rsb	r3, r0, #32
 800b158:	2b04      	cmp	r3, #4
 800b15a:	dd65      	ble.n	800b228 <_dtoa_r+0x8e8>
 800b15c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b15e:	f1c0 001c 	rsb	r0, r0, #28
 800b162:	4403      	add	r3, r0
 800b164:	4480      	add	r8, r0
 800b166:	4406      	add	r6, r0
 800b168:	9309      	str	r3, [sp, #36]	@ 0x24
 800b16a:	f1b8 0f00 	cmp.w	r8, #0
 800b16e:	dd05      	ble.n	800b17c <_dtoa_r+0x83c>
 800b170:	4649      	mov	r1, r9
 800b172:	4642      	mov	r2, r8
 800b174:	4658      	mov	r0, fp
 800b176:	f000 fcff 	bl	800bb78 <__lshift>
 800b17a:	4681      	mov	r9, r0
 800b17c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b17e:	2b00      	cmp	r3, #0
 800b180:	dd05      	ble.n	800b18e <_dtoa_r+0x84e>
 800b182:	4621      	mov	r1, r4
 800b184:	461a      	mov	r2, r3
 800b186:	4658      	mov	r0, fp
 800b188:	f000 fcf6 	bl	800bb78 <__lshift>
 800b18c:	4604      	mov	r4, r0
 800b18e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b190:	2b00      	cmp	r3, #0
 800b192:	d053      	beq.n	800b23c <_dtoa_r+0x8fc>
 800b194:	4621      	mov	r1, r4
 800b196:	4648      	mov	r0, r9
 800b198:	f000 fd5a 	bl	800bc50 <__mcmp>
 800b19c:	2800      	cmp	r0, #0
 800b19e:	da4d      	bge.n	800b23c <_dtoa_r+0x8fc>
 800b1a0:	1e7b      	subs	r3, r7, #1
 800b1a2:	4649      	mov	r1, r9
 800b1a4:	9304      	str	r3, [sp, #16]
 800b1a6:	220a      	movs	r2, #10
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	4658      	mov	r0, fp
 800b1ac:	f000 faf0 	bl	800b790 <__multadd>
 800b1b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1b2:	4681      	mov	r9, r0
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	f000 816c 	beq.w	800b492 <_dtoa_r+0xb52>
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	4629      	mov	r1, r5
 800b1be:	220a      	movs	r2, #10
 800b1c0:	4658      	mov	r0, fp
 800b1c2:	f000 fae5 	bl	800b790 <__multadd>
 800b1c6:	9b08      	ldr	r3, [sp, #32]
 800b1c8:	4605      	mov	r5, r0
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	dc61      	bgt.n	800b292 <_dtoa_r+0x952>
 800b1ce:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b1d0:	2b02      	cmp	r3, #2
 800b1d2:	dc3b      	bgt.n	800b24c <_dtoa_r+0x90c>
 800b1d4:	e05d      	b.n	800b292 <_dtoa_r+0x952>
 800b1d6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b1d8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b1dc:	e746      	b.n	800b06c <_dtoa_r+0x72c>
 800b1de:	9b07      	ldr	r3, [sp, #28]
 800b1e0:	1e5c      	subs	r4, r3, #1
 800b1e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b1e4:	42a3      	cmp	r3, r4
 800b1e6:	bfbf      	itttt	lt
 800b1e8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b1ea:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800b1ec:	1ae3      	sublt	r3, r4, r3
 800b1ee:	18d2      	addlt	r2, r2, r3
 800b1f0:	bfa8      	it	ge
 800b1f2:	1b1c      	subge	r4, r3, r4
 800b1f4:	9b07      	ldr	r3, [sp, #28]
 800b1f6:	bfbe      	ittt	lt
 800b1f8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b1fa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800b1fc:	2400      	movlt	r4, #0
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	bfb5      	itete	lt
 800b202:	eba8 0603 	sublt.w	r6, r8, r3
 800b206:	4646      	movge	r6, r8
 800b208:	2300      	movlt	r3, #0
 800b20a:	9b07      	ldrge	r3, [sp, #28]
 800b20c:	e730      	b.n	800b070 <_dtoa_r+0x730>
 800b20e:	4646      	mov	r6, r8
 800b210:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b212:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b214:	e735      	b.n	800b082 <_dtoa_r+0x742>
 800b216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b218:	e75c      	b.n	800b0d4 <_dtoa_r+0x794>
 800b21a:	2300      	movs	r3, #0
 800b21c:	e788      	b.n	800b130 <_dtoa_r+0x7f0>
 800b21e:	9b02      	ldr	r3, [sp, #8]
 800b220:	e786      	b.n	800b130 <_dtoa_r+0x7f0>
 800b222:	2300      	movs	r3, #0
 800b224:	930a      	str	r3, [sp, #40]	@ 0x28
 800b226:	e788      	b.n	800b13a <_dtoa_r+0x7fa>
 800b228:	d09f      	beq.n	800b16a <_dtoa_r+0x82a>
 800b22a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b22c:	331c      	adds	r3, #28
 800b22e:	441a      	add	r2, r3
 800b230:	4498      	add	r8, r3
 800b232:	441e      	add	r6, r3
 800b234:	9209      	str	r2, [sp, #36]	@ 0x24
 800b236:	e798      	b.n	800b16a <_dtoa_r+0x82a>
 800b238:	4603      	mov	r3, r0
 800b23a:	e7f6      	b.n	800b22a <_dtoa_r+0x8ea>
 800b23c:	9b07      	ldr	r3, [sp, #28]
 800b23e:	9704      	str	r7, [sp, #16]
 800b240:	2b00      	cmp	r3, #0
 800b242:	dc20      	bgt.n	800b286 <_dtoa_r+0x946>
 800b244:	9308      	str	r3, [sp, #32]
 800b246:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b248:	2b02      	cmp	r3, #2
 800b24a:	dd1e      	ble.n	800b28a <_dtoa_r+0x94a>
 800b24c:	9b08      	ldr	r3, [sp, #32]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f47f aebc 	bne.w	800afcc <_dtoa_r+0x68c>
 800b254:	4621      	mov	r1, r4
 800b256:	2205      	movs	r2, #5
 800b258:	4658      	mov	r0, fp
 800b25a:	f000 fa99 	bl	800b790 <__multadd>
 800b25e:	4601      	mov	r1, r0
 800b260:	4604      	mov	r4, r0
 800b262:	4648      	mov	r0, r9
 800b264:	f000 fcf4 	bl	800bc50 <__mcmp>
 800b268:	2800      	cmp	r0, #0
 800b26a:	f77f aeaf 	ble.w	800afcc <_dtoa_r+0x68c>
 800b26e:	2331      	movs	r3, #49	@ 0x31
 800b270:	4656      	mov	r6, sl
 800b272:	f806 3b01 	strb.w	r3, [r6], #1
 800b276:	9b04      	ldr	r3, [sp, #16]
 800b278:	3301      	adds	r3, #1
 800b27a:	9304      	str	r3, [sp, #16]
 800b27c:	e6aa      	b.n	800afd4 <_dtoa_r+0x694>
 800b27e:	9c07      	ldr	r4, [sp, #28]
 800b280:	9704      	str	r7, [sp, #16]
 800b282:	4625      	mov	r5, r4
 800b284:	e7f3      	b.n	800b26e <_dtoa_r+0x92e>
 800b286:	9b07      	ldr	r3, [sp, #28]
 800b288:	9308      	str	r3, [sp, #32]
 800b28a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	f000 8104 	beq.w	800b49a <_dtoa_r+0xb5a>
 800b292:	2e00      	cmp	r6, #0
 800b294:	dd05      	ble.n	800b2a2 <_dtoa_r+0x962>
 800b296:	4629      	mov	r1, r5
 800b298:	4632      	mov	r2, r6
 800b29a:	4658      	mov	r0, fp
 800b29c:	f000 fc6c 	bl	800bb78 <__lshift>
 800b2a0:	4605      	mov	r5, r0
 800b2a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d05a      	beq.n	800b35e <_dtoa_r+0xa1e>
 800b2a8:	4658      	mov	r0, fp
 800b2aa:	6869      	ldr	r1, [r5, #4]
 800b2ac:	f000 fa0e 	bl	800b6cc <_Balloc>
 800b2b0:	4606      	mov	r6, r0
 800b2b2:	b928      	cbnz	r0, 800b2c0 <_dtoa_r+0x980>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b2ba:	4b83      	ldr	r3, [pc, #524]	@ (800b4c8 <_dtoa_r+0xb88>)
 800b2bc:	f7ff bb54 	b.w	800a968 <_dtoa_r+0x28>
 800b2c0:	692a      	ldr	r2, [r5, #16]
 800b2c2:	f105 010c 	add.w	r1, r5, #12
 800b2c6:	3202      	adds	r2, #2
 800b2c8:	0092      	lsls	r2, r2, #2
 800b2ca:	300c      	adds	r0, #12
 800b2cc:	f002 f932 	bl	800d534 <memcpy>
 800b2d0:	2201      	movs	r2, #1
 800b2d2:	4631      	mov	r1, r6
 800b2d4:	4658      	mov	r0, fp
 800b2d6:	f000 fc4f 	bl	800bb78 <__lshift>
 800b2da:	462f      	mov	r7, r5
 800b2dc:	4605      	mov	r5, r0
 800b2de:	f10a 0301 	add.w	r3, sl, #1
 800b2e2:	9307      	str	r3, [sp, #28]
 800b2e4:	9b08      	ldr	r3, [sp, #32]
 800b2e6:	4453      	add	r3, sl
 800b2e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2ea:	9b02      	ldr	r3, [sp, #8]
 800b2ec:	f003 0301 	and.w	r3, r3, #1
 800b2f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2f2:	9b07      	ldr	r3, [sp, #28]
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	3b01      	subs	r3, #1
 800b2f8:	4648      	mov	r0, r9
 800b2fa:	9302      	str	r3, [sp, #8]
 800b2fc:	f7ff fa96 	bl	800a82c <quorem>
 800b300:	4639      	mov	r1, r7
 800b302:	9008      	str	r0, [sp, #32]
 800b304:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b308:	4648      	mov	r0, r9
 800b30a:	f000 fca1 	bl	800bc50 <__mcmp>
 800b30e:	462a      	mov	r2, r5
 800b310:	9009      	str	r0, [sp, #36]	@ 0x24
 800b312:	4621      	mov	r1, r4
 800b314:	4658      	mov	r0, fp
 800b316:	f000 fcb7 	bl	800bc88 <__mdiff>
 800b31a:	68c2      	ldr	r2, [r0, #12]
 800b31c:	4606      	mov	r6, r0
 800b31e:	bb02      	cbnz	r2, 800b362 <_dtoa_r+0xa22>
 800b320:	4601      	mov	r1, r0
 800b322:	4648      	mov	r0, r9
 800b324:	f000 fc94 	bl	800bc50 <__mcmp>
 800b328:	4602      	mov	r2, r0
 800b32a:	4631      	mov	r1, r6
 800b32c:	4658      	mov	r0, fp
 800b32e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b330:	f000 fa0c 	bl	800b74c <_Bfree>
 800b334:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b336:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b338:	9e07      	ldr	r6, [sp, #28]
 800b33a:	ea43 0102 	orr.w	r1, r3, r2
 800b33e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b340:	4319      	orrs	r1, r3
 800b342:	d110      	bne.n	800b366 <_dtoa_r+0xa26>
 800b344:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b348:	d029      	beq.n	800b39e <_dtoa_r+0xa5e>
 800b34a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	dd02      	ble.n	800b356 <_dtoa_r+0xa16>
 800b350:	9b08      	ldr	r3, [sp, #32]
 800b352:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b356:	9b02      	ldr	r3, [sp, #8]
 800b358:	f883 8000 	strb.w	r8, [r3]
 800b35c:	e63b      	b.n	800afd6 <_dtoa_r+0x696>
 800b35e:	4628      	mov	r0, r5
 800b360:	e7bb      	b.n	800b2da <_dtoa_r+0x99a>
 800b362:	2201      	movs	r2, #1
 800b364:	e7e1      	b.n	800b32a <_dtoa_r+0x9ea>
 800b366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b368:	2b00      	cmp	r3, #0
 800b36a:	db04      	blt.n	800b376 <_dtoa_r+0xa36>
 800b36c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800b36e:	430b      	orrs	r3, r1
 800b370:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b372:	430b      	orrs	r3, r1
 800b374:	d120      	bne.n	800b3b8 <_dtoa_r+0xa78>
 800b376:	2a00      	cmp	r2, #0
 800b378:	dded      	ble.n	800b356 <_dtoa_r+0xa16>
 800b37a:	4649      	mov	r1, r9
 800b37c:	2201      	movs	r2, #1
 800b37e:	4658      	mov	r0, fp
 800b380:	f000 fbfa 	bl	800bb78 <__lshift>
 800b384:	4621      	mov	r1, r4
 800b386:	4681      	mov	r9, r0
 800b388:	f000 fc62 	bl	800bc50 <__mcmp>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	dc03      	bgt.n	800b398 <_dtoa_r+0xa58>
 800b390:	d1e1      	bne.n	800b356 <_dtoa_r+0xa16>
 800b392:	f018 0f01 	tst.w	r8, #1
 800b396:	d0de      	beq.n	800b356 <_dtoa_r+0xa16>
 800b398:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b39c:	d1d8      	bne.n	800b350 <_dtoa_r+0xa10>
 800b39e:	2339      	movs	r3, #57	@ 0x39
 800b3a0:	9a02      	ldr	r2, [sp, #8]
 800b3a2:	7013      	strb	r3, [r2, #0]
 800b3a4:	4633      	mov	r3, r6
 800b3a6:	461e      	mov	r6, r3
 800b3a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3ac:	3b01      	subs	r3, #1
 800b3ae:	2a39      	cmp	r2, #57	@ 0x39
 800b3b0:	d052      	beq.n	800b458 <_dtoa_r+0xb18>
 800b3b2:	3201      	adds	r2, #1
 800b3b4:	701a      	strb	r2, [r3, #0]
 800b3b6:	e60e      	b.n	800afd6 <_dtoa_r+0x696>
 800b3b8:	2a00      	cmp	r2, #0
 800b3ba:	dd07      	ble.n	800b3cc <_dtoa_r+0xa8c>
 800b3bc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3c0:	d0ed      	beq.n	800b39e <_dtoa_r+0xa5e>
 800b3c2:	9a02      	ldr	r2, [sp, #8]
 800b3c4:	f108 0301 	add.w	r3, r8, #1
 800b3c8:	7013      	strb	r3, [r2, #0]
 800b3ca:	e604      	b.n	800afd6 <_dtoa_r+0x696>
 800b3cc:	9b07      	ldr	r3, [sp, #28]
 800b3ce:	9a07      	ldr	r2, [sp, #28]
 800b3d0:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b3d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b3d6:	4293      	cmp	r3, r2
 800b3d8:	d028      	beq.n	800b42c <_dtoa_r+0xaec>
 800b3da:	4649      	mov	r1, r9
 800b3dc:	2300      	movs	r3, #0
 800b3de:	220a      	movs	r2, #10
 800b3e0:	4658      	mov	r0, fp
 800b3e2:	f000 f9d5 	bl	800b790 <__multadd>
 800b3e6:	42af      	cmp	r7, r5
 800b3e8:	4681      	mov	r9, r0
 800b3ea:	f04f 0300 	mov.w	r3, #0
 800b3ee:	f04f 020a 	mov.w	r2, #10
 800b3f2:	4639      	mov	r1, r7
 800b3f4:	4658      	mov	r0, fp
 800b3f6:	d107      	bne.n	800b408 <_dtoa_r+0xac8>
 800b3f8:	f000 f9ca 	bl	800b790 <__multadd>
 800b3fc:	4607      	mov	r7, r0
 800b3fe:	4605      	mov	r5, r0
 800b400:	9b07      	ldr	r3, [sp, #28]
 800b402:	3301      	adds	r3, #1
 800b404:	9307      	str	r3, [sp, #28]
 800b406:	e774      	b.n	800b2f2 <_dtoa_r+0x9b2>
 800b408:	f000 f9c2 	bl	800b790 <__multadd>
 800b40c:	4629      	mov	r1, r5
 800b40e:	4607      	mov	r7, r0
 800b410:	2300      	movs	r3, #0
 800b412:	220a      	movs	r2, #10
 800b414:	4658      	mov	r0, fp
 800b416:	f000 f9bb 	bl	800b790 <__multadd>
 800b41a:	4605      	mov	r5, r0
 800b41c:	e7f0      	b.n	800b400 <_dtoa_r+0xac0>
 800b41e:	9b08      	ldr	r3, [sp, #32]
 800b420:	2700      	movs	r7, #0
 800b422:	2b00      	cmp	r3, #0
 800b424:	bfcc      	ite	gt
 800b426:	461e      	movgt	r6, r3
 800b428:	2601      	movle	r6, #1
 800b42a:	4456      	add	r6, sl
 800b42c:	4649      	mov	r1, r9
 800b42e:	2201      	movs	r2, #1
 800b430:	4658      	mov	r0, fp
 800b432:	f000 fba1 	bl	800bb78 <__lshift>
 800b436:	4621      	mov	r1, r4
 800b438:	4681      	mov	r9, r0
 800b43a:	f000 fc09 	bl	800bc50 <__mcmp>
 800b43e:	2800      	cmp	r0, #0
 800b440:	dcb0      	bgt.n	800b3a4 <_dtoa_r+0xa64>
 800b442:	d102      	bne.n	800b44a <_dtoa_r+0xb0a>
 800b444:	f018 0f01 	tst.w	r8, #1
 800b448:	d1ac      	bne.n	800b3a4 <_dtoa_r+0xa64>
 800b44a:	4633      	mov	r3, r6
 800b44c:	461e      	mov	r6, r3
 800b44e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b452:	2a30      	cmp	r2, #48	@ 0x30
 800b454:	d0fa      	beq.n	800b44c <_dtoa_r+0xb0c>
 800b456:	e5be      	b.n	800afd6 <_dtoa_r+0x696>
 800b458:	459a      	cmp	sl, r3
 800b45a:	d1a4      	bne.n	800b3a6 <_dtoa_r+0xa66>
 800b45c:	9b04      	ldr	r3, [sp, #16]
 800b45e:	3301      	adds	r3, #1
 800b460:	9304      	str	r3, [sp, #16]
 800b462:	2331      	movs	r3, #49	@ 0x31
 800b464:	f88a 3000 	strb.w	r3, [sl]
 800b468:	e5b5      	b.n	800afd6 <_dtoa_r+0x696>
 800b46a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b46c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b4cc <_dtoa_r+0xb8c>
 800b470:	b11b      	cbz	r3, 800b47a <_dtoa_r+0xb3a>
 800b472:	f10a 0308 	add.w	r3, sl, #8
 800b476:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b478:	6013      	str	r3, [r2, #0]
 800b47a:	4650      	mov	r0, sl
 800b47c:	b017      	add	sp, #92	@ 0x5c
 800b47e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b482:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b484:	2b01      	cmp	r3, #1
 800b486:	f77f ae3d 	ble.w	800b104 <_dtoa_r+0x7c4>
 800b48a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b48c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b48e:	2001      	movs	r0, #1
 800b490:	e65b      	b.n	800b14a <_dtoa_r+0x80a>
 800b492:	9b08      	ldr	r3, [sp, #32]
 800b494:	2b00      	cmp	r3, #0
 800b496:	f77f aed6 	ble.w	800b246 <_dtoa_r+0x906>
 800b49a:	4656      	mov	r6, sl
 800b49c:	4621      	mov	r1, r4
 800b49e:	4648      	mov	r0, r9
 800b4a0:	f7ff f9c4 	bl	800a82c <quorem>
 800b4a4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b4a8:	9b08      	ldr	r3, [sp, #32]
 800b4aa:	f806 8b01 	strb.w	r8, [r6], #1
 800b4ae:	eba6 020a 	sub.w	r2, r6, sl
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	ddb3      	ble.n	800b41e <_dtoa_r+0xade>
 800b4b6:	4649      	mov	r1, r9
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	220a      	movs	r2, #10
 800b4bc:	4658      	mov	r0, fp
 800b4be:	f000 f967 	bl	800b790 <__multadd>
 800b4c2:	4681      	mov	r9, r0
 800b4c4:	e7ea      	b.n	800b49c <_dtoa_r+0xb5c>
 800b4c6:	bf00      	nop
 800b4c8:	08011003 	.word	0x08011003
 800b4cc:	08010f87 	.word	0x08010f87

0800b4d0 <_free_r>:
 800b4d0:	b538      	push	{r3, r4, r5, lr}
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	2900      	cmp	r1, #0
 800b4d6:	d040      	beq.n	800b55a <_free_r+0x8a>
 800b4d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4dc:	1f0c      	subs	r4, r1, #4
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bfb8      	it	lt
 800b4e2:	18e4      	addlt	r4, r4, r3
 800b4e4:	f000 f8e6 	bl	800b6b4 <__malloc_lock>
 800b4e8:	4a1c      	ldr	r2, [pc, #112]	@ (800b55c <_free_r+0x8c>)
 800b4ea:	6813      	ldr	r3, [r2, #0]
 800b4ec:	b933      	cbnz	r3, 800b4fc <_free_r+0x2c>
 800b4ee:	6063      	str	r3, [r4, #4]
 800b4f0:	6014      	str	r4, [r2, #0]
 800b4f2:	4628      	mov	r0, r5
 800b4f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b4f8:	f000 b8e2 	b.w	800b6c0 <__malloc_unlock>
 800b4fc:	42a3      	cmp	r3, r4
 800b4fe:	d908      	bls.n	800b512 <_free_r+0x42>
 800b500:	6820      	ldr	r0, [r4, #0]
 800b502:	1821      	adds	r1, r4, r0
 800b504:	428b      	cmp	r3, r1
 800b506:	bf01      	itttt	eq
 800b508:	6819      	ldreq	r1, [r3, #0]
 800b50a:	685b      	ldreq	r3, [r3, #4]
 800b50c:	1809      	addeq	r1, r1, r0
 800b50e:	6021      	streq	r1, [r4, #0]
 800b510:	e7ed      	b.n	800b4ee <_free_r+0x1e>
 800b512:	461a      	mov	r2, r3
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	b10b      	cbz	r3, 800b51c <_free_r+0x4c>
 800b518:	42a3      	cmp	r3, r4
 800b51a:	d9fa      	bls.n	800b512 <_free_r+0x42>
 800b51c:	6811      	ldr	r1, [r2, #0]
 800b51e:	1850      	adds	r0, r2, r1
 800b520:	42a0      	cmp	r0, r4
 800b522:	d10b      	bne.n	800b53c <_free_r+0x6c>
 800b524:	6820      	ldr	r0, [r4, #0]
 800b526:	4401      	add	r1, r0
 800b528:	1850      	adds	r0, r2, r1
 800b52a:	4283      	cmp	r3, r0
 800b52c:	6011      	str	r1, [r2, #0]
 800b52e:	d1e0      	bne.n	800b4f2 <_free_r+0x22>
 800b530:	6818      	ldr	r0, [r3, #0]
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	4408      	add	r0, r1
 800b536:	6010      	str	r0, [r2, #0]
 800b538:	6053      	str	r3, [r2, #4]
 800b53a:	e7da      	b.n	800b4f2 <_free_r+0x22>
 800b53c:	d902      	bls.n	800b544 <_free_r+0x74>
 800b53e:	230c      	movs	r3, #12
 800b540:	602b      	str	r3, [r5, #0]
 800b542:	e7d6      	b.n	800b4f2 <_free_r+0x22>
 800b544:	6820      	ldr	r0, [r4, #0]
 800b546:	1821      	adds	r1, r4, r0
 800b548:	428b      	cmp	r3, r1
 800b54a:	bf01      	itttt	eq
 800b54c:	6819      	ldreq	r1, [r3, #0]
 800b54e:	685b      	ldreq	r3, [r3, #4]
 800b550:	1809      	addeq	r1, r1, r0
 800b552:	6021      	streq	r1, [r4, #0]
 800b554:	6063      	str	r3, [r4, #4]
 800b556:	6054      	str	r4, [r2, #4]
 800b558:	e7cb      	b.n	800b4f2 <_free_r+0x22>
 800b55a:	bd38      	pop	{r3, r4, r5, pc}
 800b55c:	200005dc 	.word	0x200005dc

0800b560 <malloc>:
 800b560:	4b02      	ldr	r3, [pc, #8]	@ (800b56c <malloc+0xc>)
 800b562:	4601      	mov	r1, r0
 800b564:	6818      	ldr	r0, [r3, #0]
 800b566:	f000 b825 	b.w	800b5b4 <_malloc_r>
 800b56a:	bf00      	nop
 800b56c:	20000020 	.word	0x20000020

0800b570 <sbrk_aligned>:
 800b570:	b570      	push	{r4, r5, r6, lr}
 800b572:	4e0f      	ldr	r6, [pc, #60]	@ (800b5b0 <sbrk_aligned+0x40>)
 800b574:	460c      	mov	r4, r1
 800b576:	6831      	ldr	r1, [r6, #0]
 800b578:	4605      	mov	r5, r0
 800b57a:	b911      	cbnz	r1, 800b582 <sbrk_aligned+0x12>
 800b57c:	f001 ffca 	bl	800d514 <_sbrk_r>
 800b580:	6030      	str	r0, [r6, #0]
 800b582:	4621      	mov	r1, r4
 800b584:	4628      	mov	r0, r5
 800b586:	f001 ffc5 	bl	800d514 <_sbrk_r>
 800b58a:	1c43      	adds	r3, r0, #1
 800b58c:	d103      	bne.n	800b596 <sbrk_aligned+0x26>
 800b58e:	f04f 34ff 	mov.w	r4, #4294967295
 800b592:	4620      	mov	r0, r4
 800b594:	bd70      	pop	{r4, r5, r6, pc}
 800b596:	1cc4      	adds	r4, r0, #3
 800b598:	f024 0403 	bic.w	r4, r4, #3
 800b59c:	42a0      	cmp	r0, r4
 800b59e:	d0f8      	beq.n	800b592 <sbrk_aligned+0x22>
 800b5a0:	1a21      	subs	r1, r4, r0
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f001 ffb6 	bl	800d514 <_sbrk_r>
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	d1f2      	bne.n	800b592 <sbrk_aligned+0x22>
 800b5ac:	e7ef      	b.n	800b58e <sbrk_aligned+0x1e>
 800b5ae:	bf00      	nop
 800b5b0:	200005d8 	.word	0x200005d8

0800b5b4 <_malloc_r>:
 800b5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5b8:	1ccd      	adds	r5, r1, #3
 800b5ba:	f025 0503 	bic.w	r5, r5, #3
 800b5be:	3508      	adds	r5, #8
 800b5c0:	2d0c      	cmp	r5, #12
 800b5c2:	bf38      	it	cc
 800b5c4:	250c      	movcc	r5, #12
 800b5c6:	2d00      	cmp	r5, #0
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	db01      	blt.n	800b5d0 <_malloc_r+0x1c>
 800b5cc:	42a9      	cmp	r1, r5
 800b5ce:	d904      	bls.n	800b5da <_malloc_r+0x26>
 800b5d0:	230c      	movs	r3, #12
 800b5d2:	6033      	str	r3, [r6, #0]
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b6b0 <_malloc_r+0xfc>
 800b5de:	f000 f869 	bl	800b6b4 <__malloc_lock>
 800b5e2:	f8d8 3000 	ldr.w	r3, [r8]
 800b5e6:	461c      	mov	r4, r3
 800b5e8:	bb44      	cbnz	r4, 800b63c <_malloc_r+0x88>
 800b5ea:	4629      	mov	r1, r5
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	f7ff ffbf 	bl	800b570 <sbrk_aligned>
 800b5f2:	1c43      	adds	r3, r0, #1
 800b5f4:	4604      	mov	r4, r0
 800b5f6:	d158      	bne.n	800b6aa <_malloc_r+0xf6>
 800b5f8:	f8d8 4000 	ldr.w	r4, [r8]
 800b5fc:	4627      	mov	r7, r4
 800b5fe:	2f00      	cmp	r7, #0
 800b600:	d143      	bne.n	800b68a <_malloc_r+0xd6>
 800b602:	2c00      	cmp	r4, #0
 800b604:	d04b      	beq.n	800b69e <_malloc_r+0xea>
 800b606:	6823      	ldr	r3, [r4, #0]
 800b608:	4639      	mov	r1, r7
 800b60a:	4630      	mov	r0, r6
 800b60c:	eb04 0903 	add.w	r9, r4, r3
 800b610:	f001 ff80 	bl	800d514 <_sbrk_r>
 800b614:	4581      	cmp	r9, r0
 800b616:	d142      	bne.n	800b69e <_malloc_r+0xea>
 800b618:	6821      	ldr	r1, [r4, #0]
 800b61a:	4630      	mov	r0, r6
 800b61c:	1a6d      	subs	r5, r5, r1
 800b61e:	4629      	mov	r1, r5
 800b620:	f7ff ffa6 	bl	800b570 <sbrk_aligned>
 800b624:	3001      	adds	r0, #1
 800b626:	d03a      	beq.n	800b69e <_malloc_r+0xea>
 800b628:	6823      	ldr	r3, [r4, #0]
 800b62a:	442b      	add	r3, r5
 800b62c:	6023      	str	r3, [r4, #0]
 800b62e:	f8d8 3000 	ldr.w	r3, [r8]
 800b632:	685a      	ldr	r2, [r3, #4]
 800b634:	bb62      	cbnz	r2, 800b690 <_malloc_r+0xdc>
 800b636:	f8c8 7000 	str.w	r7, [r8]
 800b63a:	e00f      	b.n	800b65c <_malloc_r+0xa8>
 800b63c:	6822      	ldr	r2, [r4, #0]
 800b63e:	1b52      	subs	r2, r2, r5
 800b640:	d420      	bmi.n	800b684 <_malloc_r+0xd0>
 800b642:	2a0b      	cmp	r2, #11
 800b644:	d917      	bls.n	800b676 <_malloc_r+0xc2>
 800b646:	1961      	adds	r1, r4, r5
 800b648:	42a3      	cmp	r3, r4
 800b64a:	6025      	str	r5, [r4, #0]
 800b64c:	bf18      	it	ne
 800b64e:	6059      	strne	r1, [r3, #4]
 800b650:	6863      	ldr	r3, [r4, #4]
 800b652:	bf08      	it	eq
 800b654:	f8c8 1000 	streq.w	r1, [r8]
 800b658:	5162      	str	r2, [r4, r5]
 800b65a:	604b      	str	r3, [r1, #4]
 800b65c:	4630      	mov	r0, r6
 800b65e:	f000 f82f 	bl	800b6c0 <__malloc_unlock>
 800b662:	f104 000b 	add.w	r0, r4, #11
 800b666:	1d23      	adds	r3, r4, #4
 800b668:	f020 0007 	bic.w	r0, r0, #7
 800b66c:	1ac2      	subs	r2, r0, r3
 800b66e:	bf1c      	itt	ne
 800b670:	1a1b      	subne	r3, r3, r0
 800b672:	50a3      	strne	r3, [r4, r2]
 800b674:	e7af      	b.n	800b5d6 <_malloc_r+0x22>
 800b676:	6862      	ldr	r2, [r4, #4]
 800b678:	42a3      	cmp	r3, r4
 800b67a:	bf0c      	ite	eq
 800b67c:	f8c8 2000 	streq.w	r2, [r8]
 800b680:	605a      	strne	r2, [r3, #4]
 800b682:	e7eb      	b.n	800b65c <_malloc_r+0xa8>
 800b684:	4623      	mov	r3, r4
 800b686:	6864      	ldr	r4, [r4, #4]
 800b688:	e7ae      	b.n	800b5e8 <_malloc_r+0x34>
 800b68a:	463c      	mov	r4, r7
 800b68c:	687f      	ldr	r7, [r7, #4]
 800b68e:	e7b6      	b.n	800b5fe <_malloc_r+0x4a>
 800b690:	461a      	mov	r2, r3
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	42a3      	cmp	r3, r4
 800b696:	d1fb      	bne.n	800b690 <_malloc_r+0xdc>
 800b698:	2300      	movs	r3, #0
 800b69a:	6053      	str	r3, [r2, #4]
 800b69c:	e7de      	b.n	800b65c <_malloc_r+0xa8>
 800b69e:	230c      	movs	r3, #12
 800b6a0:	4630      	mov	r0, r6
 800b6a2:	6033      	str	r3, [r6, #0]
 800b6a4:	f000 f80c 	bl	800b6c0 <__malloc_unlock>
 800b6a8:	e794      	b.n	800b5d4 <_malloc_r+0x20>
 800b6aa:	6005      	str	r5, [r0, #0]
 800b6ac:	e7d6      	b.n	800b65c <_malloc_r+0xa8>
 800b6ae:	bf00      	nop
 800b6b0:	200005dc 	.word	0x200005dc

0800b6b4 <__malloc_lock>:
 800b6b4:	4801      	ldr	r0, [pc, #4]	@ (800b6bc <__malloc_lock+0x8>)
 800b6b6:	f7ff b8a4 	b.w	800a802 <__retarget_lock_acquire_recursive>
 800b6ba:	bf00      	nop
 800b6bc:	200005d4 	.word	0x200005d4

0800b6c0 <__malloc_unlock>:
 800b6c0:	4801      	ldr	r0, [pc, #4]	@ (800b6c8 <__malloc_unlock+0x8>)
 800b6c2:	f7ff b89f 	b.w	800a804 <__retarget_lock_release_recursive>
 800b6c6:	bf00      	nop
 800b6c8:	200005d4 	.word	0x200005d4

0800b6cc <_Balloc>:
 800b6cc:	b570      	push	{r4, r5, r6, lr}
 800b6ce:	69c6      	ldr	r6, [r0, #28]
 800b6d0:	4604      	mov	r4, r0
 800b6d2:	460d      	mov	r5, r1
 800b6d4:	b976      	cbnz	r6, 800b6f4 <_Balloc+0x28>
 800b6d6:	2010      	movs	r0, #16
 800b6d8:	f7ff ff42 	bl	800b560 <malloc>
 800b6dc:	4602      	mov	r2, r0
 800b6de:	61e0      	str	r0, [r4, #28]
 800b6e0:	b920      	cbnz	r0, 800b6ec <_Balloc+0x20>
 800b6e2:	216b      	movs	r1, #107	@ 0x6b
 800b6e4:	4b17      	ldr	r3, [pc, #92]	@ (800b744 <_Balloc+0x78>)
 800b6e6:	4818      	ldr	r0, [pc, #96]	@ (800b748 <_Balloc+0x7c>)
 800b6e8:	f001 ff38 	bl	800d55c <__assert_func>
 800b6ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b6f0:	6006      	str	r6, [r0, #0]
 800b6f2:	60c6      	str	r6, [r0, #12]
 800b6f4:	69e6      	ldr	r6, [r4, #28]
 800b6f6:	68f3      	ldr	r3, [r6, #12]
 800b6f8:	b183      	cbz	r3, 800b71c <_Balloc+0x50>
 800b6fa:	69e3      	ldr	r3, [r4, #28]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b702:	b9b8      	cbnz	r0, 800b734 <_Balloc+0x68>
 800b704:	2101      	movs	r1, #1
 800b706:	fa01 f605 	lsl.w	r6, r1, r5
 800b70a:	1d72      	adds	r2, r6, #5
 800b70c:	4620      	mov	r0, r4
 800b70e:	0092      	lsls	r2, r2, #2
 800b710:	f001 ff42 	bl	800d598 <_calloc_r>
 800b714:	b160      	cbz	r0, 800b730 <_Balloc+0x64>
 800b716:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b71a:	e00e      	b.n	800b73a <_Balloc+0x6e>
 800b71c:	2221      	movs	r2, #33	@ 0x21
 800b71e:	2104      	movs	r1, #4
 800b720:	4620      	mov	r0, r4
 800b722:	f001 ff39 	bl	800d598 <_calloc_r>
 800b726:	69e3      	ldr	r3, [r4, #28]
 800b728:	60f0      	str	r0, [r6, #12]
 800b72a:	68db      	ldr	r3, [r3, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d1e4      	bne.n	800b6fa <_Balloc+0x2e>
 800b730:	2000      	movs	r0, #0
 800b732:	bd70      	pop	{r4, r5, r6, pc}
 800b734:	6802      	ldr	r2, [r0, #0]
 800b736:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b73a:	2300      	movs	r3, #0
 800b73c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b740:	e7f7      	b.n	800b732 <_Balloc+0x66>
 800b742:	bf00      	nop
 800b744:	08010f94 	.word	0x08010f94
 800b748:	08011014 	.word	0x08011014

0800b74c <_Bfree>:
 800b74c:	b570      	push	{r4, r5, r6, lr}
 800b74e:	69c6      	ldr	r6, [r0, #28]
 800b750:	4605      	mov	r5, r0
 800b752:	460c      	mov	r4, r1
 800b754:	b976      	cbnz	r6, 800b774 <_Bfree+0x28>
 800b756:	2010      	movs	r0, #16
 800b758:	f7ff ff02 	bl	800b560 <malloc>
 800b75c:	4602      	mov	r2, r0
 800b75e:	61e8      	str	r0, [r5, #28]
 800b760:	b920      	cbnz	r0, 800b76c <_Bfree+0x20>
 800b762:	218f      	movs	r1, #143	@ 0x8f
 800b764:	4b08      	ldr	r3, [pc, #32]	@ (800b788 <_Bfree+0x3c>)
 800b766:	4809      	ldr	r0, [pc, #36]	@ (800b78c <_Bfree+0x40>)
 800b768:	f001 fef8 	bl	800d55c <__assert_func>
 800b76c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b770:	6006      	str	r6, [r0, #0]
 800b772:	60c6      	str	r6, [r0, #12]
 800b774:	b13c      	cbz	r4, 800b786 <_Bfree+0x3a>
 800b776:	69eb      	ldr	r3, [r5, #28]
 800b778:	6862      	ldr	r2, [r4, #4]
 800b77a:	68db      	ldr	r3, [r3, #12]
 800b77c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b780:	6021      	str	r1, [r4, #0]
 800b782:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b786:	bd70      	pop	{r4, r5, r6, pc}
 800b788:	08010f94 	.word	0x08010f94
 800b78c:	08011014 	.word	0x08011014

0800b790 <__multadd>:
 800b790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b794:	4607      	mov	r7, r0
 800b796:	460c      	mov	r4, r1
 800b798:	461e      	mov	r6, r3
 800b79a:	2000      	movs	r0, #0
 800b79c:	690d      	ldr	r5, [r1, #16]
 800b79e:	f101 0c14 	add.w	ip, r1, #20
 800b7a2:	f8dc 3000 	ldr.w	r3, [ip]
 800b7a6:	3001      	adds	r0, #1
 800b7a8:	b299      	uxth	r1, r3
 800b7aa:	fb02 6101 	mla	r1, r2, r1, r6
 800b7ae:	0c1e      	lsrs	r6, r3, #16
 800b7b0:	0c0b      	lsrs	r3, r1, #16
 800b7b2:	fb02 3306 	mla	r3, r2, r6, r3
 800b7b6:	b289      	uxth	r1, r1
 800b7b8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7bc:	4285      	cmp	r5, r0
 800b7be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7c2:	f84c 1b04 	str.w	r1, [ip], #4
 800b7c6:	dcec      	bgt.n	800b7a2 <__multadd+0x12>
 800b7c8:	b30e      	cbz	r6, 800b80e <__multadd+0x7e>
 800b7ca:	68a3      	ldr	r3, [r4, #8]
 800b7cc:	42ab      	cmp	r3, r5
 800b7ce:	dc19      	bgt.n	800b804 <__multadd+0x74>
 800b7d0:	6861      	ldr	r1, [r4, #4]
 800b7d2:	4638      	mov	r0, r7
 800b7d4:	3101      	adds	r1, #1
 800b7d6:	f7ff ff79 	bl	800b6cc <_Balloc>
 800b7da:	4680      	mov	r8, r0
 800b7dc:	b928      	cbnz	r0, 800b7ea <__multadd+0x5a>
 800b7de:	4602      	mov	r2, r0
 800b7e0:	21ba      	movs	r1, #186	@ 0xba
 800b7e2:	4b0c      	ldr	r3, [pc, #48]	@ (800b814 <__multadd+0x84>)
 800b7e4:	480c      	ldr	r0, [pc, #48]	@ (800b818 <__multadd+0x88>)
 800b7e6:	f001 feb9 	bl	800d55c <__assert_func>
 800b7ea:	6922      	ldr	r2, [r4, #16]
 800b7ec:	f104 010c 	add.w	r1, r4, #12
 800b7f0:	3202      	adds	r2, #2
 800b7f2:	0092      	lsls	r2, r2, #2
 800b7f4:	300c      	adds	r0, #12
 800b7f6:	f001 fe9d 	bl	800d534 <memcpy>
 800b7fa:	4621      	mov	r1, r4
 800b7fc:	4638      	mov	r0, r7
 800b7fe:	f7ff ffa5 	bl	800b74c <_Bfree>
 800b802:	4644      	mov	r4, r8
 800b804:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b808:	3501      	adds	r5, #1
 800b80a:	615e      	str	r6, [r3, #20]
 800b80c:	6125      	str	r5, [r4, #16]
 800b80e:	4620      	mov	r0, r4
 800b810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b814:	08011003 	.word	0x08011003
 800b818:	08011014 	.word	0x08011014

0800b81c <__s2b>:
 800b81c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b820:	4615      	mov	r5, r2
 800b822:	2209      	movs	r2, #9
 800b824:	461f      	mov	r7, r3
 800b826:	3308      	adds	r3, #8
 800b828:	460c      	mov	r4, r1
 800b82a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b82e:	4606      	mov	r6, r0
 800b830:	2201      	movs	r2, #1
 800b832:	2100      	movs	r1, #0
 800b834:	429a      	cmp	r2, r3
 800b836:	db09      	blt.n	800b84c <__s2b+0x30>
 800b838:	4630      	mov	r0, r6
 800b83a:	f7ff ff47 	bl	800b6cc <_Balloc>
 800b83e:	b940      	cbnz	r0, 800b852 <__s2b+0x36>
 800b840:	4602      	mov	r2, r0
 800b842:	21d3      	movs	r1, #211	@ 0xd3
 800b844:	4b18      	ldr	r3, [pc, #96]	@ (800b8a8 <__s2b+0x8c>)
 800b846:	4819      	ldr	r0, [pc, #100]	@ (800b8ac <__s2b+0x90>)
 800b848:	f001 fe88 	bl	800d55c <__assert_func>
 800b84c:	0052      	lsls	r2, r2, #1
 800b84e:	3101      	adds	r1, #1
 800b850:	e7f0      	b.n	800b834 <__s2b+0x18>
 800b852:	9b08      	ldr	r3, [sp, #32]
 800b854:	2d09      	cmp	r5, #9
 800b856:	6143      	str	r3, [r0, #20]
 800b858:	f04f 0301 	mov.w	r3, #1
 800b85c:	6103      	str	r3, [r0, #16]
 800b85e:	dd16      	ble.n	800b88e <__s2b+0x72>
 800b860:	f104 0909 	add.w	r9, r4, #9
 800b864:	46c8      	mov	r8, r9
 800b866:	442c      	add	r4, r5
 800b868:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b86c:	4601      	mov	r1, r0
 800b86e:	220a      	movs	r2, #10
 800b870:	4630      	mov	r0, r6
 800b872:	3b30      	subs	r3, #48	@ 0x30
 800b874:	f7ff ff8c 	bl	800b790 <__multadd>
 800b878:	45a0      	cmp	r8, r4
 800b87a:	d1f5      	bne.n	800b868 <__s2b+0x4c>
 800b87c:	f1a5 0408 	sub.w	r4, r5, #8
 800b880:	444c      	add	r4, r9
 800b882:	1b2d      	subs	r5, r5, r4
 800b884:	1963      	adds	r3, r4, r5
 800b886:	42bb      	cmp	r3, r7
 800b888:	db04      	blt.n	800b894 <__s2b+0x78>
 800b88a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b88e:	2509      	movs	r5, #9
 800b890:	340a      	adds	r4, #10
 800b892:	e7f6      	b.n	800b882 <__s2b+0x66>
 800b894:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b898:	4601      	mov	r1, r0
 800b89a:	220a      	movs	r2, #10
 800b89c:	4630      	mov	r0, r6
 800b89e:	3b30      	subs	r3, #48	@ 0x30
 800b8a0:	f7ff ff76 	bl	800b790 <__multadd>
 800b8a4:	e7ee      	b.n	800b884 <__s2b+0x68>
 800b8a6:	bf00      	nop
 800b8a8:	08011003 	.word	0x08011003
 800b8ac:	08011014 	.word	0x08011014

0800b8b0 <__hi0bits>:
 800b8b0:	4603      	mov	r3, r0
 800b8b2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b8b6:	bf3a      	itte	cc
 800b8b8:	0403      	lslcc	r3, r0, #16
 800b8ba:	2010      	movcc	r0, #16
 800b8bc:	2000      	movcs	r0, #0
 800b8be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b8c2:	bf3c      	itt	cc
 800b8c4:	021b      	lslcc	r3, r3, #8
 800b8c6:	3008      	addcc	r0, #8
 800b8c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8cc:	bf3c      	itt	cc
 800b8ce:	011b      	lslcc	r3, r3, #4
 800b8d0:	3004      	addcc	r0, #4
 800b8d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b8d6:	bf3c      	itt	cc
 800b8d8:	009b      	lslcc	r3, r3, #2
 800b8da:	3002      	addcc	r0, #2
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	db05      	blt.n	800b8ec <__hi0bits+0x3c>
 800b8e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b8e4:	f100 0001 	add.w	r0, r0, #1
 800b8e8:	bf08      	it	eq
 800b8ea:	2020      	moveq	r0, #32
 800b8ec:	4770      	bx	lr

0800b8ee <__lo0bits>:
 800b8ee:	6803      	ldr	r3, [r0, #0]
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	f013 0007 	ands.w	r0, r3, #7
 800b8f6:	d00b      	beq.n	800b910 <__lo0bits+0x22>
 800b8f8:	07d9      	lsls	r1, r3, #31
 800b8fa:	d421      	bmi.n	800b940 <__lo0bits+0x52>
 800b8fc:	0798      	lsls	r0, r3, #30
 800b8fe:	bf49      	itett	mi
 800b900:	085b      	lsrmi	r3, r3, #1
 800b902:	089b      	lsrpl	r3, r3, #2
 800b904:	2001      	movmi	r0, #1
 800b906:	6013      	strmi	r3, [r2, #0]
 800b908:	bf5c      	itt	pl
 800b90a:	2002      	movpl	r0, #2
 800b90c:	6013      	strpl	r3, [r2, #0]
 800b90e:	4770      	bx	lr
 800b910:	b299      	uxth	r1, r3
 800b912:	b909      	cbnz	r1, 800b918 <__lo0bits+0x2a>
 800b914:	2010      	movs	r0, #16
 800b916:	0c1b      	lsrs	r3, r3, #16
 800b918:	b2d9      	uxtb	r1, r3
 800b91a:	b909      	cbnz	r1, 800b920 <__lo0bits+0x32>
 800b91c:	3008      	adds	r0, #8
 800b91e:	0a1b      	lsrs	r3, r3, #8
 800b920:	0719      	lsls	r1, r3, #28
 800b922:	bf04      	itt	eq
 800b924:	091b      	lsreq	r3, r3, #4
 800b926:	3004      	addeq	r0, #4
 800b928:	0799      	lsls	r1, r3, #30
 800b92a:	bf04      	itt	eq
 800b92c:	089b      	lsreq	r3, r3, #2
 800b92e:	3002      	addeq	r0, #2
 800b930:	07d9      	lsls	r1, r3, #31
 800b932:	d403      	bmi.n	800b93c <__lo0bits+0x4e>
 800b934:	085b      	lsrs	r3, r3, #1
 800b936:	f100 0001 	add.w	r0, r0, #1
 800b93a:	d003      	beq.n	800b944 <__lo0bits+0x56>
 800b93c:	6013      	str	r3, [r2, #0]
 800b93e:	4770      	bx	lr
 800b940:	2000      	movs	r0, #0
 800b942:	4770      	bx	lr
 800b944:	2020      	movs	r0, #32
 800b946:	4770      	bx	lr

0800b948 <__i2b>:
 800b948:	b510      	push	{r4, lr}
 800b94a:	460c      	mov	r4, r1
 800b94c:	2101      	movs	r1, #1
 800b94e:	f7ff febd 	bl	800b6cc <_Balloc>
 800b952:	4602      	mov	r2, r0
 800b954:	b928      	cbnz	r0, 800b962 <__i2b+0x1a>
 800b956:	f240 1145 	movw	r1, #325	@ 0x145
 800b95a:	4b04      	ldr	r3, [pc, #16]	@ (800b96c <__i2b+0x24>)
 800b95c:	4804      	ldr	r0, [pc, #16]	@ (800b970 <__i2b+0x28>)
 800b95e:	f001 fdfd 	bl	800d55c <__assert_func>
 800b962:	2301      	movs	r3, #1
 800b964:	6144      	str	r4, [r0, #20]
 800b966:	6103      	str	r3, [r0, #16]
 800b968:	bd10      	pop	{r4, pc}
 800b96a:	bf00      	nop
 800b96c:	08011003 	.word	0x08011003
 800b970:	08011014 	.word	0x08011014

0800b974 <__multiply>:
 800b974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b978:	4614      	mov	r4, r2
 800b97a:	690a      	ldr	r2, [r1, #16]
 800b97c:	6923      	ldr	r3, [r4, #16]
 800b97e:	460f      	mov	r7, r1
 800b980:	429a      	cmp	r2, r3
 800b982:	bfa2      	ittt	ge
 800b984:	4623      	movge	r3, r4
 800b986:	460c      	movge	r4, r1
 800b988:	461f      	movge	r7, r3
 800b98a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b98e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b992:	68a3      	ldr	r3, [r4, #8]
 800b994:	6861      	ldr	r1, [r4, #4]
 800b996:	eb0a 0609 	add.w	r6, sl, r9
 800b99a:	42b3      	cmp	r3, r6
 800b99c:	b085      	sub	sp, #20
 800b99e:	bfb8      	it	lt
 800b9a0:	3101      	addlt	r1, #1
 800b9a2:	f7ff fe93 	bl	800b6cc <_Balloc>
 800b9a6:	b930      	cbnz	r0, 800b9b6 <__multiply+0x42>
 800b9a8:	4602      	mov	r2, r0
 800b9aa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b9ae:	4b43      	ldr	r3, [pc, #268]	@ (800babc <__multiply+0x148>)
 800b9b0:	4843      	ldr	r0, [pc, #268]	@ (800bac0 <__multiply+0x14c>)
 800b9b2:	f001 fdd3 	bl	800d55c <__assert_func>
 800b9b6:	f100 0514 	add.w	r5, r0, #20
 800b9ba:	462b      	mov	r3, r5
 800b9bc:	2200      	movs	r2, #0
 800b9be:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b9c2:	4543      	cmp	r3, r8
 800b9c4:	d321      	bcc.n	800ba0a <__multiply+0x96>
 800b9c6:	f107 0114 	add.w	r1, r7, #20
 800b9ca:	f104 0214 	add.w	r2, r4, #20
 800b9ce:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b9d2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b9d6:	9302      	str	r3, [sp, #8]
 800b9d8:	1b13      	subs	r3, r2, r4
 800b9da:	3b15      	subs	r3, #21
 800b9dc:	f023 0303 	bic.w	r3, r3, #3
 800b9e0:	3304      	adds	r3, #4
 800b9e2:	f104 0715 	add.w	r7, r4, #21
 800b9e6:	42ba      	cmp	r2, r7
 800b9e8:	bf38      	it	cc
 800b9ea:	2304      	movcc	r3, #4
 800b9ec:	9301      	str	r3, [sp, #4]
 800b9ee:	9b02      	ldr	r3, [sp, #8]
 800b9f0:	9103      	str	r1, [sp, #12]
 800b9f2:	428b      	cmp	r3, r1
 800b9f4:	d80c      	bhi.n	800ba10 <__multiply+0x9c>
 800b9f6:	2e00      	cmp	r6, #0
 800b9f8:	dd03      	ble.n	800ba02 <__multiply+0x8e>
 800b9fa:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d05a      	beq.n	800bab8 <__multiply+0x144>
 800ba02:	6106      	str	r6, [r0, #16]
 800ba04:	b005      	add	sp, #20
 800ba06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0a:	f843 2b04 	str.w	r2, [r3], #4
 800ba0e:	e7d8      	b.n	800b9c2 <__multiply+0x4e>
 800ba10:	f8b1 a000 	ldrh.w	sl, [r1]
 800ba14:	f1ba 0f00 	cmp.w	sl, #0
 800ba18:	d023      	beq.n	800ba62 <__multiply+0xee>
 800ba1a:	46a9      	mov	r9, r5
 800ba1c:	f04f 0c00 	mov.w	ip, #0
 800ba20:	f104 0e14 	add.w	lr, r4, #20
 800ba24:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba28:	f8d9 3000 	ldr.w	r3, [r9]
 800ba2c:	fa1f fb87 	uxth.w	fp, r7
 800ba30:	b29b      	uxth	r3, r3
 800ba32:	fb0a 330b 	mla	r3, sl, fp, r3
 800ba36:	4463      	add	r3, ip
 800ba38:	f8d9 c000 	ldr.w	ip, [r9]
 800ba3c:	0c3f      	lsrs	r7, r7, #16
 800ba3e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800ba42:	fb0a c707 	mla	r7, sl, r7, ip
 800ba46:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800ba4a:	b29b      	uxth	r3, r3
 800ba4c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ba50:	4572      	cmp	r2, lr
 800ba52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ba56:	f849 3b04 	str.w	r3, [r9], #4
 800ba5a:	d8e3      	bhi.n	800ba24 <__multiply+0xb0>
 800ba5c:	9b01      	ldr	r3, [sp, #4]
 800ba5e:	f845 c003 	str.w	ip, [r5, r3]
 800ba62:	9b03      	ldr	r3, [sp, #12]
 800ba64:	3104      	adds	r1, #4
 800ba66:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ba6a:	f1b9 0f00 	cmp.w	r9, #0
 800ba6e:	d021      	beq.n	800bab4 <__multiply+0x140>
 800ba70:	46ae      	mov	lr, r5
 800ba72:	f04f 0a00 	mov.w	sl, #0
 800ba76:	682b      	ldr	r3, [r5, #0]
 800ba78:	f104 0c14 	add.w	ip, r4, #20
 800ba7c:	f8bc b000 	ldrh.w	fp, [ip]
 800ba80:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	fb09 770b 	mla	r7, r9, fp, r7
 800ba8a:	4457      	add	r7, sl
 800ba8c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ba90:	f84e 3b04 	str.w	r3, [lr], #4
 800ba94:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ba98:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba9c:	f8be 3000 	ldrh.w	r3, [lr]
 800baa0:	4562      	cmp	r2, ip
 800baa2:	fb09 330a 	mla	r3, r9, sl, r3
 800baa6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800baaa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baae:	d8e5      	bhi.n	800ba7c <__multiply+0x108>
 800bab0:	9f01      	ldr	r7, [sp, #4]
 800bab2:	51eb      	str	r3, [r5, r7]
 800bab4:	3504      	adds	r5, #4
 800bab6:	e79a      	b.n	800b9ee <__multiply+0x7a>
 800bab8:	3e01      	subs	r6, #1
 800baba:	e79c      	b.n	800b9f6 <__multiply+0x82>
 800babc:	08011003 	.word	0x08011003
 800bac0:	08011014 	.word	0x08011014

0800bac4 <__pow5mult>:
 800bac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bac8:	4615      	mov	r5, r2
 800baca:	f012 0203 	ands.w	r2, r2, #3
 800bace:	4607      	mov	r7, r0
 800bad0:	460e      	mov	r6, r1
 800bad2:	d007      	beq.n	800bae4 <__pow5mult+0x20>
 800bad4:	4c25      	ldr	r4, [pc, #148]	@ (800bb6c <__pow5mult+0xa8>)
 800bad6:	3a01      	subs	r2, #1
 800bad8:	2300      	movs	r3, #0
 800bada:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bade:	f7ff fe57 	bl	800b790 <__multadd>
 800bae2:	4606      	mov	r6, r0
 800bae4:	10ad      	asrs	r5, r5, #2
 800bae6:	d03d      	beq.n	800bb64 <__pow5mult+0xa0>
 800bae8:	69fc      	ldr	r4, [r7, #28]
 800baea:	b97c      	cbnz	r4, 800bb0c <__pow5mult+0x48>
 800baec:	2010      	movs	r0, #16
 800baee:	f7ff fd37 	bl	800b560 <malloc>
 800baf2:	4602      	mov	r2, r0
 800baf4:	61f8      	str	r0, [r7, #28]
 800baf6:	b928      	cbnz	r0, 800bb04 <__pow5mult+0x40>
 800baf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bafc:	4b1c      	ldr	r3, [pc, #112]	@ (800bb70 <__pow5mult+0xac>)
 800bafe:	481d      	ldr	r0, [pc, #116]	@ (800bb74 <__pow5mult+0xb0>)
 800bb00:	f001 fd2c 	bl	800d55c <__assert_func>
 800bb04:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb08:	6004      	str	r4, [r0, #0]
 800bb0a:	60c4      	str	r4, [r0, #12]
 800bb0c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bb10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb14:	b94c      	cbnz	r4, 800bb2a <__pow5mult+0x66>
 800bb16:	f240 2171 	movw	r1, #625	@ 0x271
 800bb1a:	4638      	mov	r0, r7
 800bb1c:	f7ff ff14 	bl	800b948 <__i2b>
 800bb20:	2300      	movs	r3, #0
 800bb22:	4604      	mov	r4, r0
 800bb24:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb28:	6003      	str	r3, [r0, #0]
 800bb2a:	f04f 0900 	mov.w	r9, #0
 800bb2e:	07eb      	lsls	r3, r5, #31
 800bb30:	d50a      	bpl.n	800bb48 <__pow5mult+0x84>
 800bb32:	4631      	mov	r1, r6
 800bb34:	4622      	mov	r2, r4
 800bb36:	4638      	mov	r0, r7
 800bb38:	f7ff ff1c 	bl	800b974 <__multiply>
 800bb3c:	4680      	mov	r8, r0
 800bb3e:	4631      	mov	r1, r6
 800bb40:	4638      	mov	r0, r7
 800bb42:	f7ff fe03 	bl	800b74c <_Bfree>
 800bb46:	4646      	mov	r6, r8
 800bb48:	106d      	asrs	r5, r5, #1
 800bb4a:	d00b      	beq.n	800bb64 <__pow5mult+0xa0>
 800bb4c:	6820      	ldr	r0, [r4, #0]
 800bb4e:	b938      	cbnz	r0, 800bb60 <__pow5mult+0x9c>
 800bb50:	4622      	mov	r2, r4
 800bb52:	4621      	mov	r1, r4
 800bb54:	4638      	mov	r0, r7
 800bb56:	f7ff ff0d 	bl	800b974 <__multiply>
 800bb5a:	6020      	str	r0, [r4, #0]
 800bb5c:	f8c0 9000 	str.w	r9, [r0]
 800bb60:	4604      	mov	r4, r0
 800bb62:	e7e4      	b.n	800bb2e <__pow5mult+0x6a>
 800bb64:	4630      	mov	r0, r6
 800bb66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb6a:	bf00      	nop
 800bb6c:	08011070 	.word	0x08011070
 800bb70:	08010f94 	.word	0x08010f94
 800bb74:	08011014 	.word	0x08011014

0800bb78 <__lshift>:
 800bb78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb7c:	460c      	mov	r4, r1
 800bb7e:	4607      	mov	r7, r0
 800bb80:	4691      	mov	r9, r2
 800bb82:	6923      	ldr	r3, [r4, #16]
 800bb84:	6849      	ldr	r1, [r1, #4]
 800bb86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bb8a:	68a3      	ldr	r3, [r4, #8]
 800bb8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bb90:	f108 0601 	add.w	r6, r8, #1
 800bb94:	42b3      	cmp	r3, r6
 800bb96:	db0b      	blt.n	800bbb0 <__lshift+0x38>
 800bb98:	4638      	mov	r0, r7
 800bb9a:	f7ff fd97 	bl	800b6cc <_Balloc>
 800bb9e:	4605      	mov	r5, r0
 800bba0:	b948      	cbnz	r0, 800bbb6 <__lshift+0x3e>
 800bba2:	4602      	mov	r2, r0
 800bba4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bba8:	4b27      	ldr	r3, [pc, #156]	@ (800bc48 <__lshift+0xd0>)
 800bbaa:	4828      	ldr	r0, [pc, #160]	@ (800bc4c <__lshift+0xd4>)
 800bbac:	f001 fcd6 	bl	800d55c <__assert_func>
 800bbb0:	3101      	adds	r1, #1
 800bbb2:	005b      	lsls	r3, r3, #1
 800bbb4:	e7ee      	b.n	800bb94 <__lshift+0x1c>
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	f100 0114 	add.w	r1, r0, #20
 800bbbc:	f100 0210 	add.w	r2, r0, #16
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	4553      	cmp	r3, sl
 800bbc4:	db33      	blt.n	800bc2e <__lshift+0xb6>
 800bbc6:	6920      	ldr	r0, [r4, #16]
 800bbc8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bbcc:	f104 0314 	add.w	r3, r4, #20
 800bbd0:	f019 091f 	ands.w	r9, r9, #31
 800bbd4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbd8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bbdc:	d02b      	beq.n	800bc36 <__lshift+0xbe>
 800bbde:	468a      	mov	sl, r1
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	f1c9 0e20 	rsb	lr, r9, #32
 800bbe6:	6818      	ldr	r0, [r3, #0]
 800bbe8:	fa00 f009 	lsl.w	r0, r0, r9
 800bbec:	4310      	orrs	r0, r2
 800bbee:	f84a 0b04 	str.w	r0, [sl], #4
 800bbf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800bbf6:	459c      	cmp	ip, r3
 800bbf8:	fa22 f20e 	lsr.w	r2, r2, lr
 800bbfc:	d8f3      	bhi.n	800bbe6 <__lshift+0x6e>
 800bbfe:	ebac 0304 	sub.w	r3, ip, r4
 800bc02:	3b15      	subs	r3, #21
 800bc04:	f023 0303 	bic.w	r3, r3, #3
 800bc08:	3304      	adds	r3, #4
 800bc0a:	f104 0015 	add.w	r0, r4, #21
 800bc0e:	4584      	cmp	ip, r0
 800bc10:	bf38      	it	cc
 800bc12:	2304      	movcc	r3, #4
 800bc14:	50ca      	str	r2, [r1, r3]
 800bc16:	b10a      	cbz	r2, 800bc1c <__lshift+0xa4>
 800bc18:	f108 0602 	add.w	r6, r8, #2
 800bc1c:	3e01      	subs	r6, #1
 800bc1e:	4638      	mov	r0, r7
 800bc20:	4621      	mov	r1, r4
 800bc22:	612e      	str	r6, [r5, #16]
 800bc24:	f7ff fd92 	bl	800b74c <_Bfree>
 800bc28:	4628      	mov	r0, r5
 800bc2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc32:	3301      	adds	r3, #1
 800bc34:	e7c5      	b.n	800bbc2 <__lshift+0x4a>
 800bc36:	3904      	subs	r1, #4
 800bc38:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3c:	459c      	cmp	ip, r3
 800bc3e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc42:	d8f9      	bhi.n	800bc38 <__lshift+0xc0>
 800bc44:	e7ea      	b.n	800bc1c <__lshift+0xa4>
 800bc46:	bf00      	nop
 800bc48:	08011003 	.word	0x08011003
 800bc4c:	08011014 	.word	0x08011014

0800bc50 <__mcmp>:
 800bc50:	4603      	mov	r3, r0
 800bc52:	690a      	ldr	r2, [r1, #16]
 800bc54:	6900      	ldr	r0, [r0, #16]
 800bc56:	b530      	push	{r4, r5, lr}
 800bc58:	1a80      	subs	r0, r0, r2
 800bc5a:	d10e      	bne.n	800bc7a <__mcmp+0x2a>
 800bc5c:	3314      	adds	r3, #20
 800bc5e:	3114      	adds	r1, #20
 800bc60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bc64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bc68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bc6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bc70:	4295      	cmp	r5, r2
 800bc72:	d003      	beq.n	800bc7c <__mcmp+0x2c>
 800bc74:	d205      	bcs.n	800bc82 <__mcmp+0x32>
 800bc76:	f04f 30ff 	mov.w	r0, #4294967295
 800bc7a:	bd30      	pop	{r4, r5, pc}
 800bc7c:	42a3      	cmp	r3, r4
 800bc7e:	d3f3      	bcc.n	800bc68 <__mcmp+0x18>
 800bc80:	e7fb      	b.n	800bc7a <__mcmp+0x2a>
 800bc82:	2001      	movs	r0, #1
 800bc84:	e7f9      	b.n	800bc7a <__mcmp+0x2a>
	...

0800bc88 <__mdiff>:
 800bc88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	4689      	mov	r9, r1
 800bc8e:	4606      	mov	r6, r0
 800bc90:	4611      	mov	r1, r2
 800bc92:	4648      	mov	r0, r9
 800bc94:	4614      	mov	r4, r2
 800bc96:	f7ff ffdb 	bl	800bc50 <__mcmp>
 800bc9a:	1e05      	subs	r5, r0, #0
 800bc9c:	d112      	bne.n	800bcc4 <__mdiff+0x3c>
 800bc9e:	4629      	mov	r1, r5
 800bca0:	4630      	mov	r0, r6
 800bca2:	f7ff fd13 	bl	800b6cc <_Balloc>
 800bca6:	4602      	mov	r2, r0
 800bca8:	b928      	cbnz	r0, 800bcb6 <__mdiff+0x2e>
 800bcaa:	f240 2137 	movw	r1, #567	@ 0x237
 800bcae:	4b3e      	ldr	r3, [pc, #248]	@ (800bda8 <__mdiff+0x120>)
 800bcb0:	483e      	ldr	r0, [pc, #248]	@ (800bdac <__mdiff+0x124>)
 800bcb2:	f001 fc53 	bl	800d55c <__assert_func>
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcbc:	4610      	mov	r0, r2
 800bcbe:	b003      	add	sp, #12
 800bcc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc4:	bfbc      	itt	lt
 800bcc6:	464b      	movlt	r3, r9
 800bcc8:	46a1      	movlt	r9, r4
 800bcca:	4630      	mov	r0, r6
 800bccc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bcd0:	bfba      	itte	lt
 800bcd2:	461c      	movlt	r4, r3
 800bcd4:	2501      	movlt	r5, #1
 800bcd6:	2500      	movge	r5, #0
 800bcd8:	f7ff fcf8 	bl	800b6cc <_Balloc>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	b918      	cbnz	r0, 800bce8 <__mdiff+0x60>
 800bce0:	f240 2145 	movw	r1, #581	@ 0x245
 800bce4:	4b30      	ldr	r3, [pc, #192]	@ (800bda8 <__mdiff+0x120>)
 800bce6:	e7e3      	b.n	800bcb0 <__mdiff+0x28>
 800bce8:	f100 0b14 	add.w	fp, r0, #20
 800bcec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bcf0:	f109 0310 	add.w	r3, r9, #16
 800bcf4:	60c5      	str	r5, [r0, #12]
 800bcf6:	f04f 0c00 	mov.w	ip, #0
 800bcfa:	f109 0514 	add.w	r5, r9, #20
 800bcfe:	46d9      	mov	r9, fp
 800bd00:	6926      	ldr	r6, [r4, #16]
 800bd02:	f104 0e14 	add.w	lr, r4, #20
 800bd06:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bd0a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	9b01      	ldr	r3, [sp, #4]
 800bd12:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bd16:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bd1a:	b281      	uxth	r1, r0
 800bd1c:	9301      	str	r3, [sp, #4]
 800bd1e:	fa1f f38a 	uxth.w	r3, sl
 800bd22:	1a5b      	subs	r3, r3, r1
 800bd24:	0c00      	lsrs	r0, r0, #16
 800bd26:	4463      	add	r3, ip
 800bd28:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bd2c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bd30:	b29b      	uxth	r3, r3
 800bd32:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bd36:	4576      	cmp	r6, lr
 800bd38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd3c:	f849 3b04 	str.w	r3, [r9], #4
 800bd40:	d8e6      	bhi.n	800bd10 <__mdiff+0x88>
 800bd42:	1b33      	subs	r3, r6, r4
 800bd44:	3b15      	subs	r3, #21
 800bd46:	f023 0303 	bic.w	r3, r3, #3
 800bd4a:	3415      	adds	r4, #21
 800bd4c:	3304      	adds	r3, #4
 800bd4e:	42a6      	cmp	r6, r4
 800bd50:	bf38      	it	cc
 800bd52:	2304      	movcc	r3, #4
 800bd54:	441d      	add	r5, r3
 800bd56:	445b      	add	r3, fp
 800bd58:	461e      	mov	r6, r3
 800bd5a:	462c      	mov	r4, r5
 800bd5c:	4544      	cmp	r4, r8
 800bd5e:	d30e      	bcc.n	800bd7e <__mdiff+0xf6>
 800bd60:	f108 0103 	add.w	r1, r8, #3
 800bd64:	1b49      	subs	r1, r1, r5
 800bd66:	f021 0103 	bic.w	r1, r1, #3
 800bd6a:	3d03      	subs	r5, #3
 800bd6c:	45a8      	cmp	r8, r5
 800bd6e:	bf38      	it	cc
 800bd70:	2100      	movcc	r1, #0
 800bd72:	440b      	add	r3, r1
 800bd74:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bd78:	b199      	cbz	r1, 800bda2 <__mdiff+0x11a>
 800bd7a:	6117      	str	r7, [r2, #16]
 800bd7c:	e79e      	b.n	800bcbc <__mdiff+0x34>
 800bd7e:	46e6      	mov	lr, ip
 800bd80:	f854 1b04 	ldr.w	r1, [r4], #4
 800bd84:	fa1f fc81 	uxth.w	ip, r1
 800bd88:	44f4      	add	ip, lr
 800bd8a:	0c08      	lsrs	r0, r1, #16
 800bd8c:	4471      	add	r1, lr
 800bd8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bd92:	b289      	uxth	r1, r1
 800bd94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bd98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bd9c:	f846 1b04 	str.w	r1, [r6], #4
 800bda0:	e7dc      	b.n	800bd5c <__mdiff+0xd4>
 800bda2:	3f01      	subs	r7, #1
 800bda4:	e7e6      	b.n	800bd74 <__mdiff+0xec>
 800bda6:	bf00      	nop
 800bda8:	08011003 	.word	0x08011003
 800bdac:	08011014 	.word	0x08011014

0800bdb0 <__ulp>:
 800bdb0:	4b0e      	ldr	r3, [pc, #56]	@ (800bdec <__ulp+0x3c>)
 800bdb2:	400b      	ands	r3, r1
 800bdb4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	dc08      	bgt.n	800bdce <__ulp+0x1e>
 800bdbc:	425b      	negs	r3, r3
 800bdbe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bdc2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bdc6:	da04      	bge.n	800bdd2 <__ulp+0x22>
 800bdc8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bdcc:	4113      	asrs	r3, r2
 800bdce:	2200      	movs	r2, #0
 800bdd0:	e008      	b.n	800bde4 <__ulp+0x34>
 800bdd2:	f1a2 0314 	sub.w	r3, r2, #20
 800bdd6:	2b1e      	cmp	r3, #30
 800bdd8:	bfd6      	itet	le
 800bdda:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bdde:	2201      	movgt	r2, #1
 800bde0:	40da      	lsrle	r2, r3
 800bde2:	2300      	movs	r3, #0
 800bde4:	4619      	mov	r1, r3
 800bde6:	4610      	mov	r0, r2
 800bde8:	4770      	bx	lr
 800bdea:	bf00      	nop
 800bdec:	7ff00000 	.word	0x7ff00000

0800bdf0 <__b2d>:
 800bdf0:	6902      	ldr	r2, [r0, #16]
 800bdf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdf4:	f100 0614 	add.w	r6, r0, #20
 800bdf8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800bdfc:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800be00:	4f1e      	ldr	r7, [pc, #120]	@ (800be7c <__b2d+0x8c>)
 800be02:	4620      	mov	r0, r4
 800be04:	f7ff fd54 	bl	800b8b0 <__hi0bits>
 800be08:	4603      	mov	r3, r0
 800be0a:	f1c0 0020 	rsb	r0, r0, #32
 800be0e:	2b0a      	cmp	r3, #10
 800be10:	f1a2 0504 	sub.w	r5, r2, #4
 800be14:	6008      	str	r0, [r1, #0]
 800be16:	dc12      	bgt.n	800be3e <__b2d+0x4e>
 800be18:	42ae      	cmp	r6, r5
 800be1a:	bf2c      	ite	cs
 800be1c:	2200      	movcs	r2, #0
 800be1e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800be22:	f1c3 0c0b 	rsb	ip, r3, #11
 800be26:	3315      	adds	r3, #21
 800be28:	fa24 fe0c 	lsr.w	lr, r4, ip
 800be2c:	fa04 f303 	lsl.w	r3, r4, r3
 800be30:	fa22 f20c 	lsr.w	r2, r2, ip
 800be34:	ea4e 0107 	orr.w	r1, lr, r7
 800be38:	431a      	orrs	r2, r3
 800be3a:	4610      	mov	r0, r2
 800be3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be3e:	42ae      	cmp	r6, r5
 800be40:	bf36      	itet	cc
 800be42:	f1a2 0508 	subcc.w	r5, r2, #8
 800be46:	2200      	movcs	r2, #0
 800be48:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800be4c:	3b0b      	subs	r3, #11
 800be4e:	d012      	beq.n	800be76 <__b2d+0x86>
 800be50:	f1c3 0720 	rsb	r7, r3, #32
 800be54:	fa22 f107 	lsr.w	r1, r2, r7
 800be58:	409c      	lsls	r4, r3
 800be5a:	430c      	orrs	r4, r1
 800be5c:	42b5      	cmp	r5, r6
 800be5e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800be62:	bf94      	ite	ls
 800be64:	2400      	movls	r4, #0
 800be66:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800be6a:	409a      	lsls	r2, r3
 800be6c:	40fc      	lsrs	r4, r7
 800be6e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800be72:	4322      	orrs	r2, r4
 800be74:	e7e1      	b.n	800be3a <__b2d+0x4a>
 800be76:	ea44 0107 	orr.w	r1, r4, r7
 800be7a:	e7de      	b.n	800be3a <__b2d+0x4a>
 800be7c:	3ff00000 	.word	0x3ff00000

0800be80 <__d2b>:
 800be80:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800be84:	2101      	movs	r1, #1
 800be86:	4690      	mov	r8, r2
 800be88:	4699      	mov	r9, r3
 800be8a:	9e08      	ldr	r6, [sp, #32]
 800be8c:	f7ff fc1e 	bl	800b6cc <_Balloc>
 800be90:	4604      	mov	r4, r0
 800be92:	b930      	cbnz	r0, 800bea2 <__d2b+0x22>
 800be94:	4602      	mov	r2, r0
 800be96:	f240 310f 	movw	r1, #783	@ 0x30f
 800be9a:	4b23      	ldr	r3, [pc, #140]	@ (800bf28 <__d2b+0xa8>)
 800be9c:	4823      	ldr	r0, [pc, #140]	@ (800bf2c <__d2b+0xac>)
 800be9e:	f001 fb5d 	bl	800d55c <__assert_func>
 800bea2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bea6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800beaa:	b10d      	cbz	r5, 800beb0 <__d2b+0x30>
 800beac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800beb0:	9301      	str	r3, [sp, #4]
 800beb2:	f1b8 0300 	subs.w	r3, r8, #0
 800beb6:	d024      	beq.n	800bf02 <__d2b+0x82>
 800beb8:	4668      	mov	r0, sp
 800beba:	9300      	str	r3, [sp, #0]
 800bebc:	f7ff fd17 	bl	800b8ee <__lo0bits>
 800bec0:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bec4:	b1d8      	cbz	r0, 800befe <__d2b+0x7e>
 800bec6:	f1c0 0320 	rsb	r3, r0, #32
 800beca:	fa02 f303 	lsl.w	r3, r2, r3
 800bece:	430b      	orrs	r3, r1
 800bed0:	40c2      	lsrs	r2, r0
 800bed2:	6163      	str	r3, [r4, #20]
 800bed4:	9201      	str	r2, [sp, #4]
 800bed6:	9b01      	ldr	r3, [sp, #4]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	bf0c      	ite	eq
 800bedc:	2201      	moveq	r2, #1
 800bede:	2202      	movne	r2, #2
 800bee0:	61a3      	str	r3, [r4, #24]
 800bee2:	6122      	str	r2, [r4, #16]
 800bee4:	b1ad      	cbz	r5, 800bf12 <__d2b+0x92>
 800bee6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800beea:	4405      	add	r5, r0
 800beec:	6035      	str	r5, [r6, #0]
 800beee:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bef4:	6018      	str	r0, [r3, #0]
 800bef6:	4620      	mov	r0, r4
 800bef8:	b002      	add	sp, #8
 800befa:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800befe:	6161      	str	r1, [r4, #20]
 800bf00:	e7e9      	b.n	800bed6 <__d2b+0x56>
 800bf02:	a801      	add	r0, sp, #4
 800bf04:	f7ff fcf3 	bl	800b8ee <__lo0bits>
 800bf08:	9b01      	ldr	r3, [sp, #4]
 800bf0a:	2201      	movs	r2, #1
 800bf0c:	6163      	str	r3, [r4, #20]
 800bf0e:	3020      	adds	r0, #32
 800bf10:	e7e7      	b.n	800bee2 <__d2b+0x62>
 800bf12:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bf16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf1a:	6030      	str	r0, [r6, #0]
 800bf1c:	6918      	ldr	r0, [r3, #16]
 800bf1e:	f7ff fcc7 	bl	800b8b0 <__hi0bits>
 800bf22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf26:	e7e4      	b.n	800bef2 <__d2b+0x72>
 800bf28:	08011003 	.word	0x08011003
 800bf2c:	08011014 	.word	0x08011014

0800bf30 <__ratio>:
 800bf30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf34:	b085      	sub	sp, #20
 800bf36:	e9cd 1000 	strd	r1, r0, [sp]
 800bf3a:	a902      	add	r1, sp, #8
 800bf3c:	f7ff ff58 	bl	800bdf0 <__b2d>
 800bf40:	468b      	mov	fp, r1
 800bf42:	4606      	mov	r6, r0
 800bf44:	460f      	mov	r7, r1
 800bf46:	9800      	ldr	r0, [sp, #0]
 800bf48:	a903      	add	r1, sp, #12
 800bf4a:	f7ff ff51 	bl	800bdf0 <__b2d>
 800bf4e:	460d      	mov	r5, r1
 800bf50:	9b01      	ldr	r3, [sp, #4]
 800bf52:	4689      	mov	r9, r1
 800bf54:	6919      	ldr	r1, [r3, #16]
 800bf56:	9b00      	ldr	r3, [sp, #0]
 800bf58:	4604      	mov	r4, r0
 800bf5a:	691b      	ldr	r3, [r3, #16]
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	1ac9      	subs	r1, r1, r3
 800bf60:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800bf64:	1a9b      	subs	r3, r3, r2
 800bf66:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	bfcd      	iteet	gt
 800bf6e:	463a      	movgt	r2, r7
 800bf70:	462a      	movle	r2, r5
 800bf72:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf76:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800bf7a:	bfd8      	it	le
 800bf7c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800bf80:	464b      	mov	r3, r9
 800bf82:	4622      	mov	r2, r4
 800bf84:	4659      	mov	r1, fp
 800bf86:	f7f4 fcf1 	bl	800096c <__aeabi_ddiv>
 800bf8a:	b005      	add	sp, #20
 800bf8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bf90 <__copybits>:
 800bf90:	3901      	subs	r1, #1
 800bf92:	b570      	push	{r4, r5, r6, lr}
 800bf94:	1149      	asrs	r1, r1, #5
 800bf96:	6914      	ldr	r4, [r2, #16]
 800bf98:	3101      	adds	r1, #1
 800bf9a:	f102 0314 	add.w	r3, r2, #20
 800bf9e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bfa2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bfa6:	1f05      	subs	r5, r0, #4
 800bfa8:	42a3      	cmp	r3, r4
 800bfaa:	d30c      	bcc.n	800bfc6 <__copybits+0x36>
 800bfac:	1aa3      	subs	r3, r4, r2
 800bfae:	3b11      	subs	r3, #17
 800bfb0:	f023 0303 	bic.w	r3, r3, #3
 800bfb4:	3211      	adds	r2, #17
 800bfb6:	42a2      	cmp	r2, r4
 800bfb8:	bf88      	it	hi
 800bfba:	2300      	movhi	r3, #0
 800bfbc:	4418      	add	r0, r3
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	4288      	cmp	r0, r1
 800bfc2:	d305      	bcc.n	800bfd0 <__copybits+0x40>
 800bfc4:	bd70      	pop	{r4, r5, r6, pc}
 800bfc6:	f853 6b04 	ldr.w	r6, [r3], #4
 800bfca:	f845 6f04 	str.w	r6, [r5, #4]!
 800bfce:	e7eb      	b.n	800bfa8 <__copybits+0x18>
 800bfd0:	f840 3b04 	str.w	r3, [r0], #4
 800bfd4:	e7f4      	b.n	800bfc0 <__copybits+0x30>

0800bfd6 <__any_on>:
 800bfd6:	f100 0214 	add.w	r2, r0, #20
 800bfda:	6900      	ldr	r0, [r0, #16]
 800bfdc:	114b      	asrs	r3, r1, #5
 800bfde:	4298      	cmp	r0, r3
 800bfe0:	b510      	push	{r4, lr}
 800bfe2:	db11      	blt.n	800c008 <__any_on+0x32>
 800bfe4:	dd0a      	ble.n	800bffc <__any_on+0x26>
 800bfe6:	f011 011f 	ands.w	r1, r1, #31
 800bfea:	d007      	beq.n	800bffc <__any_on+0x26>
 800bfec:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bff0:	fa24 f001 	lsr.w	r0, r4, r1
 800bff4:	fa00 f101 	lsl.w	r1, r0, r1
 800bff8:	428c      	cmp	r4, r1
 800bffa:	d10b      	bne.n	800c014 <__any_on+0x3e>
 800bffc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c000:	4293      	cmp	r3, r2
 800c002:	d803      	bhi.n	800c00c <__any_on+0x36>
 800c004:	2000      	movs	r0, #0
 800c006:	bd10      	pop	{r4, pc}
 800c008:	4603      	mov	r3, r0
 800c00a:	e7f7      	b.n	800bffc <__any_on+0x26>
 800c00c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c010:	2900      	cmp	r1, #0
 800c012:	d0f5      	beq.n	800c000 <__any_on+0x2a>
 800c014:	2001      	movs	r0, #1
 800c016:	e7f6      	b.n	800c006 <__any_on+0x30>

0800c018 <sulp>:
 800c018:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c01c:	460f      	mov	r7, r1
 800c01e:	4690      	mov	r8, r2
 800c020:	f7ff fec6 	bl	800bdb0 <__ulp>
 800c024:	4604      	mov	r4, r0
 800c026:	460d      	mov	r5, r1
 800c028:	f1b8 0f00 	cmp.w	r8, #0
 800c02c:	d011      	beq.n	800c052 <sulp+0x3a>
 800c02e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800c032:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c036:	2b00      	cmp	r3, #0
 800c038:	dd0b      	ble.n	800c052 <sulp+0x3a>
 800c03a:	2400      	movs	r4, #0
 800c03c:	051b      	lsls	r3, r3, #20
 800c03e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c042:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c046:	4622      	mov	r2, r4
 800c048:	462b      	mov	r3, r5
 800c04a:	f7f4 fb65 	bl	8000718 <__aeabi_dmul>
 800c04e:	4604      	mov	r4, r0
 800c050:	460d      	mov	r5, r1
 800c052:	4620      	mov	r0, r4
 800c054:	4629      	mov	r1, r5
 800c056:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c05a:	0000      	movs	r0, r0
 800c05c:	0000      	movs	r0, r0
	...

0800c060 <_strtod_l>:
 800c060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c064:	b09f      	sub	sp, #124	@ 0x7c
 800c066:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c068:	2200      	movs	r2, #0
 800c06a:	460c      	mov	r4, r1
 800c06c:	921a      	str	r2, [sp, #104]	@ 0x68
 800c06e:	f04f 0a00 	mov.w	sl, #0
 800c072:	f04f 0b00 	mov.w	fp, #0
 800c076:	460a      	mov	r2, r1
 800c078:	9005      	str	r0, [sp, #20]
 800c07a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c07c:	7811      	ldrb	r1, [r2, #0]
 800c07e:	292b      	cmp	r1, #43	@ 0x2b
 800c080:	d048      	beq.n	800c114 <_strtod_l+0xb4>
 800c082:	d836      	bhi.n	800c0f2 <_strtod_l+0x92>
 800c084:	290d      	cmp	r1, #13
 800c086:	d830      	bhi.n	800c0ea <_strtod_l+0x8a>
 800c088:	2908      	cmp	r1, #8
 800c08a:	d830      	bhi.n	800c0ee <_strtod_l+0x8e>
 800c08c:	2900      	cmp	r1, #0
 800c08e:	d039      	beq.n	800c104 <_strtod_l+0xa4>
 800c090:	2200      	movs	r2, #0
 800c092:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c094:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c096:	782a      	ldrb	r2, [r5, #0]
 800c098:	2a30      	cmp	r2, #48	@ 0x30
 800c09a:	f040 80b1 	bne.w	800c200 <_strtod_l+0x1a0>
 800c09e:	786a      	ldrb	r2, [r5, #1]
 800c0a0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c0a4:	2a58      	cmp	r2, #88	@ 0x58
 800c0a6:	d16c      	bne.n	800c182 <_strtod_l+0x122>
 800c0a8:	9302      	str	r3, [sp, #8]
 800c0aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0ac:	4a8e      	ldr	r2, [pc, #568]	@ (800c2e8 <_strtod_l+0x288>)
 800c0ae:	9301      	str	r3, [sp, #4]
 800c0b0:	ab1a      	add	r3, sp, #104	@ 0x68
 800c0b2:	9300      	str	r3, [sp, #0]
 800c0b4:	9805      	ldr	r0, [sp, #20]
 800c0b6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c0b8:	a919      	add	r1, sp, #100	@ 0x64
 800c0ba:	f001 fae9 	bl	800d690 <__gethex>
 800c0be:	f010 060f 	ands.w	r6, r0, #15
 800c0c2:	4604      	mov	r4, r0
 800c0c4:	d005      	beq.n	800c0d2 <_strtod_l+0x72>
 800c0c6:	2e06      	cmp	r6, #6
 800c0c8:	d126      	bne.n	800c118 <_strtod_l+0xb8>
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	3501      	adds	r5, #1
 800c0ce:	9519      	str	r5, [sp, #100]	@ 0x64
 800c0d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c0d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	f040 8584 	bne.w	800cbe2 <_strtod_l+0xb82>
 800c0da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0dc:	b1bb      	cbz	r3, 800c10e <_strtod_l+0xae>
 800c0de:	4650      	mov	r0, sl
 800c0e0:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800c0e4:	b01f      	add	sp, #124	@ 0x7c
 800c0e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ea:	2920      	cmp	r1, #32
 800c0ec:	d1d0      	bne.n	800c090 <_strtod_l+0x30>
 800c0ee:	3201      	adds	r2, #1
 800c0f0:	e7c3      	b.n	800c07a <_strtod_l+0x1a>
 800c0f2:	292d      	cmp	r1, #45	@ 0x2d
 800c0f4:	d1cc      	bne.n	800c090 <_strtod_l+0x30>
 800c0f6:	2101      	movs	r1, #1
 800c0f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c0fa:	1c51      	adds	r1, r2, #1
 800c0fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800c0fe:	7852      	ldrb	r2, [r2, #1]
 800c100:	2a00      	cmp	r2, #0
 800c102:	d1c7      	bne.n	800c094 <_strtod_l+0x34>
 800c104:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c106:	9419      	str	r4, [sp, #100]	@ 0x64
 800c108:	2b00      	cmp	r3, #0
 800c10a:	f040 8568 	bne.w	800cbde <_strtod_l+0xb7e>
 800c10e:	4650      	mov	r0, sl
 800c110:	4659      	mov	r1, fp
 800c112:	e7e7      	b.n	800c0e4 <_strtod_l+0x84>
 800c114:	2100      	movs	r1, #0
 800c116:	e7ef      	b.n	800c0f8 <_strtod_l+0x98>
 800c118:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c11a:	b13a      	cbz	r2, 800c12c <_strtod_l+0xcc>
 800c11c:	2135      	movs	r1, #53	@ 0x35
 800c11e:	a81c      	add	r0, sp, #112	@ 0x70
 800c120:	f7ff ff36 	bl	800bf90 <__copybits>
 800c124:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c126:	9805      	ldr	r0, [sp, #20]
 800c128:	f7ff fb10 	bl	800b74c <_Bfree>
 800c12c:	3e01      	subs	r6, #1
 800c12e:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c130:	2e04      	cmp	r6, #4
 800c132:	d806      	bhi.n	800c142 <_strtod_l+0xe2>
 800c134:	e8df f006 	tbb	[pc, r6]
 800c138:	201d0314 	.word	0x201d0314
 800c13c:	14          	.byte	0x14
 800c13d:	00          	.byte	0x00
 800c13e:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c142:	05e1      	lsls	r1, r4, #23
 800c144:	bf48      	it	mi
 800c146:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c14a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c14e:	0d1b      	lsrs	r3, r3, #20
 800c150:	051b      	lsls	r3, r3, #20
 800c152:	2b00      	cmp	r3, #0
 800c154:	d1bd      	bne.n	800c0d2 <_strtod_l+0x72>
 800c156:	f7fe fb29 	bl	800a7ac <__errno>
 800c15a:	2322      	movs	r3, #34	@ 0x22
 800c15c:	6003      	str	r3, [r0, #0]
 800c15e:	e7b8      	b.n	800c0d2 <_strtod_l+0x72>
 800c160:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c164:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c168:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c16c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c170:	e7e7      	b.n	800c142 <_strtod_l+0xe2>
 800c172:	f8df b178 	ldr.w	fp, [pc, #376]	@ 800c2ec <_strtod_l+0x28c>
 800c176:	e7e4      	b.n	800c142 <_strtod_l+0xe2>
 800c178:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c17c:	f04f 3aff 	mov.w	sl, #4294967295
 800c180:	e7df      	b.n	800c142 <_strtod_l+0xe2>
 800c182:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c184:	1c5a      	adds	r2, r3, #1
 800c186:	9219      	str	r2, [sp, #100]	@ 0x64
 800c188:	785b      	ldrb	r3, [r3, #1]
 800c18a:	2b30      	cmp	r3, #48	@ 0x30
 800c18c:	d0f9      	beq.n	800c182 <_strtod_l+0x122>
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d09f      	beq.n	800c0d2 <_strtod_l+0x72>
 800c192:	2301      	movs	r3, #1
 800c194:	9309      	str	r3, [sp, #36]	@ 0x24
 800c196:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c198:	220a      	movs	r2, #10
 800c19a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c19c:	2300      	movs	r3, #0
 800c19e:	461f      	mov	r7, r3
 800c1a0:	9308      	str	r3, [sp, #32]
 800c1a2:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1a4:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c1a6:	7805      	ldrb	r5, [r0, #0]
 800c1a8:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c1ac:	b2d9      	uxtb	r1, r3
 800c1ae:	2909      	cmp	r1, #9
 800c1b0:	d928      	bls.n	800c204 <_strtod_l+0x1a4>
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	494e      	ldr	r1, [pc, #312]	@ (800c2f0 <_strtod_l+0x290>)
 800c1b6:	f001 f99b 	bl	800d4f0 <strncmp>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	d032      	beq.n	800c224 <_strtod_l+0x1c4>
 800c1be:	2000      	movs	r0, #0
 800c1c0:	462a      	mov	r2, r5
 800c1c2:	4681      	mov	r9, r0
 800c1c4:	463d      	mov	r5, r7
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	2a65      	cmp	r2, #101	@ 0x65
 800c1ca:	d001      	beq.n	800c1d0 <_strtod_l+0x170>
 800c1cc:	2a45      	cmp	r2, #69	@ 0x45
 800c1ce:	d114      	bne.n	800c1fa <_strtod_l+0x19a>
 800c1d0:	b91d      	cbnz	r5, 800c1da <_strtod_l+0x17a>
 800c1d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1d4:	4302      	orrs	r2, r0
 800c1d6:	d095      	beq.n	800c104 <_strtod_l+0xa4>
 800c1d8:	2500      	movs	r5, #0
 800c1da:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c1dc:	1c62      	adds	r2, r4, #1
 800c1de:	9219      	str	r2, [sp, #100]	@ 0x64
 800c1e0:	7862      	ldrb	r2, [r4, #1]
 800c1e2:	2a2b      	cmp	r2, #43	@ 0x2b
 800c1e4:	d077      	beq.n	800c2d6 <_strtod_l+0x276>
 800c1e6:	2a2d      	cmp	r2, #45	@ 0x2d
 800c1e8:	d07b      	beq.n	800c2e2 <_strtod_l+0x282>
 800c1ea:	f04f 0c00 	mov.w	ip, #0
 800c1ee:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c1f2:	2909      	cmp	r1, #9
 800c1f4:	f240 8082 	bls.w	800c2fc <_strtod_l+0x29c>
 800c1f8:	9419      	str	r4, [sp, #100]	@ 0x64
 800c1fa:	f04f 0800 	mov.w	r8, #0
 800c1fe:	e0a2      	b.n	800c346 <_strtod_l+0x2e6>
 800c200:	2300      	movs	r3, #0
 800c202:	e7c7      	b.n	800c194 <_strtod_l+0x134>
 800c204:	2f08      	cmp	r7, #8
 800c206:	bfd5      	itete	le
 800c208:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c20a:	9908      	ldrgt	r1, [sp, #32]
 800c20c:	fb02 3301 	mlale	r3, r2, r1, r3
 800c210:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c214:	f100 0001 	add.w	r0, r0, #1
 800c218:	bfd4      	ite	le
 800c21a:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c21c:	9308      	strgt	r3, [sp, #32]
 800c21e:	3701      	adds	r7, #1
 800c220:	9019      	str	r0, [sp, #100]	@ 0x64
 800c222:	e7bf      	b.n	800c1a4 <_strtod_l+0x144>
 800c224:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c226:	1c5a      	adds	r2, r3, #1
 800c228:	9219      	str	r2, [sp, #100]	@ 0x64
 800c22a:	785a      	ldrb	r2, [r3, #1]
 800c22c:	b37f      	cbz	r7, 800c28e <_strtod_l+0x22e>
 800c22e:	4681      	mov	r9, r0
 800c230:	463d      	mov	r5, r7
 800c232:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c236:	2b09      	cmp	r3, #9
 800c238:	d912      	bls.n	800c260 <_strtod_l+0x200>
 800c23a:	2301      	movs	r3, #1
 800c23c:	e7c4      	b.n	800c1c8 <_strtod_l+0x168>
 800c23e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c240:	3001      	adds	r0, #1
 800c242:	1c5a      	adds	r2, r3, #1
 800c244:	9219      	str	r2, [sp, #100]	@ 0x64
 800c246:	785a      	ldrb	r2, [r3, #1]
 800c248:	2a30      	cmp	r2, #48	@ 0x30
 800c24a:	d0f8      	beq.n	800c23e <_strtod_l+0x1de>
 800c24c:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c250:	2b08      	cmp	r3, #8
 800c252:	f200 84cb 	bhi.w	800cbec <_strtod_l+0xb8c>
 800c256:	4681      	mov	r9, r0
 800c258:	2000      	movs	r0, #0
 800c25a:	4605      	mov	r5, r0
 800c25c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c25e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c260:	3a30      	subs	r2, #48	@ 0x30
 800c262:	f100 0301 	add.w	r3, r0, #1
 800c266:	d02a      	beq.n	800c2be <_strtod_l+0x25e>
 800c268:	4499      	add	r9, r3
 800c26a:	210a      	movs	r1, #10
 800c26c:	462b      	mov	r3, r5
 800c26e:	eb00 0c05 	add.w	ip, r0, r5
 800c272:	4563      	cmp	r3, ip
 800c274:	d10d      	bne.n	800c292 <_strtod_l+0x232>
 800c276:	1c69      	adds	r1, r5, #1
 800c278:	4401      	add	r1, r0
 800c27a:	4428      	add	r0, r5
 800c27c:	2808      	cmp	r0, #8
 800c27e:	dc16      	bgt.n	800c2ae <_strtod_l+0x24e>
 800c280:	230a      	movs	r3, #10
 800c282:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c284:	fb03 2300 	mla	r3, r3, r0, r2
 800c288:	930a      	str	r3, [sp, #40]	@ 0x28
 800c28a:	2300      	movs	r3, #0
 800c28c:	e018      	b.n	800c2c0 <_strtod_l+0x260>
 800c28e:	4638      	mov	r0, r7
 800c290:	e7da      	b.n	800c248 <_strtod_l+0x1e8>
 800c292:	2b08      	cmp	r3, #8
 800c294:	f103 0301 	add.w	r3, r3, #1
 800c298:	dc03      	bgt.n	800c2a2 <_strtod_l+0x242>
 800c29a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c29c:	434e      	muls	r6, r1
 800c29e:	960a      	str	r6, [sp, #40]	@ 0x28
 800c2a0:	e7e7      	b.n	800c272 <_strtod_l+0x212>
 800c2a2:	2b10      	cmp	r3, #16
 800c2a4:	bfde      	ittt	le
 800c2a6:	9e08      	ldrle	r6, [sp, #32]
 800c2a8:	434e      	mulle	r6, r1
 800c2aa:	9608      	strle	r6, [sp, #32]
 800c2ac:	e7e1      	b.n	800c272 <_strtod_l+0x212>
 800c2ae:	280f      	cmp	r0, #15
 800c2b0:	dceb      	bgt.n	800c28a <_strtod_l+0x22a>
 800c2b2:	230a      	movs	r3, #10
 800c2b4:	9808      	ldr	r0, [sp, #32]
 800c2b6:	fb03 2300 	mla	r3, r3, r0, r2
 800c2ba:	9308      	str	r3, [sp, #32]
 800c2bc:	e7e5      	b.n	800c28a <_strtod_l+0x22a>
 800c2be:	4629      	mov	r1, r5
 800c2c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2c2:	460d      	mov	r5, r1
 800c2c4:	1c50      	adds	r0, r2, #1
 800c2c6:	9019      	str	r0, [sp, #100]	@ 0x64
 800c2c8:	7852      	ldrb	r2, [r2, #1]
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	e7b1      	b.n	800c232 <_strtod_l+0x1d2>
 800c2ce:	f04f 0900 	mov.w	r9, #0
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	e77d      	b.n	800c1d2 <_strtod_l+0x172>
 800c2d6:	f04f 0c00 	mov.w	ip, #0
 800c2da:	1ca2      	adds	r2, r4, #2
 800c2dc:	9219      	str	r2, [sp, #100]	@ 0x64
 800c2de:	78a2      	ldrb	r2, [r4, #2]
 800c2e0:	e785      	b.n	800c1ee <_strtod_l+0x18e>
 800c2e2:	f04f 0c01 	mov.w	ip, #1
 800c2e6:	e7f8      	b.n	800c2da <_strtod_l+0x27a>
 800c2e8:	08011188 	.word	0x08011188
 800c2ec:	7ff00000 	.word	0x7ff00000
 800c2f0:	08011170 	.word	0x08011170
 800c2f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c2f6:	1c51      	adds	r1, r2, #1
 800c2f8:	9119      	str	r1, [sp, #100]	@ 0x64
 800c2fa:	7852      	ldrb	r2, [r2, #1]
 800c2fc:	2a30      	cmp	r2, #48	@ 0x30
 800c2fe:	d0f9      	beq.n	800c2f4 <_strtod_l+0x294>
 800c300:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c304:	2908      	cmp	r1, #8
 800c306:	f63f af78 	bhi.w	800c1fa <_strtod_l+0x19a>
 800c30a:	f04f 080a 	mov.w	r8, #10
 800c30e:	3a30      	subs	r2, #48	@ 0x30
 800c310:	920e      	str	r2, [sp, #56]	@ 0x38
 800c312:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c314:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c316:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c318:	1c56      	adds	r6, r2, #1
 800c31a:	9619      	str	r6, [sp, #100]	@ 0x64
 800c31c:	7852      	ldrb	r2, [r2, #1]
 800c31e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c322:	f1be 0f09 	cmp.w	lr, #9
 800c326:	d939      	bls.n	800c39c <_strtod_l+0x33c>
 800c328:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c32a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c32e:	1a76      	subs	r6, r6, r1
 800c330:	2e08      	cmp	r6, #8
 800c332:	dc03      	bgt.n	800c33c <_strtod_l+0x2dc>
 800c334:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c336:	4588      	cmp	r8, r1
 800c338:	bfa8      	it	ge
 800c33a:	4688      	movge	r8, r1
 800c33c:	f1bc 0f00 	cmp.w	ip, #0
 800c340:	d001      	beq.n	800c346 <_strtod_l+0x2e6>
 800c342:	f1c8 0800 	rsb	r8, r8, #0
 800c346:	2d00      	cmp	r5, #0
 800c348:	d14e      	bne.n	800c3e8 <_strtod_l+0x388>
 800c34a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c34c:	4308      	orrs	r0, r1
 800c34e:	f47f aec0 	bne.w	800c0d2 <_strtod_l+0x72>
 800c352:	2b00      	cmp	r3, #0
 800c354:	f47f aed6 	bne.w	800c104 <_strtod_l+0xa4>
 800c358:	2a69      	cmp	r2, #105	@ 0x69
 800c35a:	d028      	beq.n	800c3ae <_strtod_l+0x34e>
 800c35c:	dc25      	bgt.n	800c3aa <_strtod_l+0x34a>
 800c35e:	2a49      	cmp	r2, #73	@ 0x49
 800c360:	d025      	beq.n	800c3ae <_strtod_l+0x34e>
 800c362:	2a4e      	cmp	r2, #78	@ 0x4e
 800c364:	f47f aece 	bne.w	800c104 <_strtod_l+0xa4>
 800c368:	499a      	ldr	r1, [pc, #616]	@ (800c5d4 <_strtod_l+0x574>)
 800c36a:	a819      	add	r0, sp, #100	@ 0x64
 800c36c:	f001 fbb2 	bl	800dad4 <__match>
 800c370:	2800      	cmp	r0, #0
 800c372:	f43f aec7 	beq.w	800c104 <_strtod_l+0xa4>
 800c376:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c378:	781b      	ldrb	r3, [r3, #0]
 800c37a:	2b28      	cmp	r3, #40	@ 0x28
 800c37c:	d12e      	bne.n	800c3dc <_strtod_l+0x37c>
 800c37e:	4996      	ldr	r1, [pc, #600]	@ (800c5d8 <_strtod_l+0x578>)
 800c380:	aa1c      	add	r2, sp, #112	@ 0x70
 800c382:	a819      	add	r0, sp, #100	@ 0x64
 800c384:	f001 fbba 	bl	800dafc <__hexnan>
 800c388:	2805      	cmp	r0, #5
 800c38a:	d127      	bne.n	800c3dc <_strtod_l+0x37c>
 800c38c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c38e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c392:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c396:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c39a:	e69a      	b.n	800c0d2 <_strtod_l+0x72>
 800c39c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c39e:	fb08 2101 	mla	r1, r8, r1, r2
 800c3a2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c3a6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c3a8:	e7b5      	b.n	800c316 <_strtod_l+0x2b6>
 800c3aa:	2a6e      	cmp	r2, #110	@ 0x6e
 800c3ac:	e7da      	b.n	800c364 <_strtod_l+0x304>
 800c3ae:	498b      	ldr	r1, [pc, #556]	@ (800c5dc <_strtod_l+0x57c>)
 800c3b0:	a819      	add	r0, sp, #100	@ 0x64
 800c3b2:	f001 fb8f 	bl	800dad4 <__match>
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	f43f aea4 	beq.w	800c104 <_strtod_l+0xa4>
 800c3bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3be:	4988      	ldr	r1, [pc, #544]	@ (800c5e0 <_strtod_l+0x580>)
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	a819      	add	r0, sp, #100	@ 0x64
 800c3c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3c6:	f001 fb85 	bl	800dad4 <__match>
 800c3ca:	b910      	cbnz	r0, 800c3d2 <_strtod_l+0x372>
 800c3cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c3ce:	3301      	adds	r3, #1
 800c3d0:	9319      	str	r3, [sp, #100]	@ 0x64
 800c3d2:	f04f 0a00 	mov.w	sl, #0
 800c3d6:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800c5e4 <_strtod_l+0x584>
 800c3da:	e67a      	b.n	800c0d2 <_strtod_l+0x72>
 800c3dc:	4882      	ldr	r0, [pc, #520]	@ (800c5e8 <_strtod_l+0x588>)
 800c3de:	f001 f8b7 	bl	800d550 <nan>
 800c3e2:	4682      	mov	sl, r0
 800c3e4:	468b      	mov	fp, r1
 800c3e6:	e674      	b.n	800c0d2 <_strtod_l+0x72>
 800c3e8:	eba8 0309 	sub.w	r3, r8, r9
 800c3ec:	2f00      	cmp	r7, #0
 800c3ee:	bf08      	it	eq
 800c3f0:	462f      	moveq	r7, r5
 800c3f2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c3f4:	2d10      	cmp	r5, #16
 800c3f6:	462c      	mov	r4, r5
 800c3f8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3fa:	bfa8      	it	ge
 800c3fc:	2410      	movge	r4, #16
 800c3fe:	f7f4 f911 	bl	8000624 <__aeabi_ui2d>
 800c402:	2d09      	cmp	r5, #9
 800c404:	4682      	mov	sl, r0
 800c406:	468b      	mov	fp, r1
 800c408:	dc11      	bgt.n	800c42e <_strtod_l+0x3ce>
 800c40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	f43f ae60 	beq.w	800c0d2 <_strtod_l+0x72>
 800c412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c414:	dd76      	ble.n	800c504 <_strtod_l+0x4a4>
 800c416:	2b16      	cmp	r3, #22
 800c418:	dc5d      	bgt.n	800c4d6 <_strtod_l+0x476>
 800c41a:	4974      	ldr	r1, [pc, #464]	@ (800c5ec <_strtod_l+0x58c>)
 800c41c:	4652      	mov	r2, sl
 800c41e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c422:	465b      	mov	r3, fp
 800c424:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c428:	f7f4 f976 	bl	8000718 <__aeabi_dmul>
 800c42c:	e7d9      	b.n	800c3e2 <_strtod_l+0x382>
 800c42e:	4b6f      	ldr	r3, [pc, #444]	@ (800c5ec <_strtod_l+0x58c>)
 800c430:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c434:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c438:	f7f4 f96e 	bl	8000718 <__aeabi_dmul>
 800c43c:	4682      	mov	sl, r0
 800c43e:	9808      	ldr	r0, [sp, #32]
 800c440:	468b      	mov	fp, r1
 800c442:	f7f4 f8ef 	bl	8000624 <__aeabi_ui2d>
 800c446:	4602      	mov	r2, r0
 800c448:	460b      	mov	r3, r1
 800c44a:	4650      	mov	r0, sl
 800c44c:	4659      	mov	r1, fp
 800c44e:	f7f3 ffad 	bl	80003ac <__adddf3>
 800c452:	2d0f      	cmp	r5, #15
 800c454:	4682      	mov	sl, r0
 800c456:	468b      	mov	fp, r1
 800c458:	ddd7      	ble.n	800c40a <_strtod_l+0x3aa>
 800c45a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c45c:	1b2c      	subs	r4, r5, r4
 800c45e:	441c      	add	r4, r3
 800c460:	2c00      	cmp	r4, #0
 800c462:	f340 8096 	ble.w	800c592 <_strtod_l+0x532>
 800c466:	f014 030f 	ands.w	r3, r4, #15
 800c46a:	d00a      	beq.n	800c482 <_strtod_l+0x422>
 800c46c:	495f      	ldr	r1, [pc, #380]	@ (800c5ec <_strtod_l+0x58c>)
 800c46e:	4652      	mov	r2, sl
 800c470:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c474:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c478:	465b      	mov	r3, fp
 800c47a:	f7f4 f94d 	bl	8000718 <__aeabi_dmul>
 800c47e:	4682      	mov	sl, r0
 800c480:	468b      	mov	fp, r1
 800c482:	f034 040f 	bics.w	r4, r4, #15
 800c486:	d073      	beq.n	800c570 <_strtod_l+0x510>
 800c488:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c48c:	dd48      	ble.n	800c520 <_strtod_l+0x4c0>
 800c48e:	2400      	movs	r4, #0
 800c490:	46a0      	mov	r8, r4
 800c492:	46a1      	mov	r9, r4
 800c494:	940a      	str	r4, [sp, #40]	@ 0x28
 800c496:	2322      	movs	r3, #34	@ 0x22
 800c498:	f04f 0a00 	mov.w	sl, #0
 800c49c:	9a05      	ldr	r2, [sp, #20]
 800c49e:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800c5e4 <_strtod_l+0x584>
 800c4a2:	6013      	str	r3, [r2, #0]
 800c4a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	f43f ae13 	beq.w	800c0d2 <_strtod_l+0x72>
 800c4ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c4ae:	9805      	ldr	r0, [sp, #20]
 800c4b0:	f7ff f94c 	bl	800b74c <_Bfree>
 800c4b4:	4649      	mov	r1, r9
 800c4b6:	9805      	ldr	r0, [sp, #20]
 800c4b8:	f7ff f948 	bl	800b74c <_Bfree>
 800c4bc:	4641      	mov	r1, r8
 800c4be:	9805      	ldr	r0, [sp, #20]
 800c4c0:	f7ff f944 	bl	800b74c <_Bfree>
 800c4c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c4c6:	9805      	ldr	r0, [sp, #20]
 800c4c8:	f7ff f940 	bl	800b74c <_Bfree>
 800c4cc:	4621      	mov	r1, r4
 800c4ce:	9805      	ldr	r0, [sp, #20]
 800c4d0:	f7ff f93c 	bl	800b74c <_Bfree>
 800c4d4:	e5fd      	b.n	800c0d2 <_strtod_l+0x72>
 800c4d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c4d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	dbbc      	blt.n	800c45a <_strtod_l+0x3fa>
 800c4e0:	4c42      	ldr	r4, [pc, #264]	@ (800c5ec <_strtod_l+0x58c>)
 800c4e2:	f1c5 050f 	rsb	r5, r5, #15
 800c4e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c4ea:	4652      	mov	r2, sl
 800c4ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4f0:	465b      	mov	r3, fp
 800c4f2:	f7f4 f911 	bl	8000718 <__aeabi_dmul>
 800c4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4f8:	1b5d      	subs	r5, r3, r5
 800c4fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c4fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c502:	e791      	b.n	800c428 <_strtod_l+0x3c8>
 800c504:	3316      	adds	r3, #22
 800c506:	dba8      	blt.n	800c45a <_strtod_l+0x3fa>
 800c508:	4b38      	ldr	r3, [pc, #224]	@ (800c5ec <_strtod_l+0x58c>)
 800c50a:	eba9 0808 	sub.w	r8, r9, r8
 800c50e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c512:	4650      	mov	r0, sl
 800c514:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c518:	4659      	mov	r1, fp
 800c51a:	f7f4 fa27 	bl	800096c <__aeabi_ddiv>
 800c51e:	e760      	b.n	800c3e2 <_strtod_l+0x382>
 800c520:	4b33      	ldr	r3, [pc, #204]	@ (800c5f0 <_strtod_l+0x590>)
 800c522:	4650      	mov	r0, sl
 800c524:	9308      	str	r3, [sp, #32]
 800c526:	2300      	movs	r3, #0
 800c528:	4659      	mov	r1, fp
 800c52a:	461e      	mov	r6, r3
 800c52c:	1124      	asrs	r4, r4, #4
 800c52e:	2c01      	cmp	r4, #1
 800c530:	dc21      	bgt.n	800c576 <_strtod_l+0x516>
 800c532:	b10b      	cbz	r3, 800c538 <_strtod_l+0x4d8>
 800c534:	4682      	mov	sl, r0
 800c536:	468b      	mov	fp, r1
 800c538:	492d      	ldr	r1, [pc, #180]	@ (800c5f0 <_strtod_l+0x590>)
 800c53a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c53e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c542:	4652      	mov	r2, sl
 800c544:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c548:	465b      	mov	r3, fp
 800c54a:	f7f4 f8e5 	bl	8000718 <__aeabi_dmul>
 800c54e:	4b25      	ldr	r3, [pc, #148]	@ (800c5e4 <_strtod_l+0x584>)
 800c550:	460a      	mov	r2, r1
 800c552:	400b      	ands	r3, r1
 800c554:	4927      	ldr	r1, [pc, #156]	@ (800c5f4 <_strtod_l+0x594>)
 800c556:	4682      	mov	sl, r0
 800c558:	428b      	cmp	r3, r1
 800c55a:	d898      	bhi.n	800c48e <_strtod_l+0x42e>
 800c55c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c560:	428b      	cmp	r3, r1
 800c562:	bf86      	itte	hi
 800c564:	f04f 3aff 	movhi.w	sl, #4294967295
 800c568:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c5f8 <_strtod_l+0x598>
 800c56c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c570:	2300      	movs	r3, #0
 800c572:	9308      	str	r3, [sp, #32]
 800c574:	e07a      	b.n	800c66c <_strtod_l+0x60c>
 800c576:	07e2      	lsls	r2, r4, #31
 800c578:	d505      	bpl.n	800c586 <_strtod_l+0x526>
 800c57a:	9b08      	ldr	r3, [sp, #32]
 800c57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c580:	f7f4 f8ca 	bl	8000718 <__aeabi_dmul>
 800c584:	2301      	movs	r3, #1
 800c586:	9a08      	ldr	r2, [sp, #32]
 800c588:	3601      	adds	r6, #1
 800c58a:	3208      	adds	r2, #8
 800c58c:	1064      	asrs	r4, r4, #1
 800c58e:	9208      	str	r2, [sp, #32]
 800c590:	e7cd      	b.n	800c52e <_strtod_l+0x4ce>
 800c592:	d0ed      	beq.n	800c570 <_strtod_l+0x510>
 800c594:	4264      	negs	r4, r4
 800c596:	f014 020f 	ands.w	r2, r4, #15
 800c59a:	d00a      	beq.n	800c5b2 <_strtod_l+0x552>
 800c59c:	4b13      	ldr	r3, [pc, #76]	@ (800c5ec <_strtod_l+0x58c>)
 800c59e:	4650      	mov	r0, sl
 800c5a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5a4:	4659      	mov	r1, fp
 800c5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5aa:	f7f4 f9df 	bl	800096c <__aeabi_ddiv>
 800c5ae:	4682      	mov	sl, r0
 800c5b0:	468b      	mov	fp, r1
 800c5b2:	1124      	asrs	r4, r4, #4
 800c5b4:	d0dc      	beq.n	800c570 <_strtod_l+0x510>
 800c5b6:	2c1f      	cmp	r4, #31
 800c5b8:	dd20      	ble.n	800c5fc <_strtod_l+0x59c>
 800c5ba:	2400      	movs	r4, #0
 800c5bc:	46a0      	mov	r8, r4
 800c5be:	46a1      	mov	r9, r4
 800c5c0:	940a      	str	r4, [sp, #40]	@ 0x28
 800c5c2:	2322      	movs	r3, #34	@ 0x22
 800c5c4:	9a05      	ldr	r2, [sp, #20]
 800c5c6:	f04f 0a00 	mov.w	sl, #0
 800c5ca:	f04f 0b00 	mov.w	fp, #0
 800c5ce:	6013      	str	r3, [r2, #0]
 800c5d0:	e768      	b.n	800c4a4 <_strtod_l+0x444>
 800c5d2:	bf00      	nop
 800c5d4:	08010f5b 	.word	0x08010f5b
 800c5d8:	08011174 	.word	0x08011174
 800c5dc:	08010f53 	.word	0x08010f53
 800c5e0:	08010f8a 	.word	0x08010f8a
 800c5e4:	7ff00000 	.word	0x7ff00000
 800c5e8:	0801131d 	.word	0x0801131d
 800c5ec:	080110a8 	.word	0x080110a8
 800c5f0:	08011080 	.word	0x08011080
 800c5f4:	7ca00000 	.word	0x7ca00000
 800c5f8:	7fefffff 	.word	0x7fefffff
 800c5fc:	f014 0310 	ands.w	r3, r4, #16
 800c600:	bf18      	it	ne
 800c602:	236a      	movne	r3, #106	@ 0x6a
 800c604:	4650      	mov	r0, sl
 800c606:	9308      	str	r3, [sp, #32]
 800c608:	4659      	mov	r1, fp
 800c60a:	2300      	movs	r3, #0
 800c60c:	4ea9      	ldr	r6, [pc, #676]	@ (800c8b4 <_strtod_l+0x854>)
 800c60e:	07e2      	lsls	r2, r4, #31
 800c610:	d504      	bpl.n	800c61c <_strtod_l+0x5bc>
 800c612:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c616:	f7f4 f87f 	bl	8000718 <__aeabi_dmul>
 800c61a:	2301      	movs	r3, #1
 800c61c:	1064      	asrs	r4, r4, #1
 800c61e:	f106 0608 	add.w	r6, r6, #8
 800c622:	d1f4      	bne.n	800c60e <_strtod_l+0x5ae>
 800c624:	b10b      	cbz	r3, 800c62a <_strtod_l+0x5ca>
 800c626:	4682      	mov	sl, r0
 800c628:	468b      	mov	fp, r1
 800c62a:	9b08      	ldr	r3, [sp, #32]
 800c62c:	b1b3      	cbz	r3, 800c65c <_strtod_l+0x5fc>
 800c62e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c632:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c636:	2b00      	cmp	r3, #0
 800c638:	4659      	mov	r1, fp
 800c63a:	dd0f      	ble.n	800c65c <_strtod_l+0x5fc>
 800c63c:	2b1f      	cmp	r3, #31
 800c63e:	dd57      	ble.n	800c6f0 <_strtod_l+0x690>
 800c640:	2b34      	cmp	r3, #52	@ 0x34
 800c642:	bfd8      	it	le
 800c644:	f04f 33ff 	movle.w	r3, #4294967295
 800c648:	f04f 0a00 	mov.w	sl, #0
 800c64c:	bfcf      	iteee	gt
 800c64e:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c652:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c656:	4093      	lslle	r3, r2
 800c658:	ea03 0b01 	andle.w	fp, r3, r1
 800c65c:	2200      	movs	r2, #0
 800c65e:	2300      	movs	r3, #0
 800c660:	4650      	mov	r0, sl
 800c662:	4659      	mov	r1, fp
 800c664:	f7f4 fac0 	bl	8000be8 <__aeabi_dcmpeq>
 800c668:	2800      	cmp	r0, #0
 800c66a:	d1a6      	bne.n	800c5ba <_strtod_l+0x55a>
 800c66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c66e:	463a      	mov	r2, r7
 800c670:	9300      	str	r3, [sp, #0]
 800c672:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c674:	462b      	mov	r3, r5
 800c676:	9805      	ldr	r0, [sp, #20]
 800c678:	f7ff f8d0 	bl	800b81c <__s2b>
 800c67c:	900a      	str	r0, [sp, #40]	@ 0x28
 800c67e:	2800      	cmp	r0, #0
 800c680:	f43f af05 	beq.w	800c48e <_strtod_l+0x42e>
 800c684:	2400      	movs	r4, #0
 800c686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c688:	eba9 0308 	sub.w	r3, r9, r8
 800c68c:	2a00      	cmp	r2, #0
 800c68e:	bfa8      	it	ge
 800c690:	2300      	movge	r3, #0
 800c692:	46a0      	mov	r8, r4
 800c694:	9312      	str	r3, [sp, #72]	@ 0x48
 800c696:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c69a:	9316      	str	r3, [sp, #88]	@ 0x58
 800c69c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c69e:	9805      	ldr	r0, [sp, #20]
 800c6a0:	6859      	ldr	r1, [r3, #4]
 800c6a2:	f7ff f813 	bl	800b6cc <_Balloc>
 800c6a6:	4681      	mov	r9, r0
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	f43f aef4 	beq.w	800c496 <_strtod_l+0x436>
 800c6ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c6b0:	300c      	adds	r0, #12
 800c6b2:	691a      	ldr	r2, [r3, #16]
 800c6b4:	f103 010c 	add.w	r1, r3, #12
 800c6b8:	3202      	adds	r2, #2
 800c6ba:	0092      	lsls	r2, r2, #2
 800c6bc:	f000 ff3a 	bl	800d534 <memcpy>
 800c6c0:	ab1c      	add	r3, sp, #112	@ 0x70
 800c6c2:	9301      	str	r3, [sp, #4]
 800c6c4:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c6c6:	9300      	str	r3, [sp, #0]
 800c6c8:	4652      	mov	r2, sl
 800c6ca:	465b      	mov	r3, fp
 800c6cc:	9805      	ldr	r0, [sp, #20]
 800c6ce:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c6d2:	f7ff fbd5 	bl	800be80 <__d2b>
 800c6d6:	901a      	str	r0, [sp, #104]	@ 0x68
 800c6d8:	2800      	cmp	r0, #0
 800c6da:	f43f aedc 	beq.w	800c496 <_strtod_l+0x436>
 800c6de:	2101      	movs	r1, #1
 800c6e0:	9805      	ldr	r0, [sp, #20]
 800c6e2:	f7ff f931 	bl	800b948 <__i2b>
 800c6e6:	4680      	mov	r8, r0
 800c6e8:	b948      	cbnz	r0, 800c6fe <_strtod_l+0x69e>
 800c6ea:	f04f 0800 	mov.w	r8, #0
 800c6ee:	e6d2      	b.n	800c496 <_strtod_l+0x436>
 800c6f0:	f04f 32ff 	mov.w	r2, #4294967295
 800c6f4:	fa02 f303 	lsl.w	r3, r2, r3
 800c6f8:	ea03 0a0a 	and.w	sl, r3, sl
 800c6fc:	e7ae      	b.n	800c65c <_strtod_l+0x5fc>
 800c6fe:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c700:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c702:	2d00      	cmp	r5, #0
 800c704:	bfab      	itete	ge
 800c706:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c708:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c70a:	18ef      	addge	r7, r5, r3
 800c70c:	1b5e      	sublt	r6, r3, r5
 800c70e:	9b08      	ldr	r3, [sp, #32]
 800c710:	bfa8      	it	ge
 800c712:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c714:	eba5 0503 	sub.w	r5, r5, r3
 800c718:	4415      	add	r5, r2
 800c71a:	4b67      	ldr	r3, [pc, #412]	@ (800c8b8 <_strtod_l+0x858>)
 800c71c:	f105 35ff 	add.w	r5, r5, #4294967295
 800c720:	bfb8      	it	lt
 800c722:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c724:	429d      	cmp	r5, r3
 800c726:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c72a:	da50      	bge.n	800c7ce <_strtod_l+0x76e>
 800c72c:	1b5b      	subs	r3, r3, r5
 800c72e:	2b1f      	cmp	r3, #31
 800c730:	f04f 0101 	mov.w	r1, #1
 800c734:	eba2 0203 	sub.w	r2, r2, r3
 800c738:	dc3d      	bgt.n	800c7b6 <_strtod_l+0x756>
 800c73a:	fa01 f303 	lsl.w	r3, r1, r3
 800c73e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c740:	2300      	movs	r3, #0
 800c742:	9310      	str	r3, [sp, #64]	@ 0x40
 800c744:	18bd      	adds	r5, r7, r2
 800c746:	9b08      	ldr	r3, [sp, #32]
 800c748:	42af      	cmp	r7, r5
 800c74a:	4416      	add	r6, r2
 800c74c:	441e      	add	r6, r3
 800c74e:	463b      	mov	r3, r7
 800c750:	bfa8      	it	ge
 800c752:	462b      	movge	r3, r5
 800c754:	42b3      	cmp	r3, r6
 800c756:	bfa8      	it	ge
 800c758:	4633      	movge	r3, r6
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	bfc2      	ittt	gt
 800c75e:	1aed      	subgt	r5, r5, r3
 800c760:	1af6      	subgt	r6, r6, r3
 800c762:	1aff      	subgt	r7, r7, r3
 800c764:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c766:	2b00      	cmp	r3, #0
 800c768:	dd16      	ble.n	800c798 <_strtod_l+0x738>
 800c76a:	4641      	mov	r1, r8
 800c76c:	461a      	mov	r2, r3
 800c76e:	9805      	ldr	r0, [sp, #20]
 800c770:	f7ff f9a8 	bl	800bac4 <__pow5mult>
 800c774:	4680      	mov	r8, r0
 800c776:	2800      	cmp	r0, #0
 800c778:	d0b7      	beq.n	800c6ea <_strtod_l+0x68a>
 800c77a:	4601      	mov	r1, r0
 800c77c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c77e:	9805      	ldr	r0, [sp, #20]
 800c780:	f7ff f8f8 	bl	800b974 <__multiply>
 800c784:	900e      	str	r0, [sp, #56]	@ 0x38
 800c786:	2800      	cmp	r0, #0
 800c788:	f43f ae85 	beq.w	800c496 <_strtod_l+0x436>
 800c78c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c78e:	9805      	ldr	r0, [sp, #20]
 800c790:	f7fe ffdc 	bl	800b74c <_Bfree>
 800c794:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c796:	931a      	str	r3, [sp, #104]	@ 0x68
 800c798:	2d00      	cmp	r5, #0
 800c79a:	dc1d      	bgt.n	800c7d8 <_strtod_l+0x778>
 800c79c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	dd23      	ble.n	800c7ea <_strtod_l+0x78a>
 800c7a2:	4649      	mov	r1, r9
 800c7a4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800c7a6:	9805      	ldr	r0, [sp, #20]
 800c7a8:	f7ff f98c 	bl	800bac4 <__pow5mult>
 800c7ac:	4681      	mov	r9, r0
 800c7ae:	b9e0      	cbnz	r0, 800c7ea <_strtod_l+0x78a>
 800c7b0:	f04f 0900 	mov.w	r9, #0
 800c7b4:	e66f      	b.n	800c496 <_strtod_l+0x436>
 800c7b6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800c7ba:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800c7be:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800c7c2:	35e2      	adds	r5, #226	@ 0xe2
 800c7c4:	fa01 f305 	lsl.w	r3, r1, r5
 800c7c8:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7ca:	9113      	str	r1, [sp, #76]	@ 0x4c
 800c7cc:	e7ba      	b.n	800c744 <_strtod_l+0x6e4>
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7d2:	2301      	movs	r3, #1
 800c7d4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7d6:	e7b5      	b.n	800c744 <_strtod_l+0x6e4>
 800c7d8:	462a      	mov	r2, r5
 800c7da:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c7dc:	9805      	ldr	r0, [sp, #20]
 800c7de:	f7ff f9cb 	bl	800bb78 <__lshift>
 800c7e2:	901a      	str	r0, [sp, #104]	@ 0x68
 800c7e4:	2800      	cmp	r0, #0
 800c7e6:	d1d9      	bne.n	800c79c <_strtod_l+0x73c>
 800c7e8:	e655      	b.n	800c496 <_strtod_l+0x436>
 800c7ea:	2e00      	cmp	r6, #0
 800c7ec:	dd07      	ble.n	800c7fe <_strtod_l+0x79e>
 800c7ee:	4649      	mov	r1, r9
 800c7f0:	4632      	mov	r2, r6
 800c7f2:	9805      	ldr	r0, [sp, #20]
 800c7f4:	f7ff f9c0 	bl	800bb78 <__lshift>
 800c7f8:	4681      	mov	r9, r0
 800c7fa:	2800      	cmp	r0, #0
 800c7fc:	d0d8      	beq.n	800c7b0 <_strtod_l+0x750>
 800c7fe:	2f00      	cmp	r7, #0
 800c800:	dd08      	ble.n	800c814 <_strtod_l+0x7b4>
 800c802:	4641      	mov	r1, r8
 800c804:	463a      	mov	r2, r7
 800c806:	9805      	ldr	r0, [sp, #20]
 800c808:	f7ff f9b6 	bl	800bb78 <__lshift>
 800c80c:	4680      	mov	r8, r0
 800c80e:	2800      	cmp	r0, #0
 800c810:	f43f ae41 	beq.w	800c496 <_strtod_l+0x436>
 800c814:	464a      	mov	r2, r9
 800c816:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c818:	9805      	ldr	r0, [sp, #20]
 800c81a:	f7ff fa35 	bl	800bc88 <__mdiff>
 800c81e:	4604      	mov	r4, r0
 800c820:	2800      	cmp	r0, #0
 800c822:	f43f ae38 	beq.w	800c496 <_strtod_l+0x436>
 800c826:	68c3      	ldr	r3, [r0, #12]
 800c828:	4641      	mov	r1, r8
 800c82a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c82c:	2300      	movs	r3, #0
 800c82e:	60c3      	str	r3, [r0, #12]
 800c830:	f7ff fa0e 	bl	800bc50 <__mcmp>
 800c834:	2800      	cmp	r0, #0
 800c836:	da45      	bge.n	800c8c4 <_strtod_l+0x864>
 800c838:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c83a:	ea53 030a 	orrs.w	r3, r3, sl
 800c83e:	d16b      	bne.n	800c918 <_strtod_l+0x8b8>
 800c840:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c844:	2b00      	cmp	r3, #0
 800c846:	d167      	bne.n	800c918 <_strtod_l+0x8b8>
 800c848:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c84c:	0d1b      	lsrs	r3, r3, #20
 800c84e:	051b      	lsls	r3, r3, #20
 800c850:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c854:	d960      	bls.n	800c918 <_strtod_l+0x8b8>
 800c856:	6963      	ldr	r3, [r4, #20]
 800c858:	b913      	cbnz	r3, 800c860 <_strtod_l+0x800>
 800c85a:	6923      	ldr	r3, [r4, #16]
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	dd5b      	ble.n	800c918 <_strtod_l+0x8b8>
 800c860:	4621      	mov	r1, r4
 800c862:	2201      	movs	r2, #1
 800c864:	9805      	ldr	r0, [sp, #20]
 800c866:	f7ff f987 	bl	800bb78 <__lshift>
 800c86a:	4641      	mov	r1, r8
 800c86c:	4604      	mov	r4, r0
 800c86e:	f7ff f9ef 	bl	800bc50 <__mcmp>
 800c872:	2800      	cmp	r0, #0
 800c874:	dd50      	ble.n	800c918 <_strtod_l+0x8b8>
 800c876:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c87a:	9a08      	ldr	r2, [sp, #32]
 800c87c:	0d1b      	lsrs	r3, r3, #20
 800c87e:	051b      	lsls	r3, r3, #20
 800c880:	2a00      	cmp	r2, #0
 800c882:	d06a      	beq.n	800c95a <_strtod_l+0x8fa>
 800c884:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800c888:	d867      	bhi.n	800c95a <_strtod_l+0x8fa>
 800c88a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800c88e:	f67f ae98 	bls.w	800c5c2 <_strtod_l+0x562>
 800c892:	4650      	mov	r0, sl
 800c894:	4659      	mov	r1, fp
 800c896:	4b09      	ldr	r3, [pc, #36]	@ (800c8bc <_strtod_l+0x85c>)
 800c898:	2200      	movs	r2, #0
 800c89a:	f7f3 ff3d 	bl	8000718 <__aeabi_dmul>
 800c89e:	4b08      	ldr	r3, [pc, #32]	@ (800c8c0 <_strtod_l+0x860>)
 800c8a0:	4682      	mov	sl, r0
 800c8a2:	400b      	ands	r3, r1
 800c8a4:	468b      	mov	fp, r1
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	f47f ae00 	bne.w	800c4ac <_strtod_l+0x44c>
 800c8ac:	2322      	movs	r3, #34	@ 0x22
 800c8ae:	9a05      	ldr	r2, [sp, #20]
 800c8b0:	6013      	str	r3, [r2, #0]
 800c8b2:	e5fb      	b.n	800c4ac <_strtod_l+0x44c>
 800c8b4:	080111a0 	.word	0x080111a0
 800c8b8:	fffffc02 	.word	0xfffffc02
 800c8bc:	39500000 	.word	0x39500000
 800c8c0:	7ff00000 	.word	0x7ff00000
 800c8c4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800c8c8:	d165      	bne.n	800c996 <_strtod_l+0x936>
 800c8ca:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c8cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8d0:	b35a      	cbz	r2, 800c92a <_strtod_l+0x8ca>
 800c8d2:	4a99      	ldr	r2, [pc, #612]	@ (800cb38 <_strtod_l+0xad8>)
 800c8d4:	4293      	cmp	r3, r2
 800c8d6:	d12b      	bne.n	800c930 <_strtod_l+0x8d0>
 800c8d8:	9b08      	ldr	r3, [sp, #32]
 800c8da:	4651      	mov	r1, sl
 800c8dc:	b303      	cbz	r3, 800c920 <_strtod_l+0x8c0>
 800c8de:	465a      	mov	r2, fp
 800c8e0:	4b96      	ldr	r3, [pc, #600]	@ (800cb3c <_strtod_l+0xadc>)
 800c8e2:	4013      	ands	r3, r2
 800c8e4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c8e8:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ec:	d81b      	bhi.n	800c926 <_strtod_l+0x8c6>
 800c8ee:	0d1b      	lsrs	r3, r3, #20
 800c8f0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c8f4:	fa02 f303 	lsl.w	r3, r2, r3
 800c8f8:	4299      	cmp	r1, r3
 800c8fa:	d119      	bne.n	800c930 <_strtod_l+0x8d0>
 800c8fc:	4b90      	ldr	r3, [pc, #576]	@ (800cb40 <_strtod_l+0xae0>)
 800c8fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c900:	429a      	cmp	r2, r3
 800c902:	d102      	bne.n	800c90a <_strtod_l+0x8aa>
 800c904:	3101      	adds	r1, #1
 800c906:	f43f adc6 	beq.w	800c496 <_strtod_l+0x436>
 800c90a:	f04f 0a00 	mov.w	sl, #0
 800c90e:	4b8b      	ldr	r3, [pc, #556]	@ (800cb3c <_strtod_l+0xadc>)
 800c910:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c912:	401a      	ands	r2, r3
 800c914:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c918:	9b08      	ldr	r3, [sp, #32]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d1b9      	bne.n	800c892 <_strtod_l+0x832>
 800c91e:	e5c5      	b.n	800c4ac <_strtod_l+0x44c>
 800c920:	f04f 33ff 	mov.w	r3, #4294967295
 800c924:	e7e8      	b.n	800c8f8 <_strtod_l+0x898>
 800c926:	4613      	mov	r3, r2
 800c928:	e7e6      	b.n	800c8f8 <_strtod_l+0x898>
 800c92a:	ea53 030a 	orrs.w	r3, r3, sl
 800c92e:	d0a2      	beq.n	800c876 <_strtod_l+0x816>
 800c930:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c932:	b1db      	cbz	r3, 800c96c <_strtod_l+0x90c>
 800c934:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c936:	4213      	tst	r3, r2
 800c938:	d0ee      	beq.n	800c918 <_strtod_l+0x8b8>
 800c93a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c93c:	4650      	mov	r0, sl
 800c93e:	4659      	mov	r1, fp
 800c940:	9a08      	ldr	r2, [sp, #32]
 800c942:	b1bb      	cbz	r3, 800c974 <_strtod_l+0x914>
 800c944:	f7ff fb68 	bl	800c018 <sulp>
 800c948:	4602      	mov	r2, r0
 800c94a:	460b      	mov	r3, r1
 800c94c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c950:	f7f3 fd2c 	bl	80003ac <__adddf3>
 800c954:	4682      	mov	sl, r0
 800c956:	468b      	mov	fp, r1
 800c958:	e7de      	b.n	800c918 <_strtod_l+0x8b8>
 800c95a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c95e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c962:	f04f 3aff 	mov.w	sl, #4294967295
 800c966:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c96a:	e7d5      	b.n	800c918 <_strtod_l+0x8b8>
 800c96c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c96e:	ea13 0f0a 	tst.w	r3, sl
 800c972:	e7e1      	b.n	800c938 <_strtod_l+0x8d8>
 800c974:	f7ff fb50 	bl	800c018 <sulp>
 800c978:	4602      	mov	r2, r0
 800c97a:	460b      	mov	r3, r1
 800c97c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c980:	f7f3 fd12 	bl	80003a8 <__aeabi_dsub>
 800c984:	2200      	movs	r2, #0
 800c986:	2300      	movs	r3, #0
 800c988:	4682      	mov	sl, r0
 800c98a:	468b      	mov	fp, r1
 800c98c:	f7f4 f92c 	bl	8000be8 <__aeabi_dcmpeq>
 800c990:	2800      	cmp	r0, #0
 800c992:	d0c1      	beq.n	800c918 <_strtod_l+0x8b8>
 800c994:	e615      	b.n	800c5c2 <_strtod_l+0x562>
 800c996:	4641      	mov	r1, r8
 800c998:	4620      	mov	r0, r4
 800c99a:	f7ff fac9 	bl	800bf30 <__ratio>
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c9a4:	4606      	mov	r6, r0
 800c9a6:	460f      	mov	r7, r1
 800c9a8:	f7f4 f932 	bl	8000c10 <__aeabi_dcmple>
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	d06d      	beq.n	800ca8c <_strtod_l+0xa2c>
 800c9b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d178      	bne.n	800caa8 <_strtod_l+0xa48>
 800c9b6:	f1ba 0f00 	cmp.w	sl, #0
 800c9ba:	d156      	bne.n	800ca6a <_strtod_l+0xa0a>
 800c9bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d158      	bne.n	800ca78 <_strtod_l+0xa18>
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	4639      	mov	r1, r7
 800c9cc:	4b5d      	ldr	r3, [pc, #372]	@ (800cb44 <_strtod_l+0xae4>)
 800c9ce:	f7f4 f915 	bl	8000bfc <__aeabi_dcmplt>
 800c9d2:	2800      	cmp	r0, #0
 800c9d4:	d157      	bne.n	800ca86 <_strtod_l+0xa26>
 800c9d6:	4630      	mov	r0, r6
 800c9d8:	4639      	mov	r1, r7
 800c9da:	2200      	movs	r2, #0
 800c9dc:	4b5a      	ldr	r3, [pc, #360]	@ (800cb48 <_strtod_l+0xae8>)
 800c9de:	f7f3 fe9b 	bl	8000718 <__aeabi_dmul>
 800c9e2:	4606      	mov	r6, r0
 800c9e4:	460f      	mov	r7, r1
 800c9e6:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c9ea:	9606      	str	r6, [sp, #24]
 800c9ec:	9307      	str	r3, [sp, #28]
 800c9ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9f2:	4d52      	ldr	r5, [pc, #328]	@ (800cb3c <_strtod_l+0xadc>)
 800c9f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c9f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9fa:	401d      	ands	r5, r3
 800c9fc:	4b53      	ldr	r3, [pc, #332]	@ (800cb4c <_strtod_l+0xaec>)
 800c9fe:	429d      	cmp	r5, r3
 800ca00:	f040 80aa 	bne.w	800cb58 <_strtod_l+0xaf8>
 800ca04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca06:	4650      	mov	r0, sl
 800ca08:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ca0c:	4659      	mov	r1, fp
 800ca0e:	f7ff f9cf 	bl	800bdb0 <__ulp>
 800ca12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca16:	f7f3 fe7f 	bl	8000718 <__aeabi_dmul>
 800ca1a:	4652      	mov	r2, sl
 800ca1c:	465b      	mov	r3, fp
 800ca1e:	f7f3 fcc5 	bl	80003ac <__adddf3>
 800ca22:	460b      	mov	r3, r1
 800ca24:	4945      	ldr	r1, [pc, #276]	@ (800cb3c <_strtod_l+0xadc>)
 800ca26:	4a4a      	ldr	r2, [pc, #296]	@ (800cb50 <_strtod_l+0xaf0>)
 800ca28:	4019      	ands	r1, r3
 800ca2a:	4291      	cmp	r1, r2
 800ca2c:	4682      	mov	sl, r0
 800ca2e:	d942      	bls.n	800cab6 <_strtod_l+0xa56>
 800ca30:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ca32:	4b43      	ldr	r3, [pc, #268]	@ (800cb40 <_strtod_l+0xae0>)
 800ca34:	429a      	cmp	r2, r3
 800ca36:	d103      	bne.n	800ca40 <_strtod_l+0x9e0>
 800ca38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	f43f ad2b 	beq.w	800c496 <_strtod_l+0x436>
 800ca40:	f04f 3aff 	mov.w	sl, #4294967295
 800ca44:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 800cb40 <_strtod_l+0xae0>
 800ca48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca4a:	9805      	ldr	r0, [sp, #20]
 800ca4c:	f7fe fe7e 	bl	800b74c <_Bfree>
 800ca50:	4649      	mov	r1, r9
 800ca52:	9805      	ldr	r0, [sp, #20]
 800ca54:	f7fe fe7a 	bl	800b74c <_Bfree>
 800ca58:	4641      	mov	r1, r8
 800ca5a:	9805      	ldr	r0, [sp, #20]
 800ca5c:	f7fe fe76 	bl	800b74c <_Bfree>
 800ca60:	4621      	mov	r1, r4
 800ca62:	9805      	ldr	r0, [sp, #20]
 800ca64:	f7fe fe72 	bl	800b74c <_Bfree>
 800ca68:	e618      	b.n	800c69c <_strtod_l+0x63c>
 800ca6a:	f1ba 0f01 	cmp.w	sl, #1
 800ca6e:	d103      	bne.n	800ca78 <_strtod_l+0xa18>
 800ca70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f43f ada5 	beq.w	800c5c2 <_strtod_l+0x562>
 800ca78:	2200      	movs	r2, #0
 800ca7a:	4b36      	ldr	r3, [pc, #216]	@ (800cb54 <_strtod_l+0xaf4>)
 800ca7c:	2600      	movs	r6, #0
 800ca7e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ca82:	4f30      	ldr	r7, [pc, #192]	@ (800cb44 <_strtod_l+0xae4>)
 800ca84:	e7b3      	b.n	800c9ee <_strtod_l+0x98e>
 800ca86:	2600      	movs	r6, #0
 800ca88:	4f2f      	ldr	r7, [pc, #188]	@ (800cb48 <_strtod_l+0xae8>)
 800ca8a:	e7ac      	b.n	800c9e6 <_strtod_l+0x986>
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	4639      	mov	r1, r7
 800ca90:	4b2d      	ldr	r3, [pc, #180]	@ (800cb48 <_strtod_l+0xae8>)
 800ca92:	2200      	movs	r2, #0
 800ca94:	f7f3 fe40 	bl	8000718 <__aeabi_dmul>
 800ca98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	460f      	mov	r7, r1
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d0a1      	beq.n	800c9e6 <_strtod_l+0x986>
 800caa2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800caa6:	e7a2      	b.n	800c9ee <_strtod_l+0x98e>
 800caa8:	2200      	movs	r2, #0
 800caaa:	4b26      	ldr	r3, [pc, #152]	@ (800cb44 <_strtod_l+0xae4>)
 800caac:	4616      	mov	r6, r2
 800caae:	461f      	mov	r7, r3
 800cab0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cab4:	e79b      	b.n	800c9ee <_strtod_l+0x98e>
 800cab6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800caba:	9b08      	ldr	r3, [sp, #32]
 800cabc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d1c1      	bne.n	800ca48 <_strtod_l+0x9e8>
 800cac4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cac8:	0d1b      	lsrs	r3, r3, #20
 800caca:	051b      	lsls	r3, r3, #20
 800cacc:	429d      	cmp	r5, r3
 800cace:	d1bb      	bne.n	800ca48 <_strtod_l+0x9e8>
 800cad0:	4630      	mov	r0, r6
 800cad2:	4639      	mov	r1, r7
 800cad4:	f7f4 fb32 	bl	800113c <__aeabi_d2lz>
 800cad8:	f7f3 fdf0 	bl	80006bc <__aeabi_l2d>
 800cadc:	4602      	mov	r2, r0
 800cade:	460b      	mov	r3, r1
 800cae0:	4630      	mov	r0, r6
 800cae2:	4639      	mov	r1, r7
 800cae4:	f7f3 fc60 	bl	80003a8 <__aeabi_dsub>
 800cae8:	460b      	mov	r3, r1
 800caea:	4602      	mov	r2, r0
 800caec:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800caf0:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800caf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caf6:	ea46 060a 	orr.w	r6, r6, sl
 800cafa:	431e      	orrs	r6, r3
 800cafc:	d069      	beq.n	800cbd2 <_strtod_l+0xb72>
 800cafe:	a30a      	add	r3, pc, #40	@ (adr r3, 800cb28 <_strtod_l+0xac8>)
 800cb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb04:	f7f4 f87a 	bl	8000bfc <__aeabi_dcmplt>
 800cb08:	2800      	cmp	r0, #0
 800cb0a:	f47f accf 	bne.w	800c4ac <_strtod_l+0x44c>
 800cb0e:	a308      	add	r3, pc, #32	@ (adr r3, 800cb30 <_strtod_l+0xad0>)
 800cb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb18:	f7f4 f88e 	bl	8000c38 <__aeabi_dcmpgt>
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	d093      	beq.n	800ca48 <_strtod_l+0x9e8>
 800cb20:	e4c4      	b.n	800c4ac <_strtod_l+0x44c>
 800cb22:	bf00      	nop
 800cb24:	f3af 8000 	nop.w
 800cb28:	94a03595 	.word	0x94a03595
 800cb2c:	3fdfffff 	.word	0x3fdfffff
 800cb30:	35afe535 	.word	0x35afe535
 800cb34:	3fe00000 	.word	0x3fe00000
 800cb38:	000fffff 	.word	0x000fffff
 800cb3c:	7ff00000 	.word	0x7ff00000
 800cb40:	7fefffff 	.word	0x7fefffff
 800cb44:	3ff00000 	.word	0x3ff00000
 800cb48:	3fe00000 	.word	0x3fe00000
 800cb4c:	7fe00000 	.word	0x7fe00000
 800cb50:	7c9fffff 	.word	0x7c9fffff
 800cb54:	bff00000 	.word	0xbff00000
 800cb58:	9b08      	ldr	r3, [sp, #32]
 800cb5a:	b323      	cbz	r3, 800cba6 <_strtod_l+0xb46>
 800cb5c:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cb60:	d821      	bhi.n	800cba6 <_strtod_l+0xb46>
 800cb62:	a327      	add	r3, pc, #156	@ (adr r3, 800cc00 <_strtod_l+0xba0>)
 800cb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb68:	4630      	mov	r0, r6
 800cb6a:	4639      	mov	r1, r7
 800cb6c:	f7f4 f850 	bl	8000c10 <__aeabi_dcmple>
 800cb70:	b1a0      	cbz	r0, 800cb9c <_strtod_l+0xb3c>
 800cb72:	4639      	mov	r1, r7
 800cb74:	4630      	mov	r0, r6
 800cb76:	f7f4 f8a7 	bl	8000cc8 <__aeabi_d2uiz>
 800cb7a:	2801      	cmp	r0, #1
 800cb7c:	bf38      	it	cc
 800cb7e:	2001      	movcc	r0, #1
 800cb80:	f7f3 fd50 	bl	8000624 <__aeabi_ui2d>
 800cb84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb86:	4606      	mov	r6, r0
 800cb88:	460f      	mov	r7, r1
 800cb8a:	b9fb      	cbnz	r3, 800cbcc <_strtod_l+0xb6c>
 800cb8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cb90:	9014      	str	r0, [sp, #80]	@ 0x50
 800cb92:	9315      	str	r3, [sp, #84]	@ 0x54
 800cb94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cb98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cb9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb9e:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cba2:	1b5b      	subs	r3, r3, r5
 800cba4:	9311      	str	r3, [sp, #68]	@ 0x44
 800cba6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbaa:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cbae:	f7ff f8ff 	bl	800bdb0 <__ulp>
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	460b      	mov	r3, r1
 800cbb6:	4650      	mov	r0, sl
 800cbb8:	4659      	mov	r1, fp
 800cbba:	f7f3 fdad 	bl	8000718 <__aeabi_dmul>
 800cbbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cbc2:	f7f3 fbf3 	bl	80003ac <__adddf3>
 800cbc6:	4682      	mov	sl, r0
 800cbc8:	468b      	mov	fp, r1
 800cbca:	e776      	b.n	800caba <_strtod_l+0xa5a>
 800cbcc:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cbd0:	e7e0      	b.n	800cb94 <_strtod_l+0xb34>
 800cbd2:	a30d      	add	r3, pc, #52	@ (adr r3, 800cc08 <_strtod_l+0xba8>)
 800cbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd8:	f7f4 f810 	bl	8000bfc <__aeabi_dcmplt>
 800cbdc:	e79e      	b.n	800cb1c <_strtod_l+0xabc>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbe2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cbe4:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cbe6:	6013      	str	r3, [r2, #0]
 800cbe8:	f7ff ba77 	b.w	800c0da <_strtod_l+0x7a>
 800cbec:	2a65      	cmp	r2, #101	@ 0x65
 800cbee:	f43f ab6e 	beq.w	800c2ce <_strtod_l+0x26e>
 800cbf2:	2a45      	cmp	r2, #69	@ 0x45
 800cbf4:	f43f ab6b 	beq.w	800c2ce <_strtod_l+0x26e>
 800cbf8:	2301      	movs	r3, #1
 800cbfa:	f7ff bba6 	b.w	800c34a <_strtod_l+0x2ea>
 800cbfe:	bf00      	nop
 800cc00:	ffc00000 	.word	0xffc00000
 800cc04:	41dfffff 	.word	0x41dfffff
 800cc08:	94a03595 	.word	0x94a03595
 800cc0c:	3fcfffff 	.word	0x3fcfffff

0800cc10 <_strtod_r>:
 800cc10:	4b01      	ldr	r3, [pc, #4]	@ (800cc18 <_strtod_r+0x8>)
 800cc12:	f7ff ba25 	b.w	800c060 <_strtod_l>
 800cc16:	bf00      	nop
 800cc18:	20000070 	.word	0x20000070

0800cc1c <_strtol_l.constprop.0>:
 800cc1c:	2b24      	cmp	r3, #36	@ 0x24
 800cc1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc22:	4686      	mov	lr, r0
 800cc24:	4690      	mov	r8, r2
 800cc26:	d801      	bhi.n	800cc2c <_strtol_l.constprop.0+0x10>
 800cc28:	2b01      	cmp	r3, #1
 800cc2a:	d106      	bne.n	800cc3a <_strtol_l.constprop.0+0x1e>
 800cc2c:	f7fd fdbe 	bl	800a7ac <__errno>
 800cc30:	2316      	movs	r3, #22
 800cc32:	6003      	str	r3, [r0, #0]
 800cc34:	2000      	movs	r0, #0
 800cc36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc3a:	460d      	mov	r5, r1
 800cc3c:	4833      	ldr	r0, [pc, #204]	@ (800cd0c <_strtol_l.constprop.0+0xf0>)
 800cc3e:	462a      	mov	r2, r5
 800cc40:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc44:	5d06      	ldrb	r6, [r0, r4]
 800cc46:	f016 0608 	ands.w	r6, r6, #8
 800cc4a:	d1f8      	bne.n	800cc3e <_strtol_l.constprop.0+0x22>
 800cc4c:	2c2d      	cmp	r4, #45	@ 0x2d
 800cc4e:	d12d      	bne.n	800ccac <_strtol_l.constprop.0+0x90>
 800cc50:	2601      	movs	r6, #1
 800cc52:	782c      	ldrb	r4, [r5, #0]
 800cc54:	1c95      	adds	r5, r2, #2
 800cc56:	f033 0210 	bics.w	r2, r3, #16
 800cc5a:	d109      	bne.n	800cc70 <_strtol_l.constprop.0+0x54>
 800cc5c:	2c30      	cmp	r4, #48	@ 0x30
 800cc5e:	d12a      	bne.n	800ccb6 <_strtol_l.constprop.0+0x9a>
 800cc60:	782a      	ldrb	r2, [r5, #0]
 800cc62:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc66:	2a58      	cmp	r2, #88	@ 0x58
 800cc68:	d125      	bne.n	800ccb6 <_strtol_l.constprop.0+0x9a>
 800cc6a:	2310      	movs	r3, #16
 800cc6c:	786c      	ldrb	r4, [r5, #1]
 800cc6e:	3502      	adds	r5, #2
 800cc70:	2200      	movs	r2, #0
 800cc72:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc76:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cc7a:	fbbc f9f3 	udiv	r9, ip, r3
 800cc7e:	4610      	mov	r0, r2
 800cc80:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cc88:	2f09      	cmp	r7, #9
 800cc8a:	d81b      	bhi.n	800ccc4 <_strtol_l.constprop.0+0xa8>
 800cc8c:	463c      	mov	r4, r7
 800cc8e:	42a3      	cmp	r3, r4
 800cc90:	dd27      	ble.n	800cce2 <_strtol_l.constprop.0+0xc6>
 800cc92:	1c57      	adds	r7, r2, #1
 800cc94:	d007      	beq.n	800cca6 <_strtol_l.constprop.0+0x8a>
 800cc96:	4581      	cmp	r9, r0
 800cc98:	d320      	bcc.n	800ccdc <_strtol_l.constprop.0+0xc0>
 800cc9a:	d101      	bne.n	800cca0 <_strtol_l.constprop.0+0x84>
 800cc9c:	45a2      	cmp	sl, r4
 800cc9e:	db1d      	blt.n	800ccdc <_strtol_l.constprop.0+0xc0>
 800cca0:	2201      	movs	r2, #1
 800cca2:	fb00 4003 	mla	r0, r0, r3, r4
 800cca6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccaa:	e7eb      	b.n	800cc84 <_strtol_l.constprop.0+0x68>
 800ccac:	2c2b      	cmp	r4, #43	@ 0x2b
 800ccae:	bf04      	itt	eq
 800ccb0:	782c      	ldrbeq	r4, [r5, #0]
 800ccb2:	1c95      	addeq	r5, r2, #2
 800ccb4:	e7cf      	b.n	800cc56 <_strtol_l.constprop.0+0x3a>
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d1da      	bne.n	800cc70 <_strtol_l.constprop.0+0x54>
 800ccba:	2c30      	cmp	r4, #48	@ 0x30
 800ccbc:	bf0c      	ite	eq
 800ccbe:	2308      	moveq	r3, #8
 800ccc0:	230a      	movne	r3, #10
 800ccc2:	e7d5      	b.n	800cc70 <_strtol_l.constprop.0+0x54>
 800ccc4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ccc8:	2f19      	cmp	r7, #25
 800ccca:	d801      	bhi.n	800ccd0 <_strtol_l.constprop.0+0xb4>
 800cccc:	3c37      	subs	r4, #55	@ 0x37
 800ccce:	e7de      	b.n	800cc8e <_strtol_l.constprop.0+0x72>
 800ccd0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ccd4:	2f19      	cmp	r7, #25
 800ccd6:	d804      	bhi.n	800cce2 <_strtol_l.constprop.0+0xc6>
 800ccd8:	3c57      	subs	r4, #87	@ 0x57
 800ccda:	e7d8      	b.n	800cc8e <_strtol_l.constprop.0+0x72>
 800ccdc:	f04f 32ff 	mov.w	r2, #4294967295
 800cce0:	e7e1      	b.n	800cca6 <_strtol_l.constprop.0+0x8a>
 800cce2:	1c53      	adds	r3, r2, #1
 800cce4:	d108      	bne.n	800ccf8 <_strtol_l.constprop.0+0xdc>
 800cce6:	2322      	movs	r3, #34	@ 0x22
 800cce8:	4660      	mov	r0, ip
 800ccea:	f8ce 3000 	str.w	r3, [lr]
 800ccee:	f1b8 0f00 	cmp.w	r8, #0
 800ccf2:	d0a0      	beq.n	800cc36 <_strtol_l.constprop.0+0x1a>
 800ccf4:	1e69      	subs	r1, r5, #1
 800ccf6:	e006      	b.n	800cd06 <_strtol_l.constprop.0+0xea>
 800ccf8:	b106      	cbz	r6, 800ccfc <_strtol_l.constprop.0+0xe0>
 800ccfa:	4240      	negs	r0, r0
 800ccfc:	f1b8 0f00 	cmp.w	r8, #0
 800cd00:	d099      	beq.n	800cc36 <_strtol_l.constprop.0+0x1a>
 800cd02:	2a00      	cmp	r2, #0
 800cd04:	d1f6      	bne.n	800ccf4 <_strtol_l.constprop.0+0xd8>
 800cd06:	f8c8 1000 	str.w	r1, [r8]
 800cd0a:	e794      	b.n	800cc36 <_strtol_l.constprop.0+0x1a>
 800cd0c:	080111c9 	.word	0x080111c9

0800cd10 <_strtol_r>:
 800cd10:	f7ff bf84 	b.w	800cc1c <_strtol_l.constprop.0>

0800cd14 <__ssputs_r>:
 800cd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd18:	461f      	mov	r7, r3
 800cd1a:	688e      	ldr	r6, [r1, #8]
 800cd1c:	4682      	mov	sl, r0
 800cd1e:	42be      	cmp	r6, r7
 800cd20:	460c      	mov	r4, r1
 800cd22:	4690      	mov	r8, r2
 800cd24:	680b      	ldr	r3, [r1, #0]
 800cd26:	d82d      	bhi.n	800cd84 <__ssputs_r+0x70>
 800cd28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cd30:	d026      	beq.n	800cd80 <__ssputs_r+0x6c>
 800cd32:	6965      	ldr	r5, [r4, #20]
 800cd34:	6909      	ldr	r1, [r1, #16]
 800cd36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd3a:	eba3 0901 	sub.w	r9, r3, r1
 800cd3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd42:	1c7b      	adds	r3, r7, #1
 800cd44:	444b      	add	r3, r9
 800cd46:	106d      	asrs	r5, r5, #1
 800cd48:	429d      	cmp	r5, r3
 800cd4a:	bf38      	it	cc
 800cd4c:	461d      	movcc	r5, r3
 800cd4e:	0553      	lsls	r3, r2, #21
 800cd50:	d527      	bpl.n	800cda2 <__ssputs_r+0x8e>
 800cd52:	4629      	mov	r1, r5
 800cd54:	f7fe fc2e 	bl	800b5b4 <_malloc_r>
 800cd58:	4606      	mov	r6, r0
 800cd5a:	b360      	cbz	r0, 800cdb6 <__ssputs_r+0xa2>
 800cd5c:	464a      	mov	r2, r9
 800cd5e:	6921      	ldr	r1, [r4, #16]
 800cd60:	f000 fbe8 	bl	800d534 <memcpy>
 800cd64:	89a3      	ldrh	r3, [r4, #12]
 800cd66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cd6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd6e:	81a3      	strh	r3, [r4, #12]
 800cd70:	6126      	str	r6, [r4, #16]
 800cd72:	444e      	add	r6, r9
 800cd74:	6026      	str	r6, [r4, #0]
 800cd76:	463e      	mov	r6, r7
 800cd78:	6165      	str	r5, [r4, #20]
 800cd7a:	eba5 0509 	sub.w	r5, r5, r9
 800cd7e:	60a5      	str	r5, [r4, #8]
 800cd80:	42be      	cmp	r6, r7
 800cd82:	d900      	bls.n	800cd86 <__ssputs_r+0x72>
 800cd84:	463e      	mov	r6, r7
 800cd86:	4632      	mov	r2, r6
 800cd88:	4641      	mov	r1, r8
 800cd8a:	6820      	ldr	r0, [r4, #0]
 800cd8c:	f000 fb96 	bl	800d4bc <memmove>
 800cd90:	2000      	movs	r0, #0
 800cd92:	68a3      	ldr	r3, [r4, #8]
 800cd94:	1b9b      	subs	r3, r3, r6
 800cd96:	60a3      	str	r3, [r4, #8]
 800cd98:	6823      	ldr	r3, [r4, #0]
 800cd9a:	4433      	add	r3, r6
 800cd9c:	6023      	str	r3, [r4, #0]
 800cd9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cda2:	462a      	mov	r2, r5
 800cda4:	f000 ff57 	bl	800dc56 <_realloc_r>
 800cda8:	4606      	mov	r6, r0
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	d1e0      	bne.n	800cd70 <__ssputs_r+0x5c>
 800cdae:	4650      	mov	r0, sl
 800cdb0:	6921      	ldr	r1, [r4, #16]
 800cdb2:	f7fe fb8d 	bl	800b4d0 <_free_r>
 800cdb6:	230c      	movs	r3, #12
 800cdb8:	f8ca 3000 	str.w	r3, [sl]
 800cdbc:	89a3      	ldrh	r3, [r4, #12]
 800cdbe:	f04f 30ff 	mov.w	r0, #4294967295
 800cdc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdc6:	81a3      	strh	r3, [r4, #12]
 800cdc8:	e7e9      	b.n	800cd9e <__ssputs_r+0x8a>
	...

0800cdcc <_svfiprintf_r>:
 800cdcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdd0:	4698      	mov	r8, r3
 800cdd2:	898b      	ldrh	r3, [r1, #12]
 800cdd4:	4607      	mov	r7, r0
 800cdd6:	061b      	lsls	r3, r3, #24
 800cdd8:	460d      	mov	r5, r1
 800cdda:	4614      	mov	r4, r2
 800cddc:	b09d      	sub	sp, #116	@ 0x74
 800cdde:	d510      	bpl.n	800ce02 <_svfiprintf_r+0x36>
 800cde0:	690b      	ldr	r3, [r1, #16]
 800cde2:	b973      	cbnz	r3, 800ce02 <_svfiprintf_r+0x36>
 800cde4:	2140      	movs	r1, #64	@ 0x40
 800cde6:	f7fe fbe5 	bl	800b5b4 <_malloc_r>
 800cdea:	6028      	str	r0, [r5, #0]
 800cdec:	6128      	str	r0, [r5, #16]
 800cdee:	b930      	cbnz	r0, 800cdfe <_svfiprintf_r+0x32>
 800cdf0:	230c      	movs	r3, #12
 800cdf2:	603b      	str	r3, [r7, #0]
 800cdf4:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf8:	b01d      	add	sp, #116	@ 0x74
 800cdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdfe:	2340      	movs	r3, #64	@ 0x40
 800ce00:	616b      	str	r3, [r5, #20]
 800ce02:	2300      	movs	r3, #0
 800ce04:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce06:	2320      	movs	r3, #32
 800ce08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce0c:	2330      	movs	r3, #48	@ 0x30
 800ce0e:	f04f 0901 	mov.w	r9, #1
 800ce12:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce16:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800cfb0 <_svfiprintf_r+0x1e4>
 800ce1a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce1e:	4623      	mov	r3, r4
 800ce20:	469a      	mov	sl, r3
 800ce22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce26:	b10a      	cbz	r2, 800ce2c <_svfiprintf_r+0x60>
 800ce28:	2a25      	cmp	r2, #37	@ 0x25
 800ce2a:	d1f9      	bne.n	800ce20 <_svfiprintf_r+0x54>
 800ce2c:	ebba 0b04 	subs.w	fp, sl, r4
 800ce30:	d00b      	beq.n	800ce4a <_svfiprintf_r+0x7e>
 800ce32:	465b      	mov	r3, fp
 800ce34:	4622      	mov	r2, r4
 800ce36:	4629      	mov	r1, r5
 800ce38:	4638      	mov	r0, r7
 800ce3a:	f7ff ff6b 	bl	800cd14 <__ssputs_r>
 800ce3e:	3001      	adds	r0, #1
 800ce40:	f000 80a7 	beq.w	800cf92 <_svfiprintf_r+0x1c6>
 800ce44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce46:	445a      	add	r2, fp
 800ce48:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	f000 809f 	beq.w	800cf92 <_svfiprintf_r+0x1c6>
 800ce54:	2300      	movs	r3, #0
 800ce56:	f04f 32ff 	mov.w	r2, #4294967295
 800ce5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce5e:	f10a 0a01 	add.w	sl, sl, #1
 800ce62:	9304      	str	r3, [sp, #16]
 800ce64:	9307      	str	r3, [sp, #28]
 800ce66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce6a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce6c:	4654      	mov	r4, sl
 800ce6e:	2205      	movs	r2, #5
 800ce70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce74:	484e      	ldr	r0, [pc, #312]	@ (800cfb0 <_svfiprintf_r+0x1e4>)
 800ce76:	f7fd fcc6 	bl	800a806 <memchr>
 800ce7a:	9a04      	ldr	r2, [sp, #16]
 800ce7c:	b9d8      	cbnz	r0, 800ceb6 <_svfiprintf_r+0xea>
 800ce7e:	06d0      	lsls	r0, r2, #27
 800ce80:	bf44      	itt	mi
 800ce82:	2320      	movmi	r3, #32
 800ce84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce88:	0711      	lsls	r1, r2, #28
 800ce8a:	bf44      	itt	mi
 800ce8c:	232b      	movmi	r3, #43	@ 0x2b
 800ce8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce92:	f89a 3000 	ldrb.w	r3, [sl]
 800ce96:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce98:	d015      	beq.n	800cec6 <_svfiprintf_r+0xfa>
 800ce9a:	4654      	mov	r4, sl
 800ce9c:	2000      	movs	r0, #0
 800ce9e:	f04f 0c0a 	mov.w	ip, #10
 800cea2:	9a07      	ldr	r2, [sp, #28]
 800cea4:	4621      	mov	r1, r4
 800cea6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ceaa:	3b30      	subs	r3, #48	@ 0x30
 800ceac:	2b09      	cmp	r3, #9
 800ceae:	d94b      	bls.n	800cf48 <_svfiprintf_r+0x17c>
 800ceb0:	b1b0      	cbz	r0, 800cee0 <_svfiprintf_r+0x114>
 800ceb2:	9207      	str	r2, [sp, #28]
 800ceb4:	e014      	b.n	800cee0 <_svfiprintf_r+0x114>
 800ceb6:	eba0 0308 	sub.w	r3, r0, r8
 800ceba:	fa09 f303 	lsl.w	r3, r9, r3
 800cebe:	4313      	orrs	r3, r2
 800cec0:	46a2      	mov	sl, r4
 800cec2:	9304      	str	r3, [sp, #16]
 800cec4:	e7d2      	b.n	800ce6c <_svfiprintf_r+0xa0>
 800cec6:	9b03      	ldr	r3, [sp, #12]
 800cec8:	1d19      	adds	r1, r3, #4
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	9103      	str	r1, [sp, #12]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	bfbb      	ittet	lt
 800ced2:	425b      	neglt	r3, r3
 800ced4:	f042 0202 	orrlt.w	r2, r2, #2
 800ced8:	9307      	strge	r3, [sp, #28]
 800ceda:	9307      	strlt	r3, [sp, #28]
 800cedc:	bfb8      	it	lt
 800cede:	9204      	strlt	r2, [sp, #16]
 800cee0:	7823      	ldrb	r3, [r4, #0]
 800cee2:	2b2e      	cmp	r3, #46	@ 0x2e
 800cee4:	d10a      	bne.n	800cefc <_svfiprintf_r+0x130>
 800cee6:	7863      	ldrb	r3, [r4, #1]
 800cee8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ceea:	d132      	bne.n	800cf52 <_svfiprintf_r+0x186>
 800ceec:	9b03      	ldr	r3, [sp, #12]
 800ceee:	3402      	adds	r4, #2
 800cef0:	1d1a      	adds	r2, r3, #4
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	9203      	str	r2, [sp, #12]
 800cef6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cefa:	9305      	str	r3, [sp, #20]
 800cefc:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800cfb4 <_svfiprintf_r+0x1e8>
 800cf00:	2203      	movs	r2, #3
 800cf02:	4650      	mov	r0, sl
 800cf04:	7821      	ldrb	r1, [r4, #0]
 800cf06:	f7fd fc7e 	bl	800a806 <memchr>
 800cf0a:	b138      	cbz	r0, 800cf1c <_svfiprintf_r+0x150>
 800cf0c:	2240      	movs	r2, #64	@ 0x40
 800cf0e:	9b04      	ldr	r3, [sp, #16]
 800cf10:	eba0 000a 	sub.w	r0, r0, sl
 800cf14:	4082      	lsls	r2, r0
 800cf16:	4313      	orrs	r3, r2
 800cf18:	3401      	adds	r4, #1
 800cf1a:	9304      	str	r3, [sp, #16]
 800cf1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf20:	2206      	movs	r2, #6
 800cf22:	4825      	ldr	r0, [pc, #148]	@ (800cfb8 <_svfiprintf_r+0x1ec>)
 800cf24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf28:	f7fd fc6d 	bl	800a806 <memchr>
 800cf2c:	2800      	cmp	r0, #0
 800cf2e:	d036      	beq.n	800cf9e <_svfiprintf_r+0x1d2>
 800cf30:	4b22      	ldr	r3, [pc, #136]	@ (800cfbc <_svfiprintf_r+0x1f0>)
 800cf32:	bb1b      	cbnz	r3, 800cf7c <_svfiprintf_r+0x1b0>
 800cf34:	9b03      	ldr	r3, [sp, #12]
 800cf36:	3307      	adds	r3, #7
 800cf38:	f023 0307 	bic.w	r3, r3, #7
 800cf3c:	3308      	adds	r3, #8
 800cf3e:	9303      	str	r3, [sp, #12]
 800cf40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf42:	4433      	add	r3, r6
 800cf44:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf46:	e76a      	b.n	800ce1e <_svfiprintf_r+0x52>
 800cf48:	460c      	mov	r4, r1
 800cf4a:	2001      	movs	r0, #1
 800cf4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf50:	e7a8      	b.n	800cea4 <_svfiprintf_r+0xd8>
 800cf52:	2300      	movs	r3, #0
 800cf54:	f04f 0c0a 	mov.w	ip, #10
 800cf58:	4619      	mov	r1, r3
 800cf5a:	3401      	adds	r4, #1
 800cf5c:	9305      	str	r3, [sp, #20]
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf64:	3a30      	subs	r2, #48	@ 0x30
 800cf66:	2a09      	cmp	r2, #9
 800cf68:	d903      	bls.n	800cf72 <_svfiprintf_r+0x1a6>
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d0c6      	beq.n	800cefc <_svfiprintf_r+0x130>
 800cf6e:	9105      	str	r1, [sp, #20]
 800cf70:	e7c4      	b.n	800cefc <_svfiprintf_r+0x130>
 800cf72:	4604      	mov	r4, r0
 800cf74:	2301      	movs	r3, #1
 800cf76:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf7a:	e7f0      	b.n	800cf5e <_svfiprintf_r+0x192>
 800cf7c:	ab03      	add	r3, sp, #12
 800cf7e:	9300      	str	r3, [sp, #0]
 800cf80:	462a      	mov	r2, r5
 800cf82:	4638      	mov	r0, r7
 800cf84:	4b0e      	ldr	r3, [pc, #56]	@ (800cfc0 <_svfiprintf_r+0x1f4>)
 800cf86:	a904      	add	r1, sp, #16
 800cf88:	f7fc fcb8 	bl	80098fc <_printf_float>
 800cf8c:	1c42      	adds	r2, r0, #1
 800cf8e:	4606      	mov	r6, r0
 800cf90:	d1d6      	bne.n	800cf40 <_svfiprintf_r+0x174>
 800cf92:	89ab      	ldrh	r3, [r5, #12]
 800cf94:	065b      	lsls	r3, r3, #25
 800cf96:	f53f af2d 	bmi.w	800cdf4 <_svfiprintf_r+0x28>
 800cf9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf9c:	e72c      	b.n	800cdf8 <_svfiprintf_r+0x2c>
 800cf9e:	ab03      	add	r3, sp, #12
 800cfa0:	9300      	str	r3, [sp, #0]
 800cfa2:	462a      	mov	r2, r5
 800cfa4:	4638      	mov	r0, r7
 800cfa6:	4b06      	ldr	r3, [pc, #24]	@ (800cfc0 <_svfiprintf_r+0x1f4>)
 800cfa8:	a904      	add	r1, sp, #16
 800cfaa:	f7fc ff45 	bl	8009e38 <_printf_i>
 800cfae:	e7ed      	b.n	800cf8c <_svfiprintf_r+0x1c0>
 800cfb0:	080112c9 	.word	0x080112c9
 800cfb4:	080112cf 	.word	0x080112cf
 800cfb8:	080112d3 	.word	0x080112d3
 800cfbc:	080098fd 	.word	0x080098fd
 800cfc0:	0800cd15 	.word	0x0800cd15

0800cfc4 <__sfputc_r>:
 800cfc4:	6893      	ldr	r3, [r2, #8]
 800cfc6:	b410      	push	{r4}
 800cfc8:	3b01      	subs	r3, #1
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	6093      	str	r3, [r2, #8]
 800cfce:	da07      	bge.n	800cfe0 <__sfputc_r+0x1c>
 800cfd0:	6994      	ldr	r4, [r2, #24]
 800cfd2:	42a3      	cmp	r3, r4
 800cfd4:	db01      	blt.n	800cfda <__sfputc_r+0x16>
 800cfd6:	290a      	cmp	r1, #10
 800cfd8:	d102      	bne.n	800cfe0 <__sfputc_r+0x1c>
 800cfda:	bc10      	pop	{r4}
 800cfdc:	f000 b9da 	b.w	800d394 <__swbuf_r>
 800cfe0:	6813      	ldr	r3, [r2, #0]
 800cfe2:	1c58      	adds	r0, r3, #1
 800cfe4:	6010      	str	r0, [r2, #0]
 800cfe6:	7019      	strb	r1, [r3, #0]
 800cfe8:	4608      	mov	r0, r1
 800cfea:	bc10      	pop	{r4}
 800cfec:	4770      	bx	lr

0800cfee <__sfputs_r>:
 800cfee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cff0:	4606      	mov	r6, r0
 800cff2:	460f      	mov	r7, r1
 800cff4:	4614      	mov	r4, r2
 800cff6:	18d5      	adds	r5, r2, r3
 800cff8:	42ac      	cmp	r4, r5
 800cffa:	d101      	bne.n	800d000 <__sfputs_r+0x12>
 800cffc:	2000      	movs	r0, #0
 800cffe:	e007      	b.n	800d010 <__sfputs_r+0x22>
 800d000:	463a      	mov	r2, r7
 800d002:	4630      	mov	r0, r6
 800d004:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d008:	f7ff ffdc 	bl	800cfc4 <__sfputc_r>
 800d00c:	1c43      	adds	r3, r0, #1
 800d00e:	d1f3      	bne.n	800cff8 <__sfputs_r+0xa>
 800d010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d014 <_vfiprintf_r>:
 800d014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d018:	460d      	mov	r5, r1
 800d01a:	4614      	mov	r4, r2
 800d01c:	4698      	mov	r8, r3
 800d01e:	4606      	mov	r6, r0
 800d020:	b09d      	sub	sp, #116	@ 0x74
 800d022:	b118      	cbz	r0, 800d02c <_vfiprintf_r+0x18>
 800d024:	6a03      	ldr	r3, [r0, #32]
 800d026:	b90b      	cbnz	r3, 800d02c <_vfiprintf_r+0x18>
 800d028:	f7fd fac2 	bl	800a5b0 <__sinit>
 800d02c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d02e:	07d9      	lsls	r1, r3, #31
 800d030:	d405      	bmi.n	800d03e <_vfiprintf_r+0x2a>
 800d032:	89ab      	ldrh	r3, [r5, #12]
 800d034:	059a      	lsls	r2, r3, #22
 800d036:	d402      	bmi.n	800d03e <_vfiprintf_r+0x2a>
 800d038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d03a:	f7fd fbe2 	bl	800a802 <__retarget_lock_acquire_recursive>
 800d03e:	89ab      	ldrh	r3, [r5, #12]
 800d040:	071b      	lsls	r3, r3, #28
 800d042:	d501      	bpl.n	800d048 <_vfiprintf_r+0x34>
 800d044:	692b      	ldr	r3, [r5, #16]
 800d046:	b99b      	cbnz	r3, 800d070 <_vfiprintf_r+0x5c>
 800d048:	4629      	mov	r1, r5
 800d04a:	4630      	mov	r0, r6
 800d04c:	f000 f9e0 	bl	800d410 <__swsetup_r>
 800d050:	b170      	cbz	r0, 800d070 <_vfiprintf_r+0x5c>
 800d052:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d054:	07dc      	lsls	r4, r3, #31
 800d056:	d504      	bpl.n	800d062 <_vfiprintf_r+0x4e>
 800d058:	f04f 30ff 	mov.w	r0, #4294967295
 800d05c:	b01d      	add	sp, #116	@ 0x74
 800d05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d062:	89ab      	ldrh	r3, [r5, #12]
 800d064:	0598      	lsls	r0, r3, #22
 800d066:	d4f7      	bmi.n	800d058 <_vfiprintf_r+0x44>
 800d068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d06a:	f7fd fbcb 	bl	800a804 <__retarget_lock_release_recursive>
 800d06e:	e7f3      	b.n	800d058 <_vfiprintf_r+0x44>
 800d070:	2300      	movs	r3, #0
 800d072:	9309      	str	r3, [sp, #36]	@ 0x24
 800d074:	2320      	movs	r3, #32
 800d076:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d07a:	2330      	movs	r3, #48	@ 0x30
 800d07c:	f04f 0901 	mov.w	r9, #1
 800d080:	f8cd 800c 	str.w	r8, [sp, #12]
 800d084:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d230 <_vfiprintf_r+0x21c>
 800d088:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d08c:	4623      	mov	r3, r4
 800d08e:	469a      	mov	sl, r3
 800d090:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d094:	b10a      	cbz	r2, 800d09a <_vfiprintf_r+0x86>
 800d096:	2a25      	cmp	r2, #37	@ 0x25
 800d098:	d1f9      	bne.n	800d08e <_vfiprintf_r+0x7a>
 800d09a:	ebba 0b04 	subs.w	fp, sl, r4
 800d09e:	d00b      	beq.n	800d0b8 <_vfiprintf_r+0xa4>
 800d0a0:	465b      	mov	r3, fp
 800d0a2:	4622      	mov	r2, r4
 800d0a4:	4629      	mov	r1, r5
 800d0a6:	4630      	mov	r0, r6
 800d0a8:	f7ff ffa1 	bl	800cfee <__sfputs_r>
 800d0ac:	3001      	adds	r0, #1
 800d0ae:	f000 80a7 	beq.w	800d200 <_vfiprintf_r+0x1ec>
 800d0b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0b4:	445a      	add	r2, fp
 800d0b6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0b8:	f89a 3000 	ldrb.w	r3, [sl]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	f000 809f 	beq.w	800d200 <_vfiprintf_r+0x1ec>
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800d0c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0cc:	f10a 0a01 	add.w	sl, sl, #1
 800d0d0:	9304      	str	r3, [sp, #16]
 800d0d2:	9307      	str	r3, [sp, #28]
 800d0d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d0d8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0da:	4654      	mov	r4, sl
 800d0dc:	2205      	movs	r2, #5
 800d0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0e2:	4853      	ldr	r0, [pc, #332]	@ (800d230 <_vfiprintf_r+0x21c>)
 800d0e4:	f7fd fb8f 	bl	800a806 <memchr>
 800d0e8:	9a04      	ldr	r2, [sp, #16]
 800d0ea:	b9d8      	cbnz	r0, 800d124 <_vfiprintf_r+0x110>
 800d0ec:	06d1      	lsls	r1, r2, #27
 800d0ee:	bf44      	itt	mi
 800d0f0:	2320      	movmi	r3, #32
 800d0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d0f6:	0713      	lsls	r3, r2, #28
 800d0f8:	bf44      	itt	mi
 800d0fa:	232b      	movmi	r3, #43	@ 0x2b
 800d0fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d100:	f89a 3000 	ldrb.w	r3, [sl]
 800d104:	2b2a      	cmp	r3, #42	@ 0x2a
 800d106:	d015      	beq.n	800d134 <_vfiprintf_r+0x120>
 800d108:	4654      	mov	r4, sl
 800d10a:	2000      	movs	r0, #0
 800d10c:	f04f 0c0a 	mov.w	ip, #10
 800d110:	9a07      	ldr	r2, [sp, #28]
 800d112:	4621      	mov	r1, r4
 800d114:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d118:	3b30      	subs	r3, #48	@ 0x30
 800d11a:	2b09      	cmp	r3, #9
 800d11c:	d94b      	bls.n	800d1b6 <_vfiprintf_r+0x1a2>
 800d11e:	b1b0      	cbz	r0, 800d14e <_vfiprintf_r+0x13a>
 800d120:	9207      	str	r2, [sp, #28]
 800d122:	e014      	b.n	800d14e <_vfiprintf_r+0x13a>
 800d124:	eba0 0308 	sub.w	r3, r0, r8
 800d128:	fa09 f303 	lsl.w	r3, r9, r3
 800d12c:	4313      	orrs	r3, r2
 800d12e:	46a2      	mov	sl, r4
 800d130:	9304      	str	r3, [sp, #16]
 800d132:	e7d2      	b.n	800d0da <_vfiprintf_r+0xc6>
 800d134:	9b03      	ldr	r3, [sp, #12]
 800d136:	1d19      	adds	r1, r3, #4
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	9103      	str	r1, [sp, #12]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	bfbb      	ittet	lt
 800d140:	425b      	neglt	r3, r3
 800d142:	f042 0202 	orrlt.w	r2, r2, #2
 800d146:	9307      	strge	r3, [sp, #28]
 800d148:	9307      	strlt	r3, [sp, #28]
 800d14a:	bfb8      	it	lt
 800d14c:	9204      	strlt	r2, [sp, #16]
 800d14e:	7823      	ldrb	r3, [r4, #0]
 800d150:	2b2e      	cmp	r3, #46	@ 0x2e
 800d152:	d10a      	bne.n	800d16a <_vfiprintf_r+0x156>
 800d154:	7863      	ldrb	r3, [r4, #1]
 800d156:	2b2a      	cmp	r3, #42	@ 0x2a
 800d158:	d132      	bne.n	800d1c0 <_vfiprintf_r+0x1ac>
 800d15a:	9b03      	ldr	r3, [sp, #12]
 800d15c:	3402      	adds	r4, #2
 800d15e:	1d1a      	adds	r2, r3, #4
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	9203      	str	r2, [sp, #12]
 800d164:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d168:	9305      	str	r3, [sp, #20]
 800d16a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d234 <_vfiprintf_r+0x220>
 800d16e:	2203      	movs	r2, #3
 800d170:	4650      	mov	r0, sl
 800d172:	7821      	ldrb	r1, [r4, #0]
 800d174:	f7fd fb47 	bl	800a806 <memchr>
 800d178:	b138      	cbz	r0, 800d18a <_vfiprintf_r+0x176>
 800d17a:	2240      	movs	r2, #64	@ 0x40
 800d17c:	9b04      	ldr	r3, [sp, #16]
 800d17e:	eba0 000a 	sub.w	r0, r0, sl
 800d182:	4082      	lsls	r2, r0
 800d184:	4313      	orrs	r3, r2
 800d186:	3401      	adds	r4, #1
 800d188:	9304      	str	r3, [sp, #16]
 800d18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d18e:	2206      	movs	r2, #6
 800d190:	4829      	ldr	r0, [pc, #164]	@ (800d238 <_vfiprintf_r+0x224>)
 800d192:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d196:	f7fd fb36 	bl	800a806 <memchr>
 800d19a:	2800      	cmp	r0, #0
 800d19c:	d03f      	beq.n	800d21e <_vfiprintf_r+0x20a>
 800d19e:	4b27      	ldr	r3, [pc, #156]	@ (800d23c <_vfiprintf_r+0x228>)
 800d1a0:	bb1b      	cbnz	r3, 800d1ea <_vfiprintf_r+0x1d6>
 800d1a2:	9b03      	ldr	r3, [sp, #12]
 800d1a4:	3307      	adds	r3, #7
 800d1a6:	f023 0307 	bic.w	r3, r3, #7
 800d1aa:	3308      	adds	r3, #8
 800d1ac:	9303      	str	r3, [sp, #12]
 800d1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1b0:	443b      	add	r3, r7
 800d1b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1b4:	e76a      	b.n	800d08c <_vfiprintf_r+0x78>
 800d1b6:	460c      	mov	r4, r1
 800d1b8:	2001      	movs	r0, #1
 800d1ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1be:	e7a8      	b.n	800d112 <_vfiprintf_r+0xfe>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	f04f 0c0a 	mov.w	ip, #10
 800d1c6:	4619      	mov	r1, r3
 800d1c8:	3401      	adds	r4, #1
 800d1ca:	9305      	str	r3, [sp, #20]
 800d1cc:	4620      	mov	r0, r4
 800d1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1d2:	3a30      	subs	r2, #48	@ 0x30
 800d1d4:	2a09      	cmp	r2, #9
 800d1d6:	d903      	bls.n	800d1e0 <_vfiprintf_r+0x1cc>
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d0c6      	beq.n	800d16a <_vfiprintf_r+0x156>
 800d1dc:	9105      	str	r1, [sp, #20]
 800d1de:	e7c4      	b.n	800d16a <_vfiprintf_r+0x156>
 800d1e0:	4604      	mov	r4, r0
 800d1e2:	2301      	movs	r3, #1
 800d1e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1e8:	e7f0      	b.n	800d1cc <_vfiprintf_r+0x1b8>
 800d1ea:	ab03      	add	r3, sp, #12
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	4630      	mov	r0, r6
 800d1f2:	4b13      	ldr	r3, [pc, #76]	@ (800d240 <_vfiprintf_r+0x22c>)
 800d1f4:	a904      	add	r1, sp, #16
 800d1f6:	f7fc fb81 	bl	80098fc <_printf_float>
 800d1fa:	4607      	mov	r7, r0
 800d1fc:	1c78      	adds	r0, r7, #1
 800d1fe:	d1d6      	bne.n	800d1ae <_vfiprintf_r+0x19a>
 800d200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d202:	07d9      	lsls	r1, r3, #31
 800d204:	d405      	bmi.n	800d212 <_vfiprintf_r+0x1fe>
 800d206:	89ab      	ldrh	r3, [r5, #12]
 800d208:	059a      	lsls	r2, r3, #22
 800d20a:	d402      	bmi.n	800d212 <_vfiprintf_r+0x1fe>
 800d20c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d20e:	f7fd faf9 	bl	800a804 <__retarget_lock_release_recursive>
 800d212:	89ab      	ldrh	r3, [r5, #12]
 800d214:	065b      	lsls	r3, r3, #25
 800d216:	f53f af1f 	bmi.w	800d058 <_vfiprintf_r+0x44>
 800d21a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d21c:	e71e      	b.n	800d05c <_vfiprintf_r+0x48>
 800d21e:	ab03      	add	r3, sp, #12
 800d220:	9300      	str	r3, [sp, #0]
 800d222:	462a      	mov	r2, r5
 800d224:	4630      	mov	r0, r6
 800d226:	4b06      	ldr	r3, [pc, #24]	@ (800d240 <_vfiprintf_r+0x22c>)
 800d228:	a904      	add	r1, sp, #16
 800d22a:	f7fc fe05 	bl	8009e38 <_printf_i>
 800d22e:	e7e4      	b.n	800d1fa <_vfiprintf_r+0x1e6>
 800d230:	080112c9 	.word	0x080112c9
 800d234:	080112cf 	.word	0x080112cf
 800d238:	080112d3 	.word	0x080112d3
 800d23c:	080098fd 	.word	0x080098fd
 800d240:	0800cfef 	.word	0x0800cfef

0800d244 <__sflush_r>:
 800d244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d24a:	0716      	lsls	r6, r2, #28
 800d24c:	4605      	mov	r5, r0
 800d24e:	460c      	mov	r4, r1
 800d250:	d454      	bmi.n	800d2fc <__sflush_r+0xb8>
 800d252:	684b      	ldr	r3, [r1, #4]
 800d254:	2b00      	cmp	r3, #0
 800d256:	dc02      	bgt.n	800d25e <__sflush_r+0x1a>
 800d258:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	dd48      	ble.n	800d2f0 <__sflush_r+0xac>
 800d25e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d260:	2e00      	cmp	r6, #0
 800d262:	d045      	beq.n	800d2f0 <__sflush_r+0xac>
 800d264:	2300      	movs	r3, #0
 800d266:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d26a:	682f      	ldr	r7, [r5, #0]
 800d26c:	6a21      	ldr	r1, [r4, #32]
 800d26e:	602b      	str	r3, [r5, #0]
 800d270:	d030      	beq.n	800d2d4 <__sflush_r+0x90>
 800d272:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d274:	89a3      	ldrh	r3, [r4, #12]
 800d276:	0759      	lsls	r1, r3, #29
 800d278:	d505      	bpl.n	800d286 <__sflush_r+0x42>
 800d27a:	6863      	ldr	r3, [r4, #4]
 800d27c:	1ad2      	subs	r2, r2, r3
 800d27e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d280:	b10b      	cbz	r3, 800d286 <__sflush_r+0x42>
 800d282:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d284:	1ad2      	subs	r2, r2, r3
 800d286:	2300      	movs	r3, #0
 800d288:	4628      	mov	r0, r5
 800d28a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d28c:	6a21      	ldr	r1, [r4, #32]
 800d28e:	47b0      	blx	r6
 800d290:	1c43      	adds	r3, r0, #1
 800d292:	89a3      	ldrh	r3, [r4, #12]
 800d294:	d106      	bne.n	800d2a4 <__sflush_r+0x60>
 800d296:	6829      	ldr	r1, [r5, #0]
 800d298:	291d      	cmp	r1, #29
 800d29a:	d82b      	bhi.n	800d2f4 <__sflush_r+0xb0>
 800d29c:	4a28      	ldr	r2, [pc, #160]	@ (800d340 <__sflush_r+0xfc>)
 800d29e:	410a      	asrs	r2, r1
 800d2a0:	07d6      	lsls	r6, r2, #31
 800d2a2:	d427      	bmi.n	800d2f4 <__sflush_r+0xb0>
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	6062      	str	r2, [r4, #4]
 800d2a8:	6922      	ldr	r2, [r4, #16]
 800d2aa:	04d9      	lsls	r1, r3, #19
 800d2ac:	6022      	str	r2, [r4, #0]
 800d2ae:	d504      	bpl.n	800d2ba <__sflush_r+0x76>
 800d2b0:	1c42      	adds	r2, r0, #1
 800d2b2:	d101      	bne.n	800d2b8 <__sflush_r+0x74>
 800d2b4:	682b      	ldr	r3, [r5, #0]
 800d2b6:	b903      	cbnz	r3, 800d2ba <__sflush_r+0x76>
 800d2b8:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2bc:	602f      	str	r7, [r5, #0]
 800d2be:	b1b9      	cbz	r1, 800d2f0 <__sflush_r+0xac>
 800d2c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d2c4:	4299      	cmp	r1, r3
 800d2c6:	d002      	beq.n	800d2ce <__sflush_r+0x8a>
 800d2c8:	4628      	mov	r0, r5
 800d2ca:	f7fe f901 	bl	800b4d0 <_free_r>
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	6363      	str	r3, [r4, #52]	@ 0x34
 800d2d2:	e00d      	b.n	800d2f0 <__sflush_r+0xac>
 800d2d4:	2301      	movs	r3, #1
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	47b0      	blx	r6
 800d2da:	4602      	mov	r2, r0
 800d2dc:	1c50      	adds	r0, r2, #1
 800d2de:	d1c9      	bne.n	800d274 <__sflush_r+0x30>
 800d2e0:	682b      	ldr	r3, [r5, #0]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d0c6      	beq.n	800d274 <__sflush_r+0x30>
 800d2e6:	2b1d      	cmp	r3, #29
 800d2e8:	d001      	beq.n	800d2ee <__sflush_r+0xaa>
 800d2ea:	2b16      	cmp	r3, #22
 800d2ec:	d11d      	bne.n	800d32a <__sflush_r+0xe6>
 800d2ee:	602f      	str	r7, [r5, #0]
 800d2f0:	2000      	movs	r0, #0
 800d2f2:	e021      	b.n	800d338 <__sflush_r+0xf4>
 800d2f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2f8:	b21b      	sxth	r3, r3
 800d2fa:	e01a      	b.n	800d332 <__sflush_r+0xee>
 800d2fc:	690f      	ldr	r7, [r1, #16]
 800d2fe:	2f00      	cmp	r7, #0
 800d300:	d0f6      	beq.n	800d2f0 <__sflush_r+0xac>
 800d302:	0793      	lsls	r3, r2, #30
 800d304:	bf18      	it	ne
 800d306:	2300      	movne	r3, #0
 800d308:	680e      	ldr	r6, [r1, #0]
 800d30a:	bf08      	it	eq
 800d30c:	694b      	ldreq	r3, [r1, #20]
 800d30e:	1bf6      	subs	r6, r6, r7
 800d310:	600f      	str	r7, [r1, #0]
 800d312:	608b      	str	r3, [r1, #8]
 800d314:	2e00      	cmp	r6, #0
 800d316:	ddeb      	ble.n	800d2f0 <__sflush_r+0xac>
 800d318:	4633      	mov	r3, r6
 800d31a:	463a      	mov	r2, r7
 800d31c:	4628      	mov	r0, r5
 800d31e:	6a21      	ldr	r1, [r4, #32]
 800d320:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d324:	47e0      	blx	ip
 800d326:	2800      	cmp	r0, #0
 800d328:	dc07      	bgt.n	800d33a <__sflush_r+0xf6>
 800d32a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d32e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d332:	f04f 30ff 	mov.w	r0, #4294967295
 800d336:	81a3      	strh	r3, [r4, #12]
 800d338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d33a:	4407      	add	r7, r0
 800d33c:	1a36      	subs	r6, r6, r0
 800d33e:	e7e9      	b.n	800d314 <__sflush_r+0xd0>
 800d340:	dfbffffe 	.word	0xdfbffffe

0800d344 <_fflush_r>:
 800d344:	b538      	push	{r3, r4, r5, lr}
 800d346:	690b      	ldr	r3, [r1, #16]
 800d348:	4605      	mov	r5, r0
 800d34a:	460c      	mov	r4, r1
 800d34c:	b913      	cbnz	r3, 800d354 <_fflush_r+0x10>
 800d34e:	2500      	movs	r5, #0
 800d350:	4628      	mov	r0, r5
 800d352:	bd38      	pop	{r3, r4, r5, pc}
 800d354:	b118      	cbz	r0, 800d35e <_fflush_r+0x1a>
 800d356:	6a03      	ldr	r3, [r0, #32]
 800d358:	b90b      	cbnz	r3, 800d35e <_fflush_r+0x1a>
 800d35a:	f7fd f929 	bl	800a5b0 <__sinit>
 800d35e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d0f3      	beq.n	800d34e <_fflush_r+0xa>
 800d366:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d368:	07d0      	lsls	r0, r2, #31
 800d36a:	d404      	bmi.n	800d376 <_fflush_r+0x32>
 800d36c:	0599      	lsls	r1, r3, #22
 800d36e:	d402      	bmi.n	800d376 <_fflush_r+0x32>
 800d370:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d372:	f7fd fa46 	bl	800a802 <__retarget_lock_acquire_recursive>
 800d376:	4628      	mov	r0, r5
 800d378:	4621      	mov	r1, r4
 800d37a:	f7ff ff63 	bl	800d244 <__sflush_r>
 800d37e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d380:	4605      	mov	r5, r0
 800d382:	07da      	lsls	r2, r3, #31
 800d384:	d4e4      	bmi.n	800d350 <_fflush_r+0xc>
 800d386:	89a3      	ldrh	r3, [r4, #12]
 800d388:	059b      	lsls	r3, r3, #22
 800d38a:	d4e1      	bmi.n	800d350 <_fflush_r+0xc>
 800d38c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d38e:	f7fd fa39 	bl	800a804 <__retarget_lock_release_recursive>
 800d392:	e7dd      	b.n	800d350 <_fflush_r+0xc>

0800d394 <__swbuf_r>:
 800d394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d396:	460e      	mov	r6, r1
 800d398:	4614      	mov	r4, r2
 800d39a:	4605      	mov	r5, r0
 800d39c:	b118      	cbz	r0, 800d3a6 <__swbuf_r+0x12>
 800d39e:	6a03      	ldr	r3, [r0, #32]
 800d3a0:	b90b      	cbnz	r3, 800d3a6 <__swbuf_r+0x12>
 800d3a2:	f7fd f905 	bl	800a5b0 <__sinit>
 800d3a6:	69a3      	ldr	r3, [r4, #24]
 800d3a8:	60a3      	str	r3, [r4, #8]
 800d3aa:	89a3      	ldrh	r3, [r4, #12]
 800d3ac:	071a      	lsls	r2, r3, #28
 800d3ae:	d501      	bpl.n	800d3b4 <__swbuf_r+0x20>
 800d3b0:	6923      	ldr	r3, [r4, #16]
 800d3b2:	b943      	cbnz	r3, 800d3c6 <__swbuf_r+0x32>
 800d3b4:	4621      	mov	r1, r4
 800d3b6:	4628      	mov	r0, r5
 800d3b8:	f000 f82a 	bl	800d410 <__swsetup_r>
 800d3bc:	b118      	cbz	r0, 800d3c6 <__swbuf_r+0x32>
 800d3be:	f04f 37ff 	mov.w	r7, #4294967295
 800d3c2:	4638      	mov	r0, r7
 800d3c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3c6:	6823      	ldr	r3, [r4, #0]
 800d3c8:	6922      	ldr	r2, [r4, #16]
 800d3ca:	b2f6      	uxtb	r6, r6
 800d3cc:	1a98      	subs	r0, r3, r2
 800d3ce:	6963      	ldr	r3, [r4, #20]
 800d3d0:	4637      	mov	r7, r6
 800d3d2:	4283      	cmp	r3, r0
 800d3d4:	dc05      	bgt.n	800d3e2 <__swbuf_r+0x4e>
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	4628      	mov	r0, r5
 800d3da:	f7ff ffb3 	bl	800d344 <_fflush_r>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d1ed      	bne.n	800d3be <__swbuf_r+0x2a>
 800d3e2:	68a3      	ldr	r3, [r4, #8]
 800d3e4:	3b01      	subs	r3, #1
 800d3e6:	60a3      	str	r3, [r4, #8]
 800d3e8:	6823      	ldr	r3, [r4, #0]
 800d3ea:	1c5a      	adds	r2, r3, #1
 800d3ec:	6022      	str	r2, [r4, #0]
 800d3ee:	701e      	strb	r6, [r3, #0]
 800d3f0:	6962      	ldr	r2, [r4, #20]
 800d3f2:	1c43      	adds	r3, r0, #1
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d004      	beq.n	800d402 <__swbuf_r+0x6e>
 800d3f8:	89a3      	ldrh	r3, [r4, #12]
 800d3fa:	07db      	lsls	r3, r3, #31
 800d3fc:	d5e1      	bpl.n	800d3c2 <__swbuf_r+0x2e>
 800d3fe:	2e0a      	cmp	r6, #10
 800d400:	d1df      	bne.n	800d3c2 <__swbuf_r+0x2e>
 800d402:	4621      	mov	r1, r4
 800d404:	4628      	mov	r0, r5
 800d406:	f7ff ff9d 	bl	800d344 <_fflush_r>
 800d40a:	2800      	cmp	r0, #0
 800d40c:	d0d9      	beq.n	800d3c2 <__swbuf_r+0x2e>
 800d40e:	e7d6      	b.n	800d3be <__swbuf_r+0x2a>

0800d410 <__swsetup_r>:
 800d410:	b538      	push	{r3, r4, r5, lr}
 800d412:	4b29      	ldr	r3, [pc, #164]	@ (800d4b8 <__swsetup_r+0xa8>)
 800d414:	4605      	mov	r5, r0
 800d416:	6818      	ldr	r0, [r3, #0]
 800d418:	460c      	mov	r4, r1
 800d41a:	b118      	cbz	r0, 800d424 <__swsetup_r+0x14>
 800d41c:	6a03      	ldr	r3, [r0, #32]
 800d41e:	b90b      	cbnz	r3, 800d424 <__swsetup_r+0x14>
 800d420:	f7fd f8c6 	bl	800a5b0 <__sinit>
 800d424:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d428:	0719      	lsls	r1, r3, #28
 800d42a:	d422      	bmi.n	800d472 <__swsetup_r+0x62>
 800d42c:	06da      	lsls	r2, r3, #27
 800d42e:	d407      	bmi.n	800d440 <__swsetup_r+0x30>
 800d430:	2209      	movs	r2, #9
 800d432:	602a      	str	r2, [r5, #0]
 800d434:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d438:	f04f 30ff 	mov.w	r0, #4294967295
 800d43c:	81a3      	strh	r3, [r4, #12]
 800d43e:	e033      	b.n	800d4a8 <__swsetup_r+0x98>
 800d440:	0758      	lsls	r0, r3, #29
 800d442:	d512      	bpl.n	800d46a <__swsetup_r+0x5a>
 800d444:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d446:	b141      	cbz	r1, 800d45a <__swsetup_r+0x4a>
 800d448:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d44c:	4299      	cmp	r1, r3
 800d44e:	d002      	beq.n	800d456 <__swsetup_r+0x46>
 800d450:	4628      	mov	r0, r5
 800d452:	f7fe f83d 	bl	800b4d0 <_free_r>
 800d456:	2300      	movs	r3, #0
 800d458:	6363      	str	r3, [r4, #52]	@ 0x34
 800d45a:	89a3      	ldrh	r3, [r4, #12]
 800d45c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d460:	81a3      	strh	r3, [r4, #12]
 800d462:	2300      	movs	r3, #0
 800d464:	6063      	str	r3, [r4, #4]
 800d466:	6923      	ldr	r3, [r4, #16]
 800d468:	6023      	str	r3, [r4, #0]
 800d46a:	89a3      	ldrh	r3, [r4, #12]
 800d46c:	f043 0308 	orr.w	r3, r3, #8
 800d470:	81a3      	strh	r3, [r4, #12]
 800d472:	6923      	ldr	r3, [r4, #16]
 800d474:	b94b      	cbnz	r3, 800d48a <__swsetup_r+0x7a>
 800d476:	89a3      	ldrh	r3, [r4, #12]
 800d478:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d47c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d480:	d003      	beq.n	800d48a <__swsetup_r+0x7a>
 800d482:	4621      	mov	r1, r4
 800d484:	4628      	mov	r0, r5
 800d486:	f000 fc58 	bl	800dd3a <__smakebuf_r>
 800d48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d48e:	f013 0201 	ands.w	r2, r3, #1
 800d492:	d00a      	beq.n	800d4aa <__swsetup_r+0x9a>
 800d494:	2200      	movs	r2, #0
 800d496:	60a2      	str	r2, [r4, #8]
 800d498:	6962      	ldr	r2, [r4, #20]
 800d49a:	4252      	negs	r2, r2
 800d49c:	61a2      	str	r2, [r4, #24]
 800d49e:	6922      	ldr	r2, [r4, #16]
 800d4a0:	b942      	cbnz	r2, 800d4b4 <__swsetup_r+0xa4>
 800d4a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d4a6:	d1c5      	bne.n	800d434 <__swsetup_r+0x24>
 800d4a8:	bd38      	pop	{r3, r4, r5, pc}
 800d4aa:	0799      	lsls	r1, r3, #30
 800d4ac:	bf58      	it	pl
 800d4ae:	6962      	ldrpl	r2, [r4, #20]
 800d4b0:	60a2      	str	r2, [r4, #8]
 800d4b2:	e7f4      	b.n	800d49e <__swsetup_r+0x8e>
 800d4b4:	2000      	movs	r0, #0
 800d4b6:	e7f7      	b.n	800d4a8 <__swsetup_r+0x98>
 800d4b8:	20000020 	.word	0x20000020

0800d4bc <memmove>:
 800d4bc:	4288      	cmp	r0, r1
 800d4be:	b510      	push	{r4, lr}
 800d4c0:	eb01 0402 	add.w	r4, r1, r2
 800d4c4:	d902      	bls.n	800d4cc <memmove+0x10>
 800d4c6:	4284      	cmp	r4, r0
 800d4c8:	4623      	mov	r3, r4
 800d4ca:	d807      	bhi.n	800d4dc <memmove+0x20>
 800d4cc:	1e43      	subs	r3, r0, #1
 800d4ce:	42a1      	cmp	r1, r4
 800d4d0:	d008      	beq.n	800d4e4 <memmove+0x28>
 800d4d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4da:	e7f8      	b.n	800d4ce <memmove+0x12>
 800d4dc:	4601      	mov	r1, r0
 800d4de:	4402      	add	r2, r0
 800d4e0:	428a      	cmp	r2, r1
 800d4e2:	d100      	bne.n	800d4e6 <memmove+0x2a>
 800d4e4:	bd10      	pop	{r4, pc}
 800d4e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4ee:	e7f7      	b.n	800d4e0 <memmove+0x24>

0800d4f0 <strncmp>:
 800d4f0:	b510      	push	{r4, lr}
 800d4f2:	b16a      	cbz	r2, 800d510 <strncmp+0x20>
 800d4f4:	3901      	subs	r1, #1
 800d4f6:	1884      	adds	r4, r0, r2
 800d4f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4fc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d500:	429a      	cmp	r2, r3
 800d502:	d103      	bne.n	800d50c <strncmp+0x1c>
 800d504:	42a0      	cmp	r0, r4
 800d506:	d001      	beq.n	800d50c <strncmp+0x1c>
 800d508:	2a00      	cmp	r2, #0
 800d50a:	d1f5      	bne.n	800d4f8 <strncmp+0x8>
 800d50c:	1ad0      	subs	r0, r2, r3
 800d50e:	bd10      	pop	{r4, pc}
 800d510:	4610      	mov	r0, r2
 800d512:	e7fc      	b.n	800d50e <strncmp+0x1e>

0800d514 <_sbrk_r>:
 800d514:	b538      	push	{r3, r4, r5, lr}
 800d516:	2300      	movs	r3, #0
 800d518:	4d05      	ldr	r5, [pc, #20]	@ (800d530 <_sbrk_r+0x1c>)
 800d51a:	4604      	mov	r4, r0
 800d51c:	4608      	mov	r0, r1
 800d51e:	602b      	str	r3, [r5, #0]
 800d520:	f7f4 ffd8 	bl	80024d4 <_sbrk>
 800d524:	1c43      	adds	r3, r0, #1
 800d526:	d102      	bne.n	800d52e <_sbrk_r+0x1a>
 800d528:	682b      	ldr	r3, [r5, #0]
 800d52a:	b103      	cbz	r3, 800d52e <_sbrk_r+0x1a>
 800d52c:	6023      	str	r3, [r4, #0]
 800d52e:	bd38      	pop	{r3, r4, r5, pc}
 800d530:	200005d0 	.word	0x200005d0

0800d534 <memcpy>:
 800d534:	440a      	add	r2, r1
 800d536:	4291      	cmp	r1, r2
 800d538:	f100 33ff 	add.w	r3, r0, #4294967295
 800d53c:	d100      	bne.n	800d540 <memcpy+0xc>
 800d53e:	4770      	bx	lr
 800d540:	b510      	push	{r4, lr}
 800d542:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d546:	4291      	cmp	r1, r2
 800d548:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d54c:	d1f9      	bne.n	800d542 <memcpy+0xe>
 800d54e:	bd10      	pop	{r4, pc}

0800d550 <nan>:
 800d550:	2000      	movs	r0, #0
 800d552:	4901      	ldr	r1, [pc, #4]	@ (800d558 <nan+0x8>)
 800d554:	4770      	bx	lr
 800d556:	bf00      	nop
 800d558:	7ff80000 	.word	0x7ff80000

0800d55c <__assert_func>:
 800d55c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d55e:	4614      	mov	r4, r2
 800d560:	461a      	mov	r2, r3
 800d562:	4b09      	ldr	r3, [pc, #36]	@ (800d588 <__assert_func+0x2c>)
 800d564:	4605      	mov	r5, r0
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	68d8      	ldr	r0, [r3, #12]
 800d56a:	b954      	cbnz	r4, 800d582 <__assert_func+0x26>
 800d56c:	4b07      	ldr	r3, [pc, #28]	@ (800d58c <__assert_func+0x30>)
 800d56e:	461c      	mov	r4, r3
 800d570:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d574:	9100      	str	r1, [sp, #0]
 800d576:	462b      	mov	r3, r5
 800d578:	4905      	ldr	r1, [pc, #20]	@ (800d590 <__assert_func+0x34>)
 800d57a:	f000 fba7 	bl	800dccc <fiprintf>
 800d57e:	f000 fc3b 	bl	800ddf8 <abort>
 800d582:	4b04      	ldr	r3, [pc, #16]	@ (800d594 <__assert_func+0x38>)
 800d584:	e7f4      	b.n	800d570 <__assert_func+0x14>
 800d586:	bf00      	nop
 800d588:	20000020 	.word	0x20000020
 800d58c:	0801131d 	.word	0x0801131d
 800d590:	080112ef 	.word	0x080112ef
 800d594:	080112e2 	.word	0x080112e2

0800d598 <_calloc_r>:
 800d598:	b570      	push	{r4, r5, r6, lr}
 800d59a:	fba1 5402 	umull	r5, r4, r1, r2
 800d59e:	b93c      	cbnz	r4, 800d5b0 <_calloc_r+0x18>
 800d5a0:	4629      	mov	r1, r5
 800d5a2:	f7fe f807 	bl	800b5b4 <_malloc_r>
 800d5a6:	4606      	mov	r6, r0
 800d5a8:	b928      	cbnz	r0, 800d5b6 <_calloc_r+0x1e>
 800d5aa:	2600      	movs	r6, #0
 800d5ac:	4630      	mov	r0, r6
 800d5ae:	bd70      	pop	{r4, r5, r6, pc}
 800d5b0:	220c      	movs	r2, #12
 800d5b2:	6002      	str	r2, [r0, #0]
 800d5b4:	e7f9      	b.n	800d5aa <_calloc_r+0x12>
 800d5b6:	462a      	mov	r2, r5
 800d5b8:	4621      	mov	r1, r4
 800d5ba:	f7fd f8a4 	bl	800a706 <memset>
 800d5be:	e7f5      	b.n	800d5ac <_calloc_r+0x14>

0800d5c0 <rshift>:
 800d5c0:	6903      	ldr	r3, [r0, #16]
 800d5c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d5ca:	f100 0414 	add.w	r4, r0, #20
 800d5ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d5d2:	dd46      	ble.n	800d662 <rshift+0xa2>
 800d5d4:	f011 011f 	ands.w	r1, r1, #31
 800d5d8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d5dc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d5e0:	d10c      	bne.n	800d5fc <rshift+0x3c>
 800d5e2:	4629      	mov	r1, r5
 800d5e4:	f100 0710 	add.w	r7, r0, #16
 800d5e8:	42b1      	cmp	r1, r6
 800d5ea:	d335      	bcc.n	800d658 <rshift+0x98>
 800d5ec:	1a9b      	subs	r3, r3, r2
 800d5ee:	009b      	lsls	r3, r3, #2
 800d5f0:	1eea      	subs	r2, r5, #3
 800d5f2:	4296      	cmp	r6, r2
 800d5f4:	bf38      	it	cc
 800d5f6:	2300      	movcc	r3, #0
 800d5f8:	4423      	add	r3, r4
 800d5fa:	e015      	b.n	800d628 <rshift+0x68>
 800d5fc:	46a1      	mov	r9, r4
 800d5fe:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d602:	f1c1 0820 	rsb	r8, r1, #32
 800d606:	40cf      	lsrs	r7, r1
 800d608:	f105 0e04 	add.w	lr, r5, #4
 800d60c:	4576      	cmp	r6, lr
 800d60e:	46f4      	mov	ip, lr
 800d610:	d816      	bhi.n	800d640 <rshift+0x80>
 800d612:	1a9a      	subs	r2, r3, r2
 800d614:	0092      	lsls	r2, r2, #2
 800d616:	3a04      	subs	r2, #4
 800d618:	3501      	adds	r5, #1
 800d61a:	42ae      	cmp	r6, r5
 800d61c:	bf38      	it	cc
 800d61e:	2200      	movcc	r2, #0
 800d620:	18a3      	adds	r3, r4, r2
 800d622:	50a7      	str	r7, [r4, r2]
 800d624:	b107      	cbz	r7, 800d628 <rshift+0x68>
 800d626:	3304      	adds	r3, #4
 800d628:	42a3      	cmp	r3, r4
 800d62a:	eba3 0204 	sub.w	r2, r3, r4
 800d62e:	bf08      	it	eq
 800d630:	2300      	moveq	r3, #0
 800d632:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d636:	6102      	str	r2, [r0, #16]
 800d638:	bf08      	it	eq
 800d63a:	6143      	streq	r3, [r0, #20]
 800d63c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d640:	f8dc c000 	ldr.w	ip, [ip]
 800d644:	fa0c fc08 	lsl.w	ip, ip, r8
 800d648:	ea4c 0707 	orr.w	r7, ip, r7
 800d64c:	f849 7b04 	str.w	r7, [r9], #4
 800d650:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d654:	40cf      	lsrs	r7, r1
 800d656:	e7d9      	b.n	800d60c <rshift+0x4c>
 800d658:	f851 cb04 	ldr.w	ip, [r1], #4
 800d65c:	f847 cf04 	str.w	ip, [r7, #4]!
 800d660:	e7c2      	b.n	800d5e8 <rshift+0x28>
 800d662:	4623      	mov	r3, r4
 800d664:	e7e0      	b.n	800d628 <rshift+0x68>

0800d666 <__hexdig_fun>:
 800d666:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d66a:	2b09      	cmp	r3, #9
 800d66c:	d802      	bhi.n	800d674 <__hexdig_fun+0xe>
 800d66e:	3820      	subs	r0, #32
 800d670:	b2c0      	uxtb	r0, r0
 800d672:	4770      	bx	lr
 800d674:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d678:	2b05      	cmp	r3, #5
 800d67a:	d801      	bhi.n	800d680 <__hexdig_fun+0x1a>
 800d67c:	3847      	subs	r0, #71	@ 0x47
 800d67e:	e7f7      	b.n	800d670 <__hexdig_fun+0xa>
 800d680:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d684:	2b05      	cmp	r3, #5
 800d686:	d801      	bhi.n	800d68c <__hexdig_fun+0x26>
 800d688:	3827      	subs	r0, #39	@ 0x27
 800d68a:	e7f1      	b.n	800d670 <__hexdig_fun+0xa>
 800d68c:	2000      	movs	r0, #0
 800d68e:	4770      	bx	lr

0800d690 <__gethex>:
 800d690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d694:	468a      	mov	sl, r1
 800d696:	4690      	mov	r8, r2
 800d698:	b085      	sub	sp, #20
 800d69a:	9302      	str	r3, [sp, #8]
 800d69c:	680b      	ldr	r3, [r1, #0]
 800d69e:	9001      	str	r0, [sp, #4]
 800d6a0:	1c9c      	adds	r4, r3, #2
 800d6a2:	46a1      	mov	r9, r4
 800d6a4:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d6a8:	2830      	cmp	r0, #48	@ 0x30
 800d6aa:	d0fa      	beq.n	800d6a2 <__gethex+0x12>
 800d6ac:	eba9 0303 	sub.w	r3, r9, r3
 800d6b0:	f1a3 0b02 	sub.w	fp, r3, #2
 800d6b4:	f7ff ffd7 	bl	800d666 <__hexdig_fun>
 800d6b8:	4605      	mov	r5, r0
 800d6ba:	2800      	cmp	r0, #0
 800d6bc:	d168      	bne.n	800d790 <__gethex+0x100>
 800d6be:	2201      	movs	r2, #1
 800d6c0:	4648      	mov	r0, r9
 800d6c2:	499f      	ldr	r1, [pc, #636]	@ (800d940 <__gethex+0x2b0>)
 800d6c4:	f7ff ff14 	bl	800d4f0 <strncmp>
 800d6c8:	4607      	mov	r7, r0
 800d6ca:	2800      	cmp	r0, #0
 800d6cc:	d167      	bne.n	800d79e <__gethex+0x10e>
 800d6ce:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d6d2:	4626      	mov	r6, r4
 800d6d4:	f7ff ffc7 	bl	800d666 <__hexdig_fun>
 800d6d8:	2800      	cmp	r0, #0
 800d6da:	d062      	beq.n	800d7a2 <__gethex+0x112>
 800d6dc:	4623      	mov	r3, r4
 800d6de:	7818      	ldrb	r0, [r3, #0]
 800d6e0:	4699      	mov	r9, r3
 800d6e2:	2830      	cmp	r0, #48	@ 0x30
 800d6e4:	f103 0301 	add.w	r3, r3, #1
 800d6e8:	d0f9      	beq.n	800d6de <__gethex+0x4e>
 800d6ea:	f7ff ffbc 	bl	800d666 <__hexdig_fun>
 800d6ee:	fab0 f580 	clz	r5, r0
 800d6f2:	f04f 0b01 	mov.w	fp, #1
 800d6f6:	096d      	lsrs	r5, r5, #5
 800d6f8:	464a      	mov	r2, r9
 800d6fa:	4616      	mov	r6, r2
 800d6fc:	7830      	ldrb	r0, [r6, #0]
 800d6fe:	3201      	adds	r2, #1
 800d700:	f7ff ffb1 	bl	800d666 <__hexdig_fun>
 800d704:	2800      	cmp	r0, #0
 800d706:	d1f8      	bne.n	800d6fa <__gethex+0x6a>
 800d708:	2201      	movs	r2, #1
 800d70a:	4630      	mov	r0, r6
 800d70c:	498c      	ldr	r1, [pc, #560]	@ (800d940 <__gethex+0x2b0>)
 800d70e:	f7ff feef 	bl	800d4f0 <strncmp>
 800d712:	2800      	cmp	r0, #0
 800d714:	d13f      	bne.n	800d796 <__gethex+0x106>
 800d716:	b944      	cbnz	r4, 800d72a <__gethex+0x9a>
 800d718:	1c74      	adds	r4, r6, #1
 800d71a:	4622      	mov	r2, r4
 800d71c:	4616      	mov	r6, r2
 800d71e:	7830      	ldrb	r0, [r6, #0]
 800d720:	3201      	adds	r2, #1
 800d722:	f7ff ffa0 	bl	800d666 <__hexdig_fun>
 800d726:	2800      	cmp	r0, #0
 800d728:	d1f8      	bne.n	800d71c <__gethex+0x8c>
 800d72a:	1ba4      	subs	r4, r4, r6
 800d72c:	00a7      	lsls	r7, r4, #2
 800d72e:	7833      	ldrb	r3, [r6, #0]
 800d730:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d734:	2b50      	cmp	r3, #80	@ 0x50
 800d736:	d13e      	bne.n	800d7b6 <__gethex+0x126>
 800d738:	7873      	ldrb	r3, [r6, #1]
 800d73a:	2b2b      	cmp	r3, #43	@ 0x2b
 800d73c:	d033      	beq.n	800d7a6 <__gethex+0x116>
 800d73e:	2b2d      	cmp	r3, #45	@ 0x2d
 800d740:	d034      	beq.n	800d7ac <__gethex+0x11c>
 800d742:	2400      	movs	r4, #0
 800d744:	1c71      	adds	r1, r6, #1
 800d746:	7808      	ldrb	r0, [r1, #0]
 800d748:	f7ff ff8d 	bl	800d666 <__hexdig_fun>
 800d74c:	1e43      	subs	r3, r0, #1
 800d74e:	b2db      	uxtb	r3, r3
 800d750:	2b18      	cmp	r3, #24
 800d752:	d830      	bhi.n	800d7b6 <__gethex+0x126>
 800d754:	f1a0 0210 	sub.w	r2, r0, #16
 800d758:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d75c:	f7ff ff83 	bl	800d666 <__hexdig_fun>
 800d760:	f100 3cff 	add.w	ip, r0, #4294967295
 800d764:	fa5f fc8c 	uxtb.w	ip, ip
 800d768:	f1bc 0f18 	cmp.w	ip, #24
 800d76c:	f04f 030a 	mov.w	r3, #10
 800d770:	d91e      	bls.n	800d7b0 <__gethex+0x120>
 800d772:	b104      	cbz	r4, 800d776 <__gethex+0xe6>
 800d774:	4252      	negs	r2, r2
 800d776:	4417      	add	r7, r2
 800d778:	f8ca 1000 	str.w	r1, [sl]
 800d77c:	b1ed      	cbz	r5, 800d7ba <__gethex+0x12a>
 800d77e:	f1bb 0f00 	cmp.w	fp, #0
 800d782:	bf0c      	ite	eq
 800d784:	2506      	moveq	r5, #6
 800d786:	2500      	movne	r5, #0
 800d788:	4628      	mov	r0, r5
 800d78a:	b005      	add	sp, #20
 800d78c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d790:	2500      	movs	r5, #0
 800d792:	462c      	mov	r4, r5
 800d794:	e7b0      	b.n	800d6f8 <__gethex+0x68>
 800d796:	2c00      	cmp	r4, #0
 800d798:	d1c7      	bne.n	800d72a <__gethex+0x9a>
 800d79a:	4627      	mov	r7, r4
 800d79c:	e7c7      	b.n	800d72e <__gethex+0x9e>
 800d79e:	464e      	mov	r6, r9
 800d7a0:	462f      	mov	r7, r5
 800d7a2:	2501      	movs	r5, #1
 800d7a4:	e7c3      	b.n	800d72e <__gethex+0x9e>
 800d7a6:	2400      	movs	r4, #0
 800d7a8:	1cb1      	adds	r1, r6, #2
 800d7aa:	e7cc      	b.n	800d746 <__gethex+0xb6>
 800d7ac:	2401      	movs	r4, #1
 800d7ae:	e7fb      	b.n	800d7a8 <__gethex+0x118>
 800d7b0:	fb03 0002 	mla	r0, r3, r2, r0
 800d7b4:	e7ce      	b.n	800d754 <__gethex+0xc4>
 800d7b6:	4631      	mov	r1, r6
 800d7b8:	e7de      	b.n	800d778 <__gethex+0xe8>
 800d7ba:	4629      	mov	r1, r5
 800d7bc:	eba6 0309 	sub.w	r3, r6, r9
 800d7c0:	3b01      	subs	r3, #1
 800d7c2:	2b07      	cmp	r3, #7
 800d7c4:	dc0a      	bgt.n	800d7dc <__gethex+0x14c>
 800d7c6:	9801      	ldr	r0, [sp, #4]
 800d7c8:	f7fd ff80 	bl	800b6cc <_Balloc>
 800d7cc:	4604      	mov	r4, r0
 800d7ce:	b940      	cbnz	r0, 800d7e2 <__gethex+0x152>
 800d7d0:	4602      	mov	r2, r0
 800d7d2:	21e4      	movs	r1, #228	@ 0xe4
 800d7d4:	4b5b      	ldr	r3, [pc, #364]	@ (800d944 <__gethex+0x2b4>)
 800d7d6:	485c      	ldr	r0, [pc, #368]	@ (800d948 <__gethex+0x2b8>)
 800d7d8:	f7ff fec0 	bl	800d55c <__assert_func>
 800d7dc:	3101      	adds	r1, #1
 800d7de:	105b      	asrs	r3, r3, #1
 800d7e0:	e7ef      	b.n	800d7c2 <__gethex+0x132>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	f100 0a14 	add.w	sl, r0, #20
 800d7e8:	4655      	mov	r5, sl
 800d7ea:	469b      	mov	fp, r3
 800d7ec:	45b1      	cmp	r9, r6
 800d7ee:	d337      	bcc.n	800d860 <__gethex+0x1d0>
 800d7f0:	f845 bb04 	str.w	fp, [r5], #4
 800d7f4:	eba5 050a 	sub.w	r5, r5, sl
 800d7f8:	10ad      	asrs	r5, r5, #2
 800d7fa:	6125      	str	r5, [r4, #16]
 800d7fc:	4658      	mov	r0, fp
 800d7fe:	f7fe f857 	bl	800b8b0 <__hi0bits>
 800d802:	016d      	lsls	r5, r5, #5
 800d804:	f8d8 6000 	ldr.w	r6, [r8]
 800d808:	1a2d      	subs	r5, r5, r0
 800d80a:	42b5      	cmp	r5, r6
 800d80c:	dd54      	ble.n	800d8b8 <__gethex+0x228>
 800d80e:	1bad      	subs	r5, r5, r6
 800d810:	4629      	mov	r1, r5
 800d812:	4620      	mov	r0, r4
 800d814:	f7fe fbdf 	bl	800bfd6 <__any_on>
 800d818:	4681      	mov	r9, r0
 800d81a:	b178      	cbz	r0, 800d83c <__gethex+0x1ac>
 800d81c:	f04f 0901 	mov.w	r9, #1
 800d820:	1e6b      	subs	r3, r5, #1
 800d822:	1159      	asrs	r1, r3, #5
 800d824:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d828:	f003 021f 	and.w	r2, r3, #31
 800d82c:	fa09 f202 	lsl.w	r2, r9, r2
 800d830:	420a      	tst	r2, r1
 800d832:	d003      	beq.n	800d83c <__gethex+0x1ac>
 800d834:	454b      	cmp	r3, r9
 800d836:	dc36      	bgt.n	800d8a6 <__gethex+0x216>
 800d838:	f04f 0902 	mov.w	r9, #2
 800d83c:	4629      	mov	r1, r5
 800d83e:	4620      	mov	r0, r4
 800d840:	f7ff febe 	bl	800d5c0 <rshift>
 800d844:	442f      	add	r7, r5
 800d846:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d84a:	42bb      	cmp	r3, r7
 800d84c:	da42      	bge.n	800d8d4 <__gethex+0x244>
 800d84e:	4621      	mov	r1, r4
 800d850:	9801      	ldr	r0, [sp, #4]
 800d852:	f7fd ff7b 	bl	800b74c <_Bfree>
 800d856:	2300      	movs	r3, #0
 800d858:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d85a:	25a3      	movs	r5, #163	@ 0xa3
 800d85c:	6013      	str	r3, [r2, #0]
 800d85e:	e793      	b.n	800d788 <__gethex+0xf8>
 800d860:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d864:	2a2e      	cmp	r2, #46	@ 0x2e
 800d866:	d012      	beq.n	800d88e <__gethex+0x1fe>
 800d868:	2b20      	cmp	r3, #32
 800d86a:	d104      	bne.n	800d876 <__gethex+0x1e6>
 800d86c:	f845 bb04 	str.w	fp, [r5], #4
 800d870:	f04f 0b00 	mov.w	fp, #0
 800d874:	465b      	mov	r3, fp
 800d876:	7830      	ldrb	r0, [r6, #0]
 800d878:	9303      	str	r3, [sp, #12]
 800d87a:	f7ff fef4 	bl	800d666 <__hexdig_fun>
 800d87e:	9b03      	ldr	r3, [sp, #12]
 800d880:	f000 000f 	and.w	r0, r0, #15
 800d884:	4098      	lsls	r0, r3
 800d886:	ea4b 0b00 	orr.w	fp, fp, r0
 800d88a:	3304      	adds	r3, #4
 800d88c:	e7ae      	b.n	800d7ec <__gethex+0x15c>
 800d88e:	45b1      	cmp	r9, r6
 800d890:	d8ea      	bhi.n	800d868 <__gethex+0x1d8>
 800d892:	2201      	movs	r2, #1
 800d894:	4630      	mov	r0, r6
 800d896:	492a      	ldr	r1, [pc, #168]	@ (800d940 <__gethex+0x2b0>)
 800d898:	9303      	str	r3, [sp, #12]
 800d89a:	f7ff fe29 	bl	800d4f0 <strncmp>
 800d89e:	9b03      	ldr	r3, [sp, #12]
 800d8a0:	2800      	cmp	r0, #0
 800d8a2:	d1e1      	bne.n	800d868 <__gethex+0x1d8>
 800d8a4:	e7a2      	b.n	800d7ec <__gethex+0x15c>
 800d8a6:	4620      	mov	r0, r4
 800d8a8:	1ea9      	subs	r1, r5, #2
 800d8aa:	f7fe fb94 	bl	800bfd6 <__any_on>
 800d8ae:	2800      	cmp	r0, #0
 800d8b0:	d0c2      	beq.n	800d838 <__gethex+0x1a8>
 800d8b2:	f04f 0903 	mov.w	r9, #3
 800d8b6:	e7c1      	b.n	800d83c <__gethex+0x1ac>
 800d8b8:	da09      	bge.n	800d8ce <__gethex+0x23e>
 800d8ba:	1b75      	subs	r5, r6, r5
 800d8bc:	4621      	mov	r1, r4
 800d8be:	462a      	mov	r2, r5
 800d8c0:	9801      	ldr	r0, [sp, #4]
 800d8c2:	f7fe f959 	bl	800bb78 <__lshift>
 800d8c6:	4604      	mov	r4, r0
 800d8c8:	1b7f      	subs	r7, r7, r5
 800d8ca:	f100 0a14 	add.w	sl, r0, #20
 800d8ce:	f04f 0900 	mov.w	r9, #0
 800d8d2:	e7b8      	b.n	800d846 <__gethex+0x1b6>
 800d8d4:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d8d8:	42bd      	cmp	r5, r7
 800d8da:	dd6f      	ble.n	800d9bc <__gethex+0x32c>
 800d8dc:	1bed      	subs	r5, r5, r7
 800d8de:	42ae      	cmp	r6, r5
 800d8e0:	dc34      	bgt.n	800d94c <__gethex+0x2bc>
 800d8e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d8e6:	2b02      	cmp	r3, #2
 800d8e8:	d022      	beq.n	800d930 <__gethex+0x2a0>
 800d8ea:	2b03      	cmp	r3, #3
 800d8ec:	d024      	beq.n	800d938 <__gethex+0x2a8>
 800d8ee:	2b01      	cmp	r3, #1
 800d8f0:	d115      	bne.n	800d91e <__gethex+0x28e>
 800d8f2:	42ae      	cmp	r6, r5
 800d8f4:	d113      	bne.n	800d91e <__gethex+0x28e>
 800d8f6:	2e01      	cmp	r6, #1
 800d8f8:	d10b      	bne.n	800d912 <__gethex+0x282>
 800d8fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d8fe:	9a02      	ldr	r2, [sp, #8]
 800d900:	2562      	movs	r5, #98	@ 0x62
 800d902:	6013      	str	r3, [r2, #0]
 800d904:	2301      	movs	r3, #1
 800d906:	6123      	str	r3, [r4, #16]
 800d908:	f8ca 3000 	str.w	r3, [sl]
 800d90c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d90e:	601c      	str	r4, [r3, #0]
 800d910:	e73a      	b.n	800d788 <__gethex+0xf8>
 800d912:	4620      	mov	r0, r4
 800d914:	1e71      	subs	r1, r6, #1
 800d916:	f7fe fb5e 	bl	800bfd6 <__any_on>
 800d91a:	2800      	cmp	r0, #0
 800d91c:	d1ed      	bne.n	800d8fa <__gethex+0x26a>
 800d91e:	4621      	mov	r1, r4
 800d920:	9801      	ldr	r0, [sp, #4]
 800d922:	f7fd ff13 	bl	800b74c <_Bfree>
 800d926:	2300      	movs	r3, #0
 800d928:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d92a:	2550      	movs	r5, #80	@ 0x50
 800d92c:	6013      	str	r3, [r2, #0]
 800d92e:	e72b      	b.n	800d788 <__gethex+0xf8>
 800d930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d932:	2b00      	cmp	r3, #0
 800d934:	d1f3      	bne.n	800d91e <__gethex+0x28e>
 800d936:	e7e0      	b.n	800d8fa <__gethex+0x26a>
 800d938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d1dd      	bne.n	800d8fa <__gethex+0x26a>
 800d93e:	e7ee      	b.n	800d91e <__gethex+0x28e>
 800d940:	08011170 	.word	0x08011170
 800d944:	08011003 	.word	0x08011003
 800d948:	0801131e 	.word	0x0801131e
 800d94c:	1e6f      	subs	r7, r5, #1
 800d94e:	f1b9 0f00 	cmp.w	r9, #0
 800d952:	d130      	bne.n	800d9b6 <__gethex+0x326>
 800d954:	b127      	cbz	r7, 800d960 <__gethex+0x2d0>
 800d956:	4639      	mov	r1, r7
 800d958:	4620      	mov	r0, r4
 800d95a:	f7fe fb3c 	bl	800bfd6 <__any_on>
 800d95e:	4681      	mov	r9, r0
 800d960:	2301      	movs	r3, #1
 800d962:	4629      	mov	r1, r5
 800d964:	1b76      	subs	r6, r6, r5
 800d966:	2502      	movs	r5, #2
 800d968:	117a      	asrs	r2, r7, #5
 800d96a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d96e:	f007 071f 	and.w	r7, r7, #31
 800d972:	40bb      	lsls	r3, r7
 800d974:	4213      	tst	r3, r2
 800d976:	4620      	mov	r0, r4
 800d978:	bf18      	it	ne
 800d97a:	f049 0902 	orrne.w	r9, r9, #2
 800d97e:	f7ff fe1f 	bl	800d5c0 <rshift>
 800d982:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d986:	f1b9 0f00 	cmp.w	r9, #0
 800d98a:	d047      	beq.n	800da1c <__gethex+0x38c>
 800d98c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d990:	2b02      	cmp	r3, #2
 800d992:	d015      	beq.n	800d9c0 <__gethex+0x330>
 800d994:	2b03      	cmp	r3, #3
 800d996:	d017      	beq.n	800d9c8 <__gethex+0x338>
 800d998:	2b01      	cmp	r3, #1
 800d99a:	d109      	bne.n	800d9b0 <__gethex+0x320>
 800d99c:	f019 0f02 	tst.w	r9, #2
 800d9a0:	d006      	beq.n	800d9b0 <__gethex+0x320>
 800d9a2:	f8da 3000 	ldr.w	r3, [sl]
 800d9a6:	ea49 0903 	orr.w	r9, r9, r3
 800d9aa:	f019 0f01 	tst.w	r9, #1
 800d9ae:	d10e      	bne.n	800d9ce <__gethex+0x33e>
 800d9b0:	f045 0510 	orr.w	r5, r5, #16
 800d9b4:	e032      	b.n	800da1c <__gethex+0x38c>
 800d9b6:	f04f 0901 	mov.w	r9, #1
 800d9ba:	e7d1      	b.n	800d960 <__gethex+0x2d0>
 800d9bc:	2501      	movs	r5, #1
 800d9be:	e7e2      	b.n	800d986 <__gethex+0x2f6>
 800d9c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9c2:	f1c3 0301 	rsb	r3, r3, #1
 800d9c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d9c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d0f0      	beq.n	800d9b0 <__gethex+0x320>
 800d9ce:	f04f 0c00 	mov.w	ip, #0
 800d9d2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d9d6:	f104 0314 	add.w	r3, r4, #20
 800d9da:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d9de:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9e8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d9ec:	d01b      	beq.n	800da26 <__gethex+0x396>
 800d9ee:	3201      	adds	r2, #1
 800d9f0:	6002      	str	r2, [r0, #0]
 800d9f2:	2d02      	cmp	r5, #2
 800d9f4:	f104 0314 	add.w	r3, r4, #20
 800d9f8:	d13c      	bne.n	800da74 <__gethex+0x3e4>
 800d9fa:	f8d8 2000 	ldr.w	r2, [r8]
 800d9fe:	3a01      	subs	r2, #1
 800da00:	42b2      	cmp	r2, r6
 800da02:	d109      	bne.n	800da18 <__gethex+0x388>
 800da04:	2201      	movs	r2, #1
 800da06:	1171      	asrs	r1, r6, #5
 800da08:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800da0c:	f006 061f 	and.w	r6, r6, #31
 800da10:	fa02 f606 	lsl.w	r6, r2, r6
 800da14:	421e      	tst	r6, r3
 800da16:	d13a      	bne.n	800da8e <__gethex+0x3fe>
 800da18:	f045 0520 	orr.w	r5, r5, #32
 800da1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da1e:	601c      	str	r4, [r3, #0]
 800da20:	9b02      	ldr	r3, [sp, #8]
 800da22:	601f      	str	r7, [r3, #0]
 800da24:	e6b0      	b.n	800d788 <__gethex+0xf8>
 800da26:	4299      	cmp	r1, r3
 800da28:	f843 cc04 	str.w	ip, [r3, #-4]
 800da2c:	d8d9      	bhi.n	800d9e2 <__gethex+0x352>
 800da2e:	68a3      	ldr	r3, [r4, #8]
 800da30:	459b      	cmp	fp, r3
 800da32:	db17      	blt.n	800da64 <__gethex+0x3d4>
 800da34:	6861      	ldr	r1, [r4, #4]
 800da36:	9801      	ldr	r0, [sp, #4]
 800da38:	3101      	adds	r1, #1
 800da3a:	f7fd fe47 	bl	800b6cc <_Balloc>
 800da3e:	4681      	mov	r9, r0
 800da40:	b918      	cbnz	r0, 800da4a <__gethex+0x3ba>
 800da42:	4602      	mov	r2, r0
 800da44:	2184      	movs	r1, #132	@ 0x84
 800da46:	4b19      	ldr	r3, [pc, #100]	@ (800daac <__gethex+0x41c>)
 800da48:	e6c5      	b.n	800d7d6 <__gethex+0x146>
 800da4a:	6922      	ldr	r2, [r4, #16]
 800da4c:	f104 010c 	add.w	r1, r4, #12
 800da50:	3202      	adds	r2, #2
 800da52:	0092      	lsls	r2, r2, #2
 800da54:	300c      	adds	r0, #12
 800da56:	f7ff fd6d 	bl	800d534 <memcpy>
 800da5a:	4621      	mov	r1, r4
 800da5c:	9801      	ldr	r0, [sp, #4]
 800da5e:	f7fd fe75 	bl	800b74c <_Bfree>
 800da62:	464c      	mov	r4, r9
 800da64:	6923      	ldr	r3, [r4, #16]
 800da66:	1c5a      	adds	r2, r3, #1
 800da68:	6122      	str	r2, [r4, #16]
 800da6a:	2201      	movs	r2, #1
 800da6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da70:	615a      	str	r2, [r3, #20]
 800da72:	e7be      	b.n	800d9f2 <__gethex+0x362>
 800da74:	6922      	ldr	r2, [r4, #16]
 800da76:	455a      	cmp	r2, fp
 800da78:	dd0b      	ble.n	800da92 <__gethex+0x402>
 800da7a:	2101      	movs	r1, #1
 800da7c:	4620      	mov	r0, r4
 800da7e:	f7ff fd9f 	bl	800d5c0 <rshift>
 800da82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da86:	3701      	adds	r7, #1
 800da88:	42bb      	cmp	r3, r7
 800da8a:	f6ff aee0 	blt.w	800d84e <__gethex+0x1be>
 800da8e:	2501      	movs	r5, #1
 800da90:	e7c2      	b.n	800da18 <__gethex+0x388>
 800da92:	f016 061f 	ands.w	r6, r6, #31
 800da96:	d0fa      	beq.n	800da8e <__gethex+0x3fe>
 800da98:	4453      	add	r3, sl
 800da9a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800da9e:	f7fd ff07 	bl	800b8b0 <__hi0bits>
 800daa2:	f1c6 0620 	rsb	r6, r6, #32
 800daa6:	42b0      	cmp	r0, r6
 800daa8:	dbe7      	blt.n	800da7a <__gethex+0x3ea>
 800daaa:	e7f0      	b.n	800da8e <__gethex+0x3fe>
 800daac:	08011003 	.word	0x08011003

0800dab0 <L_shift>:
 800dab0:	f1c2 0208 	rsb	r2, r2, #8
 800dab4:	0092      	lsls	r2, r2, #2
 800dab6:	b570      	push	{r4, r5, r6, lr}
 800dab8:	f1c2 0620 	rsb	r6, r2, #32
 800dabc:	6843      	ldr	r3, [r0, #4]
 800dabe:	6804      	ldr	r4, [r0, #0]
 800dac0:	fa03 f506 	lsl.w	r5, r3, r6
 800dac4:	432c      	orrs	r4, r5
 800dac6:	40d3      	lsrs	r3, r2
 800dac8:	6004      	str	r4, [r0, #0]
 800daca:	f840 3f04 	str.w	r3, [r0, #4]!
 800dace:	4288      	cmp	r0, r1
 800dad0:	d3f4      	bcc.n	800dabc <L_shift+0xc>
 800dad2:	bd70      	pop	{r4, r5, r6, pc}

0800dad4 <__match>:
 800dad4:	b530      	push	{r4, r5, lr}
 800dad6:	6803      	ldr	r3, [r0, #0]
 800dad8:	3301      	adds	r3, #1
 800dada:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dade:	b914      	cbnz	r4, 800dae6 <__match+0x12>
 800dae0:	6003      	str	r3, [r0, #0]
 800dae2:	2001      	movs	r0, #1
 800dae4:	bd30      	pop	{r4, r5, pc}
 800dae6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800daea:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800daee:	2d19      	cmp	r5, #25
 800daf0:	bf98      	it	ls
 800daf2:	3220      	addls	r2, #32
 800daf4:	42a2      	cmp	r2, r4
 800daf6:	d0f0      	beq.n	800dada <__match+0x6>
 800daf8:	2000      	movs	r0, #0
 800dafa:	e7f3      	b.n	800dae4 <__match+0x10>

0800dafc <__hexnan>:
 800dafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db00:	2500      	movs	r5, #0
 800db02:	680b      	ldr	r3, [r1, #0]
 800db04:	4682      	mov	sl, r0
 800db06:	115e      	asrs	r6, r3, #5
 800db08:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800db0c:	f013 031f 	ands.w	r3, r3, #31
 800db10:	bf18      	it	ne
 800db12:	3604      	addne	r6, #4
 800db14:	1f37      	subs	r7, r6, #4
 800db16:	4690      	mov	r8, r2
 800db18:	46b9      	mov	r9, r7
 800db1a:	463c      	mov	r4, r7
 800db1c:	46ab      	mov	fp, r5
 800db1e:	b087      	sub	sp, #28
 800db20:	6801      	ldr	r1, [r0, #0]
 800db22:	9301      	str	r3, [sp, #4]
 800db24:	f846 5c04 	str.w	r5, [r6, #-4]
 800db28:	9502      	str	r5, [sp, #8]
 800db2a:	784a      	ldrb	r2, [r1, #1]
 800db2c:	1c4b      	adds	r3, r1, #1
 800db2e:	9303      	str	r3, [sp, #12]
 800db30:	b342      	cbz	r2, 800db84 <__hexnan+0x88>
 800db32:	4610      	mov	r0, r2
 800db34:	9105      	str	r1, [sp, #20]
 800db36:	9204      	str	r2, [sp, #16]
 800db38:	f7ff fd95 	bl	800d666 <__hexdig_fun>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	d151      	bne.n	800dbe4 <__hexnan+0xe8>
 800db40:	9a04      	ldr	r2, [sp, #16]
 800db42:	9905      	ldr	r1, [sp, #20]
 800db44:	2a20      	cmp	r2, #32
 800db46:	d818      	bhi.n	800db7a <__hexnan+0x7e>
 800db48:	9b02      	ldr	r3, [sp, #8]
 800db4a:	459b      	cmp	fp, r3
 800db4c:	dd13      	ble.n	800db76 <__hexnan+0x7a>
 800db4e:	454c      	cmp	r4, r9
 800db50:	d206      	bcs.n	800db60 <__hexnan+0x64>
 800db52:	2d07      	cmp	r5, #7
 800db54:	dc04      	bgt.n	800db60 <__hexnan+0x64>
 800db56:	462a      	mov	r2, r5
 800db58:	4649      	mov	r1, r9
 800db5a:	4620      	mov	r0, r4
 800db5c:	f7ff ffa8 	bl	800dab0 <L_shift>
 800db60:	4544      	cmp	r4, r8
 800db62:	d952      	bls.n	800dc0a <__hexnan+0x10e>
 800db64:	2300      	movs	r3, #0
 800db66:	f1a4 0904 	sub.w	r9, r4, #4
 800db6a:	f844 3c04 	str.w	r3, [r4, #-4]
 800db6e:	461d      	mov	r5, r3
 800db70:	464c      	mov	r4, r9
 800db72:	f8cd b008 	str.w	fp, [sp, #8]
 800db76:	9903      	ldr	r1, [sp, #12]
 800db78:	e7d7      	b.n	800db2a <__hexnan+0x2e>
 800db7a:	2a29      	cmp	r2, #41	@ 0x29
 800db7c:	d157      	bne.n	800dc2e <__hexnan+0x132>
 800db7e:	3102      	adds	r1, #2
 800db80:	f8ca 1000 	str.w	r1, [sl]
 800db84:	f1bb 0f00 	cmp.w	fp, #0
 800db88:	d051      	beq.n	800dc2e <__hexnan+0x132>
 800db8a:	454c      	cmp	r4, r9
 800db8c:	d206      	bcs.n	800db9c <__hexnan+0xa0>
 800db8e:	2d07      	cmp	r5, #7
 800db90:	dc04      	bgt.n	800db9c <__hexnan+0xa0>
 800db92:	462a      	mov	r2, r5
 800db94:	4649      	mov	r1, r9
 800db96:	4620      	mov	r0, r4
 800db98:	f7ff ff8a 	bl	800dab0 <L_shift>
 800db9c:	4544      	cmp	r4, r8
 800db9e:	d936      	bls.n	800dc0e <__hexnan+0x112>
 800dba0:	4623      	mov	r3, r4
 800dba2:	f1a8 0204 	sub.w	r2, r8, #4
 800dba6:	f853 1b04 	ldr.w	r1, [r3], #4
 800dbaa:	429f      	cmp	r7, r3
 800dbac:	f842 1f04 	str.w	r1, [r2, #4]!
 800dbb0:	d2f9      	bcs.n	800dba6 <__hexnan+0xaa>
 800dbb2:	1b3b      	subs	r3, r7, r4
 800dbb4:	f023 0303 	bic.w	r3, r3, #3
 800dbb8:	3304      	adds	r3, #4
 800dbba:	3401      	adds	r4, #1
 800dbbc:	3e03      	subs	r6, #3
 800dbbe:	42b4      	cmp	r4, r6
 800dbc0:	bf88      	it	hi
 800dbc2:	2304      	movhi	r3, #4
 800dbc4:	2200      	movs	r2, #0
 800dbc6:	4443      	add	r3, r8
 800dbc8:	f843 2b04 	str.w	r2, [r3], #4
 800dbcc:	429f      	cmp	r7, r3
 800dbce:	d2fb      	bcs.n	800dbc8 <__hexnan+0xcc>
 800dbd0:	683b      	ldr	r3, [r7, #0]
 800dbd2:	b91b      	cbnz	r3, 800dbdc <__hexnan+0xe0>
 800dbd4:	4547      	cmp	r7, r8
 800dbd6:	d128      	bne.n	800dc2a <__hexnan+0x12e>
 800dbd8:	2301      	movs	r3, #1
 800dbda:	603b      	str	r3, [r7, #0]
 800dbdc:	2005      	movs	r0, #5
 800dbde:	b007      	add	sp, #28
 800dbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbe4:	3501      	adds	r5, #1
 800dbe6:	2d08      	cmp	r5, #8
 800dbe8:	f10b 0b01 	add.w	fp, fp, #1
 800dbec:	dd06      	ble.n	800dbfc <__hexnan+0x100>
 800dbee:	4544      	cmp	r4, r8
 800dbf0:	d9c1      	bls.n	800db76 <__hexnan+0x7a>
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	2501      	movs	r5, #1
 800dbf6:	f844 3c04 	str.w	r3, [r4, #-4]
 800dbfa:	3c04      	subs	r4, #4
 800dbfc:	6822      	ldr	r2, [r4, #0]
 800dbfe:	f000 000f 	and.w	r0, r0, #15
 800dc02:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dc06:	6020      	str	r0, [r4, #0]
 800dc08:	e7b5      	b.n	800db76 <__hexnan+0x7a>
 800dc0a:	2508      	movs	r5, #8
 800dc0c:	e7b3      	b.n	800db76 <__hexnan+0x7a>
 800dc0e:	9b01      	ldr	r3, [sp, #4]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d0dd      	beq.n	800dbd0 <__hexnan+0xd4>
 800dc14:	f04f 32ff 	mov.w	r2, #4294967295
 800dc18:	f1c3 0320 	rsb	r3, r3, #32
 800dc1c:	40da      	lsrs	r2, r3
 800dc1e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dc22:	4013      	ands	r3, r2
 800dc24:	f846 3c04 	str.w	r3, [r6, #-4]
 800dc28:	e7d2      	b.n	800dbd0 <__hexnan+0xd4>
 800dc2a:	3f04      	subs	r7, #4
 800dc2c:	e7d0      	b.n	800dbd0 <__hexnan+0xd4>
 800dc2e:	2004      	movs	r0, #4
 800dc30:	e7d5      	b.n	800dbde <__hexnan+0xe2>

0800dc32 <__ascii_mbtowc>:
 800dc32:	b082      	sub	sp, #8
 800dc34:	b901      	cbnz	r1, 800dc38 <__ascii_mbtowc+0x6>
 800dc36:	a901      	add	r1, sp, #4
 800dc38:	b142      	cbz	r2, 800dc4c <__ascii_mbtowc+0x1a>
 800dc3a:	b14b      	cbz	r3, 800dc50 <__ascii_mbtowc+0x1e>
 800dc3c:	7813      	ldrb	r3, [r2, #0]
 800dc3e:	600b      	str	r3, [r1, #0]
 800dc40:	7812      	ldrb	r2, [r2, #0]
 800dc42:	1e10      	subs	r0, r2, #0
 800dc44:	bf18      	it	ne
 800dc46:	2001      	movne	r0, #1
 800dc48:	b002      	add	sp, #8
 800dc4a:	4770      	bx	lr
 800dc4c:	4610      	mov	r0, r2
 800dc4e:	e7fb      	b.n	800dc48 <__ascii_mbtowc+0x16>
 800dc50:	f06f 0001 	mvn.w	r0, #1
 800dc54:	e7f8      	b.n	800dc48 <__ascii_mbtowc+0x16>

0800dc56 <_realloc_r>:
 800dc56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc5a:	4680      	mov	r8, r0
 800dc5c:	4615      	mov	r5, r2
 800dc5e:	460c      	mov	r4, r1
 800dc60:	b921      	cbnz	r1, 800dc6c <_realloc_r+0x16>
 800dc62:	4611      	mov	r1, r2
 800dc64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc68:	f7fd bca4 	b.w	800b5b4 <_malloc_r>
 800dc6c:	b92a      	cbnz	r2, 800dc7a <_realloc_r+0x24>
 800dc6e:	f7fd fc2f 	bl	800b4d0 <_free_r>
 800dc72:	2400      	movs	r4, #0
 800dc74:	4620      	mov	r0, r4
 800dc76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc7a:	f000 f8c4 	bl	800de06 <_malloc_usable_size_r>
 800dc7e:	4285      	cmp	r5, r0
 800dc80:	4606      	mov	r6, r0
 800dc82:	d802      	bhi.n	800dc8a <_realloc_r+0x34>
 800dc84:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dc88:	d8f4      	bhi.n	800dc74 <_realloc_r+0x1e>
 800dc8a:	4629      	mov	r1, r5
 800dc8c:	4640      	mov	r0, r8
 800dc8e:	f7fd fc91 	bl	800b5b4 <_malloc_r>
 800dc92:	4607      	mov	r7, r0
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d0ec      	beq.n	800dc72 <_realloc_r+0x1c>
 800dc98:	42b5      	cmp	r5, r6
 800dc9a:	462a      	mov	r2, r5
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	bf28      	it	cs
 800dca0:	4632      	movcs	r2, r6
 800dca2:	f7ff fc47 	bl	800d534 <memcpy>
 800dca6:	4621      	mov	r1, r4
 800dca8:	4640      	mov	r0, r8
 800dcaa:	f7fd fc11 	bl	800b4d0 <_free_r>
 800dcae:	463c      	mov	r4, r7
 800dcb0:	e7e0      	b.n	800dc74 <_realloc_r+0x1e>

0800dcb2 <__ascii_wctomb>:
 800dcb2:	4603      	mov	r3, r0
 800dcb4:	4608      	mov	r0, r1
 800dcb6:	b141      	cbz	r1, 800dcca <__ascii_wctomb+0x18>
 800dcb8:	2aff      	cmp	r2, #255	@ 0xff
 800dcba:	d904      	bls.n	800dcc6 <__ascii_wctomb+0x14>
 800dcbc:	228a      	movs	r2, #138	@ 0x8a
 800dcbe:	f04f 30ff 	mov.w	r0, #4294967295
 800dcc2:	601a      	str	r2, [r3, #0]
 800dcc4:	4770      	bx	lr
 800dcc6:	2001      	movs	r0, #1
 800dcc8:	700a      	strb	r2, [r1, #0]
 800dcca:	4770      	bx	lr

0800dccc <fiprintf>:
 800dccc:	b40e      	push	{r1, r2, r3}
 800dcce:	b503      	push	{r0, r1, lr}
 800dcd0:	4601      	mov	r1, r0
 800dcd2:	ab03      	add	r3, sp, #12
 800dcd4:	4805      	ldr	r0, [pc, #20]	@ (800dcec <fiprintf+0x20>)
 800dcd6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dcda:	6800      	ldr	r0, [r0, #0]
 800dcdc:	9301      	str	r3, [sp, #4]
 800dcde:	f7ff f999 	bl	800d014 <_vfiprintf_r>
 800dce2:	b002      	add	sp, #8
 800dce4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dce8:	b003      	add	sp, #12
 800dcea:	4770      	bx	lr
 800dcec:	20000020 	.word	0x20000020

0800dcf0 <__swhatbuf_r>:
 800dcf0:	b570      	push	{r4, r5, r6, lr}
 800dcf2:	460c      	mov	r4, r1
 800dcf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcf8:	4615      	mov	r5, r2
 800dcfa:	2900      	cmp	r1, #0
 800dcfc:	461e      	mov	r6, r3
 800dcfe:	b096      	sub	sp, #88	@ 0x58
 800dd00:	da0c      	bge.n	800dd1c <__swhatbuf_r+0x2c>
 800dd02:	89a3      	ldrh	r3, [r4, #12]
 800dd04:	2100      	movs	r1, #0
 800dd06:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd0a:	bf14      	ite	ne
 800dd0c:	2340      	movne	r3, #64	@ 0x40
 800dd0e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd12:	2000      	movs	r0, #0
 800dd14:	6031      	str	r1, [r6, #0]
 800dd16:	602b      	str	r3, [r5, #0]
 800dd18:	b016      	add	sp, #88	@ 0x58
 800dd1a:	bd70      	pop	{r4, r5, r6, pc}
 800dd1c:	466a      	mov	r2, sp
 800dd1e:	f000 f849 	bl	800ddb4 <_fstat_r>
 800dd22:	2800      	cmp	r0, #0
 800dd24:	dbed      	blt.n	800dd02 <__swhatbuf_r+0x12>
 800dd26:	9901      	ldr	r1, [sp, #4]
 800dd28:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd2c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd30:	4259      	negs	r1, r3
 800dd32:	4159      	adcs	r1, r3
 800dd34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd38:	e7eb      	b.n	800dd12 <__swhatbuf_r+0x22>

0800dd3a <__smakebuf_r>:
 800dd3a:	898b      	ldrh	r3, [r1, #12]
 800dd3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd3e:	079d      	lsls	r5, r3, #30
 800dd40:	4606      	mov	r6, r0
 800dd42:	460c      	mov	r4, r1
 800dd44:	d507      	bpl.n	800dd56 <__smakebuf_r+0x1c>
 800dd46:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd4a:	6023      	str	r3, [r4, #0]
 800dd4c:	6123      	str	r3, [r4, #16]
 800dd4e:	2301      	movs	r3, #1
 800dd50:	6163      	str	r3, [r4, #20]
 800dd52:	b003      	add	sp, #12
 800dd54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd56:	466a      	mov	r2, sp
 800dd58:	ab01      	add	r3, sp, #4
 800dd5a:	f7ff ffc9 	bl	800dcf0 <__swhatbuf_r>
 800dd5e:	9f00      	ldr	r7, [sp, #0]
 800dd60:	4605      	mov	r5, r0
 800dd62:	4639      	mov	r1, r7
 800dd64:	4630      	mov	r0, r6
 800dd66:	f7fd fc25 	bl	800b5b4 <_malloc_r>
 800dd6a:	b948      	cbnz	r0, 800dd80 <__smakebuf_r+0x46>
 800dd6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd70:	059a      	lsls	r2, r3, #22
 800dd72:	d4ee      	bmi.n	800dd52 <__smakebuf_r+0x18>
 800dd74:	f023 0303 	bic.w	r3, r3, #3
 800dd78:	f043 0302 	orr.w	r3, r3, #2
 800dd7c:	81a3      	strh	r3, [r4, #12]
 800dd7e:	e7e2      	b.n	800dd46 <__smakebuf_r+0xc>
 800dd80:	89a3      	ldrh	r3, [r4, #12]
 800dd82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd8a:	81a3      	strh	r3, [r4, #12]
 800dd8c:	9b01      	ldr	r3, [sp, #4]
 800dd8e:	6020      	str	r0, [r4, #0]
 800dd90:	b15b      	cbz	r3, 800ddaa <__smakebuf_r+0x70>
 800dd92:	4630      	mov	r0, r6
 800dd94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd98:	f000 f81e 	bl	800ddd8 <_isatty_r>
 800dd9c:	b128      	cbz	r0, 800ddaa <__smakebuf_r+0x70>
 800dd9e:	89a3      	ldrh	r3, [r4, #12]
 800dda0:	f023 0303 	bic.w	r3, r3, #3
 800dda4:	f043 0301 	orr.w	r3, r3, #1
 800dda8:	81a3      	strh	r3, [r4, #12]
 800ddaa:	89a3      	ldrh	r3, [r4, #12]
 800ddac:	431d      	orrs	r5, r3
 800ddae:	81a5      	strh	r5, [r4, #12]
 800ddb0:	e7cf      	b.n	800dd52 <__smakebuf_r+0x18>
	...

0800ddb4 <_fstat_r>:
 800ddb4:	b538      	push	{r3, r4, r5, lr}
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	4d06      	ldr	r5, [pc, #24]	@ (800ddd4 <_fstat_r+0x20>)
 800ddba:	4604      	mov	r4, r0
 800ddbc:	4608      	mov	r0, r1
 800ddbe:	4611      	mov	r1, r2
 800ddc0:	602b      	str	r3, [r5, #0]
 800ddc2:	f7f4 fb61 	bl	8002488 <_fstat>
 800ddc6:	1c43      	adds	r3, r0, #1
 800ddc8:	d102      	bne.n	800ddd0 <_fstat_r+0x1c>
 800ddca:	682b      	ldr	r3, [r5, #0]
 800ddcc:	b103      	cbz	r3, 800ddd0 <_fstat_r+0x1c>
 800ddce:	6023      	str	r3, [r4, #0]
 800ddd0:	bd38      	pop	{r3, r4, r5, pc}
 800ddd2:	bf00      	nop
 800ddd4:	200005d0 	.word	0x200005d0

0800ddd8 <_isatty_r>:
 800ddd8:	b538      	push	{r3, r4, r5, lr}
 800ddda:	2300      	movs	r3, #0
 800dddc:	4d05      	ldr	r5, [pc, #20]	@ (800ddf4 <_isatty_r+0x1c>)
 800ddde:	4604      	mov	r4, r0
 800dde0:	4608      	mov	r0, r1
 800dde2:	602b      	str	r3, [r5, #0]
 800dde4:	f7f4 fb5f 	bl	80024a6 <_isatty>
 800dde8:	1c43      	adds	r3, r0, #1
 800ddea:	d102      	bne.n	800ddf2 <_isatty_r+0x1a>
 800ddec:	682b      	ldr	r3, [r5, #0]
 800ddee:	b103      	cbz	r3, 800ddf2 <_isatty_r+0x1a>
 800ddf0:	6023      	str	r3, [r4, #0]
 800ddf2:	bd38      	pop	{r3, r4, r5, pc}
 800ddf4:	200005d0 	.word	0x200005d0

0800ddf8 <abort>:
 800ddf8:	2006      	movs	r0, #6
 800ddfa:	b508      	push	{r3, lr}
 800ddfc:	f000 f834 	bl	800de68 <raise>
 800de00:	2001      	movs	r0, #1
 800de02:	f7f4 faf2 	bl	80023ea <_exit>

0800de06 <_malloc_usable_size_r>:
 800de06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800de0a:	1f18      	subs	r0, r3, #4
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	bfbc      	itt	lt
 800de10:	580b      	ldrlt	r3, [r1, r0]
 800de12:	18c0      	addlt	r0, r0, r3
 800de14:	4770      	bx	lr

0800de16 <_raise_r>:
 800de16:	291f      	cmp	r1, #31
 800de18:	b538      	push	{r3, r4, r5, lr}
 800de1a:	4605      	mov	r5, r0
 800de1c:	460c      	mov	r4, r1
 800de1e:	d904      	bls.n	800de2a <_raise_r+0x14>
 800de20:	2316      	movs	r3, #22
 800de22:	6003      	str	r3, [r0, #0]
 800de24:	f04f 30ff 	mov.w	r0, #4294967295
 800de28:	bd38      	pop	{r3, r4, r5, pc}
 800de2a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800de2c:	b112      	cbz	r2, 800de34 <_raise_r+0x1e>
 800de2e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de32:	b94b      	cbnz	r3, 800de48 <_raise_r+0x32>
 800de34:	4628      	mov	r0, r5
 800de36:	f000 f831 	bl	800de9c <_getpid_r>
 800de3a:	4622      	mov	r2, r4
 800de3c:	4601      	mov	r1, r0
 800de3e:	4628      	mov	r0, r5
 800de40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de44:	f000 b818 	b.w	800de78 <_kill_r>
 800de48:	2b01      	cmp	r3, #1
 800de4a:	d00a      	beq.n	800de62 <_raise_r+0x4c>
 800de4c:	1c59      	adds	r1, r3, #1
 800de4e:	d103      	bne.n	800de58 <_raise_r+0x42>
 800de50:	2316      	movs	r3, #22
 800de52:	6003      	str	r3, [r0, #0]
 800de54:	2001      	movs	r0, #1
 800de56:	e7e7      	b.n	800de28 <_raise_r+0x12>
 800de58:	2100      	movs	r1, #0
 800de5a:	4620      	mov	r0, r4
 800de5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800de60:	4798      	blx	r3
 800de62:	2000      	movs	r0, #0
 800de64:	e7e0      	b.n	800de28 <_raise_r+0x12>
	...

0800de68 <raise>:
 800de68:	4b02      	ldr	r3, [pc, #8]	@ (800de74 <raise+0xc>)
 800de6a:	4601      	mov	r1, r0
 800de6c:	6818      	ldr	r0, [r3, #0]
 800de6e:	f7ff bfd2 	b.w	800de16 <_raise_r>
 800de72:	bf00      	nop
 800de74:	20000020 	.word	0x20000020

0800de78 <_kill_r>:
 800de78:	b538      	push	{r3, r4, r5, lr}
 800de7a:	2300      	movs	r3, #0
 800de7c:	4d06      	ldr	r5, [pc, #24]	@ (800de98 <_kill_r+0x20>)
 800de7e:	4604      	mov	r4, r0
 800de80:	4608      	mov	r0, r1
 800de82:	4611      	mov	r1, r2
 800de84:	602b      	str	r3, [r5, #0]
 800de86:	f7f4 faa0 	bl	80023ca <_kill>
 800de8a:	1c43      	adds	r3, r0, #1
 800de8c:	d102      	bne.n	800de94 <_kill_r+0x1c>
 800de8e:	682b      	ldr	r3, [r5, #0]
 800de90:	b103      	cbz	r3, 800de94 <_kill_r+0x1c>
 800de92:	6023      	str	r3, [r4, #0]
 800de94:	bd38      	pop	{r3, r4, r5, pc}
 800de96:	bf00      	nop
 800de98:	200005d0 	.word	0x200005d0

0800de9c <_getpid_r>:
 800de9c:	f7f4 ba8e 	b.w	80023bc <_getpid>

0800dea0 <_init>:
 800dea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dea2:	bf00      	nop
 800dea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dea6:	bc08      	pop	{r3}
 800dea8:	469e      	mov	lr, r3
 800deaa:	4770      	bx	lr

0800deac <_fini>:
 800deac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deae:	bf00      	nop
 800deb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deb2:	bc08      	pop	{r3}
 800deb4:	469e      	mov	lr, r3
 800deb6:	4770      	bx	lr
