--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 758943346 paths analyzed, 1835 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.620ns.
--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT21   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN21    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_21
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT33   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN33    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_33
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT32   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN32    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_32
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT31   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN31    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_31
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT30   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN30    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_30
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT3    Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN3     net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_3
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT29   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN29    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_29
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT28   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN28    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_28
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT27   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN27    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_27
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT26   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN26    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_26
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT25   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN25    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_25
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT24   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN24    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_24
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT23   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN23    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_23
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT22   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN22    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_22
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT9    Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN9     net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_9
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT20   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN20    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_20
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT2    Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN2     net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_2
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT19   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN19    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_19
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT18   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN18    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_18
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT17   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN17    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_17
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT16   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN16    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_16
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT15   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN15    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_15
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT14   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN14    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_14
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT13   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN13    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_13
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT12   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN12    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_12
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT11   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN11    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_11
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT10   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN10    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_10
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT1    Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN1     net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_1
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT0    Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN0     net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_0
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               processor/shift_cursor/get_neighbours/M_ctr_q_1_1 (FF)
  Destination:          processor/toggle_map/M_mask1_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.503ns (Levels of Logic = 9)
  Clock Path Skew:      -0.082ns (0.637 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: processor/shift_cursor/get_neighbours/M_ctr_q_1_1 to processor/toggle_map/M_mask1_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y11.CQ       Tcko                  0.430   processor/M_cursor_position_q_4
                                                       processor/shift_cursor/get_neighbours/M_ctr_q_1_1
    SLICE_X7Y11.C4       net (fanout=9)        0.758   processor/M_ctr_q_1_1_0
    SLICE_X7Y11.C        Tilo                  0.259   processor/M_cursor_position_q_4
                                                       processor/toggle_map/Mmux_M_alu_b1031_1
    SLICE_X7Y13.B4       net (fanout=13)       1.092   processor/toggle_map/Mmux_M_alu_b1031
    SLICE_X7Y13.B        Tilo                  0.259   processor/toggle_map/M_mask4_q[11]
                                                       processor/toggle_map/Mmux_M_alu_b162
    SLICE_X7Y14.D5       net (fanout=2)        0.631   processor/toggle_map/Mmux_M_alu_b161
    SLICE_X7Y14.D        Tilo                  0.259   processor/M_toggle_map_out[15]
                                                       processor/toggle_map/Mmux_M_alu_b163
    DSP48_X0Y3.B16       net (fanout=2)        0.656   processor/toggle_map/M_alu_b[16]
    DSP48_X0Y3.P17       Tdspdo_B_P            4.384   processor/toggle_map/alu/adder/Mmult_n0032
                                                       processor/toggle_map/alu/adder/Mmult_n0032
    DSP48_X0Y4.C0        net (fanout=1)        1.203   processor/toggle_map/alu/adder/Mmult_n0032_P17_to_Mmult_n00321
    DSP48_X0Y4.PCOUT34   Tdspdo_C_PCOUT        3.149   processor/toggle_map/alu/adder/Mmult_n00321
                                                       processor/toggle_map/alu/adder/Mmult_n00321
    DSP48_X0Y5.PCIN34    net (fanout=1)        0.002   processor/toggle_map/alu/adder/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_34
    DSP48_X0Y5.P3        Tdspdo_PCIN_P         2.645   processor/toggle_map/alu/adder/Mmult_n00322
                                                       processor/toggle_map/alu/adder/Mmult_n00322
    SLICE_X8Y21.A5       net (fanout=1)        1.075   processor/toggle_map/alu/adder/n0032[20]
    SLICE_X8Y21.COUT     Topcya                0.482   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
                                                       processor/toggle_map/alu/adder/Mmux_s3_A131
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_cy<23>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   processor/toggle_map/alu/adder/Mmux_s3_rs_cy[23]
    SLICE_X8Y22.AMUX     Tcina                 0.220   processor/M_down_temp_q_16
                                                       processor/toggle_map/alu/adder/Mmux_s3_rs_xor<24>
    SLICE_X8Y30.C5       net (fanout=1)        0.926   processor/toggle_map/alu/M_adder_out[24]
    SLICE_X8Y30.C        Tilo                  0.255   processor/toggle_map/M_mask4_q[24]
                                                       processor/toggle_map/alu/Mmux_out171
    SLICE_X6Y30.AX       net (fanout=4)        0.701   processor/toggle_map/M_alu_out[24]
    SLICE_X6Y30.CLK      Tdick                 0.114   processor/toggle_map/M_mask1_q[24]
                                                       processor/toggle_map/M_mask1_q_24
    -------------------------------------------------  ---------------------------
    Total                                     19.503ns (12.456ns logic, 7.047ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/down_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/up_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/left_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/enter_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: processor/right_btn_cond/M_sync_out/CLK
  Logical resource: processor/right_btn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[3]/CLK
  Logical resource: processor/M_blink_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[3]/CLK
  Logical resource: processor/M_blink_q_3/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[7]/CLK
  Logical resource: processor/M_blink_q_4/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[7]/CLK
  Logical resource: processor/M_blink_q_5/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[7]/CLK
  Logical resource: processor/M_blink_q_6/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[7]/CLK
  Logical resource: processor/M_blink_q_7/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[11]/CLK
  Logical resource: processor/M_blink_q_8/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[11]/CLK
  Logical resource: processor/M_blink_q_9/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[11]/CLK
  Logical resource: processor/M_blink_q_10/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[11]/CLK
  Logical resource: processor/M_blink_q_11/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[15]/CLK
  Logical resource: processor/M_blink_q_12/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[15]/CLK
  Logical resource: processor/M_blink_q_13/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[15]/CLK
  Logical resource: processor/M_blink_q_14/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[15]/CLK
  Logical resource: processor/M_blink_q_15/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[19]/CLK
  Logical resource: processor/M_blink_q_16/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[19]/CLK
  Logical resource: processor/M_blink_q_17/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[19]/CLK
  Logical resource: processor/M_blink_q_18/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[19]/CLK
  Logical resource: processor/M_blink_q_19/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[23]/CLK
  Logical resource: processor/M_blink_q_20/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[23]/CLK
  Logical resource: processor/M_blink_q_21/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[23]/CLK
  Logical resource: processor/M_blink_q_22/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[23]/CLK
  Logical resource: processor/M_blink_q_23/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/M_blink_q[24]/CLK
  Logical resource: processor/M_blink_q_24/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: processor/up_btn_cond/M_ctr_q[3]/CLK
  Logical resource: processor/up_btn_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.620|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758943346 paths, 0 nets, and 3040 connections

Design statistics:
   Minimum period:  19.620ns{1}   (Maximum frequency:  50.968MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 06 19:55:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



