Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Sep 11 16:38:49 2018
| Host         : Luke running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FPGA_factorial_control_sets_placed.rpt
| Design       : FPGA_factorial
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+--------------------------+------------------------+------------------+----------------+
|                  Clock Signal                  |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------------------------------+--------------------------+------------------------+------------------+----------------+
|  factorial/cu/FSM_sequential_NS_reg[2]_i_2_n_0 |                          |                        |                2 |              3 |
|  debounced_button_BUFG                         |                          |                        |                6 |              8 |
|  CLK/clk                                       |                          |                        |                7 |             20 |
|  debounced_button_BUFG                         | factorial/cu/Q_reg[31]_0 | factorial/cu/Q_reg[31] |                9 |             31 |
|  clk100MHZ_IBUF_BUFG                           |                          | rst_IBUF               |               10 |             33 |
+------------------------------------------------+--------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 8      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


