

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Apr  3 19:21:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+-------------+-----------+-------------+-----+-------------+---------+
        |                                                  |                                       |    Latency (cycles)   |    Latency (absolute)   |      Interval     | Pipeline|
        |                     Instance                     |                 Module                |   min   |     max     |    min    |     max     | min |     max     |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+-------------+-----------+-------------+-----+-------------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_33_2_fu_346           |RNI_Pipeline_VITIS_LOOP_33_2           |       10|           10|   0.100 us|     0.100 us|   10|           10|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_42_3_fu_352           |RNI_Pipeline_VITIS_LOOP_42_3           |       10|           10|   0.100 us|     0.100 us|   10|           10|       no|
        |grp_inner_layer_fu_357                            |inner_layer                            |        6|  12885098496|  60.000 ns|  128.851 sec|    6|  12885098496|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_376              |RNI_Pipeline_WEIGHTS_LOOP              |        4|       131074|  40.000 ns|     1.311 ms|    4|       131074|       no|
        |grp_RNI_Pipeline_NEURONS_STATE_RESET_LOOP_fu_392  |RNI_Pipeline_NEURONS_STATE_RESET_LOOP  |      130|          130|   1.300 us|     1.300 us|  130|          130|       no|
        |grp_RNI_Pipeline_VITIS_LOOP_66_5_fu_398           |RNI_Pipeline_VITIS_LOOP_66_5           |       10|           10|   0.100 us|     0.100 us|   10|           10|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404             |RNI_Pipeline_WEIGHTS_LOOP1             |        2|       196607|  20.000 ns|     1.966 ms|    2|       196607|       no|
        +--------------------------------------------------+---------------------------------------+---------+-------------+-----------+-------------+-----+-------------+---------+

        * Loop: 
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|         ?|  883 ~ 51558745155|          -|          -|     ?|        no|
        | + NEURONS_LOOP    |      640|  16778112|         5 ~ 131079|          -|          -|   128|        no|
        | + NEURONS_LOOP    |       64|   1572904|         8 ~ 196613|          -|          -|     8|        no|
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 12 
6 --> 7 9 
7 --> 8 
8 --> 11 
9 --> 10 
10 --> 11 
11 --> 5 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 25 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 19 
25 --> 26 
26 --> 27 
27 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_buffer_data_loc = alloca i64 1"   --->   Operation 28 'alloca' 'output_buffer_data_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_loc = alloca i64 1"   --->   Operation 29 'alloca' 'p_0_0_0185_i_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/RNI.cpp:15]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%input_list = alloca i64 1" [src/RNI.cpp:31]   --->   Operation 47 'alloca' 'input_list' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%output_list = alloca i64 1" [src/RNI.cpp:41]   --->   Operation 48 'alloca' 'output_list' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_list_1 = getelementptr i1 %input_list, i64 0, i64 0"   --->   Operation 49 'getelementptr' 'input_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_list_1 = getelementptr i1 %output_list, i64 0, i64 0"   --->   Operation 50 'getelementptr' 'output_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_9" [src/RNI.cpp:25]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_10" [src/RNI.cpp:25]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:25]   --->   Operation 53 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln31 = store i1 0, i3 %input_list_1" [src/RNI.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln41 = store i1 0, i3 %output_list_1" [src/RNI.cpp:41]   --->   Operation 55 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [src/RNI.cpp:29]   --->   Operation 56 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i24 %empty" [src/RNI.cpp:29]   --->   Operation 57 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%input_buffer_last = extractvalue i24 %empty" [src/RNI.cpp:29]   --->   Operation 58 'extractvalue' 'input_buffer_last' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (5.47ns)   --->   "%call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:29]   --->   Operation 59 'call' 'call_ln29' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/RNI.cpp:25]   --->   Operation 61 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:29]   --->   Operation 62 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln91 = br void %WEIGHTS_LOOP.i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 64 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%neuron_index = phi i8 %add_ln91, void %for.inc63.i, i8 0, void %VITIS_LOOP_33_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 65 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_eq  i8 %neuron_index, i8 128" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 66 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln91 = add i8 %neuron_index, i8 1" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 67 'add' 'add_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 68 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %neuron_index" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 69 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %neuron_index" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 70 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln91" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 71 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 72 'load' 'weight_index' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %trunc_ln91" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 73 'zext' 'neuron_index_cast_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.87ns)   --->   "%add_i_i108_i = add i8 %neuron_index_cast_cast, i8 1" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 74 'add' 'add_i_i108_i' <Predicate = (!icmp_ln91)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%conv_i101_i = zext i8 %add_i_i108_i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 75 'zext' 'conv_i101_i' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i101_i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 76 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 77 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_5 : Operation 78 [2/2] (3.97ns)   --->   "%call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:56]   --->   Operation 78 'call' 'call_ln56' <Predicate = (icmp_ln91)> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 80 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 81 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 82 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 83 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.94ns)   --->   "%icmp_ln93 = icmp_ult  i15 %weight_index, i15 %WEIGHTS_INDEX_load" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 84 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.end.ithread-pre-split, void %for.body12.lr.ph.i" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 85 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.58ns)   --->   "%call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 86 'call' 'call_ln93' <Predicate = (icmp_ln93)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 87 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 88 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_8 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln98 = br void %for.end.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 89 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 90 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.58>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_loc_load = load i8 %p_0_0_0185_i_phi_loc"   --->   Operation 91 'load' 'p_0_0_0185_i_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 8> <Delay = 6.14>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty_24 = phi i8 %NEURONS_MEMBRANE_load, void %for.end.ithread-pre-split, i8 %p_0_0_0185_i_phi_loc_load, void %for.body12.lr.ph.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 93 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.91ns)   --->   "%icmp_ln98 = icmp_sgt  i8 %empty_24, i8 86" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.else.i, void %if.then.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 95 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_24, i32 7" [src/RNI.cpp:104->src/RNI.cpp:54]   --->   Operation 96 'bitselect' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %tmp_1, void %if.else49.i, void %if.then43.i" [src/RNI.cpp:104->src/RNI.cpp:54]   --->   Operation 97 'br' 'br_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.91ns)   --->   "%icmp_ln108 = icmp_sgt  i8 %empty_24, i8 0" [src/RNI.cpp:108->src/RNI.cpp:54]   --->   Operation 98 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.end.i, void %if.then55.i" [src/RNI.cpp:108->src/RNI.cpp:54]   --->   Operation 99 'br' 'br_ln108' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln110 = add i8 %empty_24, i8 187" [src/RNI.cpp:110->src/RNI.cpp:54]   --->   Operation 100 'add' 'add_ln110' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %add_ln110, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:110->src/RNI.cpp:54]   --->   Operation 101 'store' 'store_ln110' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end.i" [src/RNI.cpp:111->src/RNI.cpp:54]   --->   Operation 102 'br' 'br_ln111' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end61.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%add_ln106 = add i8 %empty_24, i8 69" [src/RNI.cpp:106->src/RNI.cpp:54]   --->   Operation 104 'add' 'add_ln106' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln106 = store i8 %add_ln106, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:106->src/RNI.cpp:54]   --->   Operation 105 'store' 'store_ln106' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln107 = br void %if.end61.i" [src/RNI.cpp:107->src/RNI.cpp:54]   --->   Operation 106 'br' 'br_ln107' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63.i"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln91" [src/RNI.cpp:101->src/RNI.cpp:54]   --->   Operation 108 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln101 = store i1 1, i9 %NEURONS_STATE_addr" [src/RNI.cpp:101->src/RNI.cpp:54]   --->   Operation 109 'store' 'store_ln101' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_11 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln102 = store i8 0, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:102->src/RNI.cpp:54]   --->   Operation 110 'store' 'store_ln102' <Predicate = (icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc63.i" [src/RNI.cpp:103->src/RNI.cpp:54]   --->   Operation 111 'br' 'br_ln103' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln91 = br void %WEIGHTS_LOOP.i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 112 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:56]   --->   Operation 113 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 3.97>
ST_13 : Operation 114 [2/2] (3.97ns)   --->   "%call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:57]   --->   Operation 114 'call' 'call_ln57' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:57]   --->   Operation 115 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 3.97>
ST_15 : Operation 116 [2/2] (3.97ns)   --->   "%call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:58]   --->   Operation 116 'call' 'call_ln58' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:58]   --->   Operation 117 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 3.97>
ST_17 : Operation 118 [2/2] (3.97ns)   --->   "%call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:59]   --->   Operation 118 'call' 'call_ln59' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 1.58>
ST_18 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:59]   --->   Operation 119 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln151 = br void %WEIGHTS_LOOP.i267" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 120 'br' 'br_ln151' <Predicate = true> <Delay = 1.58>

State 19 <SV = 12> <Delay = 5.16>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%neuron_index_2 = phi i8 %add_i_i220_i, void %for.inc72.i, i8 160, void %_Z11input_layerP6ap_intILi8EE.exit"   --->   Operation 121 'phi' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (1.91ns)   --->   "%icmp_ln151 = icmp_eq  i8 %neuron_index_2, i8 168" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 122 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %WEIGHTS_LOOP.i267.split, void %for.inc87.i.preheader" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 123 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %neuron_index_2" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 124 'sext' 'sext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i9 %sext_ln151" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 125 'zext' 'zext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_3 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln151" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 126 'getelementptr' 'WEIGHTS_INDEX_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (3.25ns)   --->   "%weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 127 'load' 'weight_index_4' <Predicate = (!icmp_ln151)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 128 [1/1] (1.91ns)   --->   "%add_i_i220_i = add i8 %neuron_index_2, i8 1"   --->   Operation 128 'add' 'add_i_i220_i' <Predicate = (!icmp_ln151)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%conv_i197_i_cast_cast = sext i8 %add_i_i220_i"   --->   Operation 129 'sext' 'conv_i197_i_cast_cast' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%conv_i197_i_cast_cast_cast = zext i9 %conv_i197_i_cast_cast"   --->   Operation 130 'zext' 'conv_i197_i_cast_cast_cast' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_4 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i197_i_cast_cast_cast"   --->   Operation 131 'getelementptr' 'WEIGHTS_INDEX_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 132 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4"   --->   Operation 132 'load' 'WEIGHTS_INDEX_load_2' <Predicate = (!icmp_ln151)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_1 = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln151" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 133 'getelementptr' 'NEURONS_MEMBRANE_addr_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 134 'call' 'call_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 13> <Delay = 4.84>
ST_20 : Operation 136 [1/2] (3.25ns)   --->   "%weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 136 'load' 'weight_index_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_20 : Operation 137 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4"   --->   Operation 137 'load' 'WEIGHTS_INDEX_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i15 %weight_index_4" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 138 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (1.58ns)   --->   "%call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 139 'call' 'call_ln153' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 140 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 15> <Delay = 3.25>
ST_22 : Operation 141 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 141 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 23 <SV = 16> <Delay = 5.16>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 143 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 144 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_23 : Operation 145 [1/1] (1.91ns)   --->   "%icmp_ln162 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 86" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 145 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.else.i278, void %if.then35.i" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 146 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %NEURONS_MEMBRANE_load_1, i32 7" [src/RNI.cpp:168->src/RNI.cpp:61]   --->   Operation 147 'bitselect' 'tmp' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %tmp, void %if.else57.i, void %if.then51.i" [src/RNI.cpp:168->src/RNI.cpp:61]   --->   Operation 148 'br' 'br_ln168' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln172 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 0" [src/RNI.cpp:172->src/RNI.cpp:61]   --->   Operation 149 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %if.end69.i, void %if.then63.i" [src/RNI.cpp:172->src/RNI.cpp:61]   --->   Operation 150 'br' 'br_ln172' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i8 %neuron_index_2" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 151 'trunc' 'trunc_ln166' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 24 <SV = 17> <Delay = 5.16>
ST_24 : Operation 152 [1/1] (1.91ns)   --->   "%add_ln174 = add i8 %NEURONS_MEMBRANE_load_1, i8 187" [src/RNI.cpp:174->src/RNI.cpp:61]   --->   Operation 152 'add' 'add_ln174' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln174 = store i8 %add_ln174, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:174->src/RNI.cpp:61]   --->   Operation 153 'store' 'store_ln174' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln175 = br void %if.end69.i" [src/RNI.cpp:175->src/RNI.cpp:61]   --->   Operation 154 'br' 'br_ln175' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln170 = add i8 %NEURONS_MEMBRANE_load_1, i8 69" [src/RNI.cpp:170->src/RNI.cpp:61]   --->   Operation 156 'add' 'add_ln170' <Predicate = (!icmp_ln162 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln170 = store i8 %add_ln170, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:170->src/RNI.cpp:61]   --->   Operation 157 'store' 'store_ln170' <Predicate = (!icmp_ln162 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end70.i" [src/RNI.cpp:171->src/RNI.cpp:61]   --->   Operation 158 'br' 'br_ln171' <Predicate = (!icmp_ln162 & tmp)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc72.i"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln165 = store i8 0, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:165->src/RNI.cpp:61]   --->   Operation 160 'store' 'store_ln165' <Predicate = (icmp_ln162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i3 %trunc_ln166" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 161 'zext' 'zext_ln166' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%output_list_addr = getelementptr i1 %output_list, i64 0, i64 %zext_ln166" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 162 'getelementptr' 'output_list_addr' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln166 = store i1 1, i3 %output_list_addr" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 163 'store' 'store_ln166' <Predicate = (icmp_ln162)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc72.i" [src/RNI.cpp:167->src/RNI.cpp:61]   --->   Operation 164 'br' 'br_ln167' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln151 = br void %WEIGHTS_LOOP.i267" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 165 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 25 <SV = 13> <Delay = 3.32>
ST_25 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 167 [1/2] (3.32ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 14> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%output_buffer_data_loc_load = load i8 %output_buffer_data_loc"   --->   Operation 168 'load' 'output_buffer_data_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [2/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:77]   --->   Operation 169 'write' 'write_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 170 [1/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:77]   --->   Operation 170 'write' 'write_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end" [src/RNI.cpp:29]   --->   Operation 171 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:25]   --->   Operation 172 'br' 'br_ln25' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [src/RNI.cpp:85]   --->   Operation 173 'ret' 'ret_ln85' <Predicate = (input_buffer_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ NEURONS_INDEX]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_buffer_data_loc      (alloca             ) [ 0011111111111111111111111111]
p_0_0_0185_i_phi_loc        (alloca             ) [ 0011111111111111111111111111]
spectopmodule_ln15          (spectopmodule      ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface      ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specinterface_ln0           (specinterface      ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
specbitsmap_ln0             (specbitsmap        ) [ 0000000000000000000000000000]
input_list                  (alloca             ) [ 0011111111111111111111111111]
output_list                 (alloca             ) [ 0011111111111111111111111111]
input_list_1                (getelementptr      ) [ 0011111111111111111111111111]
output_list_1               (getelementptr      ) [ 0011111111111111111111111111]
specaxissidechannel_ln25    (specaxissidechannel) [ 0000000000000000000000000000]
specaxissidechannel_ln25    (specaxissidechannel) [ 0000000000000000000000000000]
br_ln25                     (br                 ) [ 0000000000000000000000000000]
store_ln31                  (store              ) [ 0000000000000000000000000000]
store_ln41                  (store              ) [ 0000000000000000000000000000]
empty                       (read               ) [ 0000000000000000000000000000]
input_buffer_data           (extractvalue       ) [ 0000100000000000000000000000]
input_buffer_last           (extractvalue       ) [ 0000111111111111111111111111]
specloopname_ln25           (specloopname       ) [ 0000000000000000000000000000]
call_ln29                   (call               ) [ 0000000000000000000000000000]
call_ln0                    (call               ) [ 0000000000000000000000000000]
br_ln91                     (br                 ) [ 0011111111111111111111111111]
neuron_index                (phi                ) [ 0000010000000000000000000000]
icmp_ln91                   (icmp               ) [ 0011111111111111111111111111]
add_ln91                    (add                ) [ 0011111111111111111111111111]
br_ln91                     (br                 ) [ 0000000000000000000000000000]
zext_ln91                   (zext               ) [ 0000001111110000000000000000]
trunc_ln91                  (trunc              ) [ 0000001001000000000000000000]
WEIGHTS_INDEX_addr          (getelementptr      ) [ 0000001000000000000000000000]
neuron_index_cast_cast      (zext               ) [ 0000000000000000000000000000]
add_i_i108_i                (add                ) [ 0000000000000000000000000000]
conv_i101_i                 (zext               ) [ 0000000000000000000000000000]
WEIGHTS_INDEX_addr_2        (getelementptr      ) [ 0000001000000000000000000000]
speclooptripcount_ln91      (speclooptripcount  ) [ 0000000000000000000000000000]
specloopname_ln91           (specloopname       ) [ 0000000000000000000000000000]
weight_index                (load               ) [ 0000000001000000000000000000]
WEIGHTS_INDEX_load          (load               ) [ 0000000001000000000000000000]
NEURONS_MEMBRANE_addr       (getelementptr      ) [ 0000000111110000000000000000]
icmp_ln93                   (icmp               ) [ 0011111111111111111111111111]
br_ln93                     (br                 ) [ 0000000000000000000000000000]
NEURONS_MEMBRANE_load       (load               ) [ 0011111111111111111111111111]
br_ln98                     (br                 ) [ 0011111111111111111111111111]
call_ln93                   (call               ) [ 0000000000000000000000000000]
p_0_0_0185_i_phi_loc_load   (load               ) [ 0011111111111111111111111111]
br_ln0                      (br                 ) [ 0011111111111111111111111111]
empty_24                    (phi                ) [ 0000000000010000000000000000]
icmp_ln98                   (icmp               ) [ 0011111111111111111111111111]
br_ln98                     (br                 ) [ 0000000000000000000000000000]
tmp_1                       (bitselect          ) [ 0011111111111111111111111111]
br_ln104                    (br                 ) [ 0000000000000000000000000000]
icmp_ln108                  (icmp               ) [ 0011111111111111111111111111]
br_ln108                    (br                 ) [ 0000000000000000000000000000]
add_ln110                   (add                ) [ 0000000000000000000000000000]
store_ln110                 (store              ) [ 0000000000000000000000000000]
br_ln111                    (br                 ) [ 0000000000000000000000000000]
br_ln0                      (br                 ) [ 0000000000000000000000000000]
add_ln106                   (add                ) [ 0000000000000000000000000000]
store_ln106                 (store              ) [ 0000000000000000000000000000]
br_ln107                    (br                 ) [ 0000000000000000000000000000]
br_ln0                      (br                 ) [ 0000000000000000000000000000]
NEURONS_STATE_addr          (getelementptr      ) [ 0000000000000000000000000000]
store_ln101                 (store              ) [ 0000000000000000000000000000]
store_ln102                 (store              ) [ 0000000000000000000000000000]
br_ln103                    (br                 ) [ 0000000000000000000000000000]
br_ln91                     (br                 ) [ 0011111111111111111111111111]
call_ln56                   (call               ) [ 0000000000000000000000000000]
call_ln57                   (call               ) [ 0000000000000000000000000000]
call_ln58                   (call               ) [ 0000000000000000000000000000]
call_ln59                   (call               ) [ 0000000000000000000000000000]
br_ln151                    (br                 ) [ 0011111111111111111111111111]
neuron_index_2              (phi                ) [ 0000000000000000000111110000]
icmp_ln151                  (icmp               ) [ 0011111111111111111111111111]
br_ln151                    (br                 ) [ 0000000000000000000000000000]
sext_ln151                  (sext               ) [ 0000000000000000000000000000]
zext_ln151                  (zext               ) [ 0000000000000000000000000000]
WEIGHTS_INDEX_addr_3        (getelementptr      ) [ 0000000000000000000010000000]
add_i_i220_i                (add                ) [ 0011111111111111111111111111]
conv_i197_i_cast_cast       (sext               ) [ 0000000000000000000000000000]
conv_i197_i_cast_cast_cast  (zext               ) [ 0000000000000000000000000000]
WEIGHTS_INDEX_addr_4        (getelementptr      ) [ 0000000000000000000010000000]
NEURONS_MEMBRANE_addr_1     (getelementptr      ) [ 0000000000000000000011111000]
weight_index_4              (load               ) [ 0000000000000000000001000000]
WEIGHTS_INDEX_load_2        (load               ) [ 0000000000000000000001000000]
trunc_ln153                 (trunc              ) [ 0000000000000000000001000000]
call_ln153                  (call               ) [ 0000000000000000000000000000]
speclooptripcount_ln151     (speclooptripcount  ) [ 0000000000000000000000000000]
specloopname_ln151          (specloopname       ) [ 0000000000000000000000000000]
NEURONS_MEMBRANE_load_1     (load               ) [ 0000000000000000000000001000]
icmp_ln162                  (icmp               ) [ 0011111111111111111111111111]
br_ln162                    (br                 ) [ 0000000000000000000000000000]
tmp                         (bitselect          ) [ 0011111111111111111111111111]
br_ln168                    (br                 ) [ 0000000000000000000000000000]
icmp_ln172                  (icmp               ) [ 0000000000000000000000001000]
br_ln172                    (br                 ) [ 0000000000000000000000000000]
trunc_ln166                 (trunc              ) [ 0000000000000000000000001000]
add_ln174                   (add                ) [ 0000000000000000000000000000]
store_ln174                 (store              ) [ 0000000000000000000000000000]
br_ln175                    (br                 ) [ 0000000000000000000000000000]
br_ln0                      (br                 ) [ 0000000000000000000000000000]
add_ln170                   (add                ) [ 0000000000000000000000000000]
store_ln170                 (store              ) [ 0000000000000000000000000000]
br_ln171                    (br                 ) [ 0000000000000000000000000000]
br_ln0                      (br                 ) [ 0000000000000000000000000000]
store_ln165                 (store              ) [ 0000000000000000000000000000]
zext_ln166                  (zext               ) [ 0000000000000000000000000000]
output_list_addr            (getelementptr      ) [ 0000000000000000000000000000]
store_ln166                 (store              ) [ 0000000000000000000000000000]
br_ln167                    (br                 ) [ 0000000000000000000000000000]
br_ln151                    (br                 ) [ 0011111111111111111111111111]
call_ln0                    (call               ) [ 0000000000000000000000000000]
call_ln0                    (call               ) [ 0000000000000000000000000000]
output_buffer_data_loc_load (load               ) [ 0000000000000000000000000001]
write_ln77                  (write              ) [ 0000000000000000000000000000]
br_ln29                     (br                 ) [ 0000000000000000000000000000]
br_ln25                     (br                 ) [ 0000000000000000000000000000]
ret_ln85                    (ret                ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WEIGHTS">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="NEURONS_INDEX">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_33_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_42_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_NEURONS_STATE_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_66_5"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="output_buffer_data_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_data_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_0_0_0185_i_phi_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0185_i_phi_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_list_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_list_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_list/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="0" index="4" bw="2" slack="0"/>
<pin id="160" dir="0" index="5" bw="1" slack="0"/>
<pin id="161" dir="0" index="6" bw="5" slack="0"/>
<pin id="162" dir="0" index="7" bw="6" slack="0"/>
<pin id="163" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="0" index="4" bw="2" slack="0"/>
<pin id="178" dir="0" index="5" bw="1" slack="0"/>
<pin id="179" dir="0" index="6" bw="5" slack="0"/>
<pin id="180" dir="0" index="7" bw="6" slack="0"/>
<pin id="181" dir="0" index="8" bw="8" slack="0"/>
<pin id="182" dir="0" index="9" bw="1" slack="0"/>
<pin id="183" dir="0" index="10" bw="1" slack="0"/>
<pin id="184" dir="0" index="11" bw="1" slack="0"/>
<pin id="185" dir="0" index="12" bw="1" slack="0"/>
<pin id="186" dir="0" index="13" bw="1" slack="0"/>
<pin id="187" dir="0" index="14" bw="1" slack="0"/>
<pin id="188" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln77/26 "/>
</bind>
</comp>

<comp id="203" class="1004" name="input_list_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_list_1/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="output_list_1_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_list_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln31_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/2 store_ln166/24 "/>
</bind>
</comp>

<comp id="231" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="8" slack="0"/>
<pin id="235" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="0"/>
<pin id="240" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="244" dir="0" index="5" bw="15" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="15" slack="0"/>
<pin id="246" dir="1" index="7" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index/5 WEIGHTS_INDEX_load/5 weight_index_4/19 WEIGHTS_INDEX_load_2/19 "/>
</bind>
</comp>

<comp id="248" class="1004" name="WEIGHTS_INDEX_addr_2_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_2/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="1"/>
<pin id="260" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="1"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/7 store_ln110/11 store_ln106/11 store_ln102/11 NEURONS_MEMBRANE_load_1/22 store_ln174/24 store_ln170/24 store_ln165/24 "/>
</bind>
</comp>

<comp id="268" class="1004" name="NEURONS_STATE_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="4"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln101_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/11 "/>
</bind>
</comp>

<comp id="283" class="1004" name="WEIGHTS_INDEX_addr_3_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_3/19 "/>
</bind>
</comp>

<comp id="291" class="1004" name="WEIGHTS_INDEX_addr_4_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="15" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr_4/19 "/>
</bind>
</comp>

<comp id="299" class="1004" name="NEURONS_MEMBRANE_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="9" slack="0"/>
<pin id="303" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr_1/19 "/>
</bind>
</comp>

<comp id="306" class="1004" name="output_list_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_list_addr/24 "/>
</bind>
</comp>

<comp id="314" class="1005" name="neuron_index_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="neuron_index_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="1" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index/5 "/>
</bind>
</comp>

<comp id="325" class="1005" name="empty_24_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="327" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_24 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_24_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_24/11 "/>
</bind>
</comp>

<comp id="334" class="1005" name="neuron_index_2_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index_2 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="neuron_index_2_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="8" slack="1"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index_2/19 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_33_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_42_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="0" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_inner_layer_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="0"/>
<pin id="360" dir="0" index="2" bw="9" slack="0"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="0" index="4" bw="15" slack="0"/>
<pin id="363" dir="0" index="5" bw="8" slack="0"/>
<pin id="364" dir="0" index="6" bw="8" slack="0"/>
<pin id="365" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/5 call_ln57/13 call_ln58/15 call_ln59/17 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="15" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="1"/>
<pin id="380" dir="0" index="3" bw="15" slack="0"/>
<pin id="381" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="382" dir="0" index="5" bw="7" slack="1"/>
<pin id="383" dir="0" index="6" bw="8" slack="5"/>
<pin id="384" dir="0" index="7" bw="8" slack="0"/>
<pin id="385" dir="0" index="8" bw="8" slack="0"/>
<pin id="386" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_RNI_Pipeline_NEURONS_STATE_RESET_LOOP_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="0" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_66_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="8" slack="12"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="15" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="1"/>
<pin id="408" dir="0" index="3" bw="15" slack="0"/>
<pin id="409" dir="0" index="4" bw="9" slack="0"/>
<pin id="410" dir="0" index="5" bw="1" slack="0"/>
<pin id="411" dir="0" index="6" bw="8" slack="0"/>
<pin id="412" dir="0" index="7" bw="8" slack="0"/>
<pin id="413" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/20 "/>
</bind>
</comp>

<comp id="421" class="1005" name="reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="1"/>
<pin id="423" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weight_index weight_index_4 "/>
</bind>
</comp>

<comp id="427" class="1005" name="reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="1"/>
<pin id="429" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_load WEIGHTS_INDEX_load_2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="input_buffer_data_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="0"/>
<pin id="435" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_data/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="input_buffer_last_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_last/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln91_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln91_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln91_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln91_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="neuron_index_cast_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_i_i108_i_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i108_i/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="conv_i101_i_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i101_i/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln93_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="15" slack="0"/>
<pin id="480" dir="0" index="1" bw="15" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_0_0_0185_i_phi_loc_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="7"/>
<pin id="486" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0185_i_phi_loc_load/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln98_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="8" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/11 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln108_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="add_ln110_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln106_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln151_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/19 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln151_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="0"/>
<pin id="529" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/19 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln151_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/19 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_i_i220_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i220_i/19 "/>
</bind>
</comp>

<comp id="543" class="1004" name="conv_i197_i_cast_cast_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i197_i_cast_cast/19 "/>
</bind>
</comp>

<comp id="547" class="1004" name="conv_i197_i_cast_cast_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i197_i_cast_cast_cast/19 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln153_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="15" slack="0"/>
<pin id="554" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/20 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln162_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="8" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/23 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="4" slack="0"/>
<pin id="567" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/23 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln172_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/23 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln166_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="4"/>
<pin id="579" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/23 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln174_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/24 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln170_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="1"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/24 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln166_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="3" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/24 "/>
</bind>
</comp>

<comp id="597" class="1004" name="output_buffer_data_loc_load_load_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="14"/>
<pin id="599" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_buffer_data_loc_load/26 "/>
</bind>
</comp>

<comp id="601" class="1005" name="output_buffer_data_loc_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="12"/>
<pin id="603" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="output_buffer_data_loc "/>
</bind>
</comp>

<comp id="607" class="1005" name="p_0_0_0185_i_phi_loc_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="5"/>
<pin id="609" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_0_0_0185_i_phi_loc "/>
</bind>
</comp>

<comp id="613" class="1005" name="input_list_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="1"/>
<pin id="615" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="output_list_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="3" slack="1"/>
<pin id="620" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="output_list_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="input_buffer_data_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="1"/>
<pin id="625" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_buffer_data "/>
</bind>
</comp>

<comp id="628" class="1005" name="input_buffer_last_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="13"/>
<pin id="630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_buffer_last "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln91_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="640" class="1005" name="zext_ln91_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln91 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln91_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="1"/>
<pin id="648" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln91 "/>
</bind>
</comp>

<comp id="652" class="1005" name="WEIGHTS_INDEX_addr_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="1"/>
<pin id="654" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="657" class="1005" name="WEIGHTS_INDEX_addr_2_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="9" slack="1"/>
<pin id="659" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_2 "/>
</bind>
</comp>

<comp id="662" class="1005" name="NEURONS_MEMBRANE_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="NEURONS_MEMBRANE_load_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="1"/>
<pin id="672" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="690" class="1005" name="WEIGHTS_INDEX_addr_3_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="1"/>
<pin id="692" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_3 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_i_i220_i_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="0"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_i_i220_i "/>
</bind>
</comp>

<comp id="700" class="1005" name="WEIGHTS_INDEX_addr_4_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="1"/>
<pin id="702" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr_4 "/>
</bind>
</comp>

<comp id="705" class="1005" name="NEURONS_MEMBRANE_addr_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="9" slack="3"/>
<pin id="707" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr_1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln153_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="1"/>
<pin id="712" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="715" class="1005" name="NEURONS_MEMBRANE_load_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln162_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln172_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="733" class="1005" name="trunc_ln166_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="1"/>
<pin id="735" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln166 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="154" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="154" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="154" pin=7"/></net>

<net id="189"><net_src comp="128" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="172" pin=5"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="172" pin=6"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="172" pin=7"/></net>

<net id="197"><net_src comp="130" pin="0"/><net_sink comp="172" pin=9"/></net>

<net id="198"><net_src comp="130" pin="0"/><net_sink comp="172" pin=10"/></net>

<net id="199"><net_src comp="132" pin="0"/><net_sink comp="172" pin=11"/></net>

<net id="200"><net_src comp="130" pin="0"/><net_sink comp="172" pin=12"/></net>

<net id="201"><net_src comp="134" pin="0"/><net_sink comp="172" pin=13"/></net>

<net id="202"><net_src comp="136" pin="0"/><net_sink comp="172" pin=14"/></net>

<net id="208"><net_src comp="146" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="60" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="150" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="247"><net_src comp="231" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="108" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="80" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="108" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="313"><net_src comp="306" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="317"><net_src comp="80" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="337"><net_src comp="116" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="351"><net_src comp="72" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="366"><net_src comp="86" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="367"><net_src comp="88" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="36" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="34" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="357" pin=4"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="357" pin=5"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="357" pin=6"/></net>

<net id="373"><net_src comp="110" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="374"><net_src comp="112" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="375"><net_src comp="114" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="238" pin="7"/><net_sink comp="376" pin=1"/></net>

<net id="389"><net_src comp="238" pin="3"/><net_sink comp="376" pin=3"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="376" pin=7"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="376" pin=8"/></net>

<net id="396"><net_src comp="120" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="122" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="414"><net_src comp="124" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="238" pin="7"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="334" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="238" pin="3"/><net_sink comp="404" pin=3"/></net>

<net id="418"><net_src comp="34" pin="0"/><net_sink comp="404" pin=5"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="404" pin=6"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="404" pin=7"/></net>

<net id="424"><net_src comp="238" pin="7"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="430"><net_src comp="238" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="404" pin=3"/></net>

<net id="436"><net_src comp="154" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="441"><net_src comp="154" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="318" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="82" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="318" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="318" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="462"><net_src comp="318" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="463" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="84" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="476"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="482"><net_src comp="238" pin="7"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="238" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="491"><net_src comp="328" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="98" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="100" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="328" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="102" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="328" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="328" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="104" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="507" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="518"><net_src comp="328" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="106" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="514" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="525"><net_src comp="338" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="118" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="338" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="541"><net_src comp="338" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="84" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="555"><net_src comp="238" pin="7"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="561"><net_src comp="263" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="100" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="263" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="102" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="263" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="334" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="104" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="586"><net_src comp="581" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="591"><net_src comp="106" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="592"><net_src comp="587" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="172" pin=8"/></net>

<net id="604"><net_src comp="138" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="610"><net_src comp="142" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="376" pin=6"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="616"><net_src comp="203" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="621"><net_src comp="211" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="626"><net_src comp="433" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="631"><net_src comp="438" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="448" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="643"><net_src comp="454" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="649"><net_src comp="459" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="655"><net_src comp="231" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="660"><net_src comp="248" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="665"><net_src comp="256" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="673"><net_src comp="263" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="693"><net_src comp="283" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="698"><net_src comp="537" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="703"><net_src comp="291" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="708"><net_src comp="299" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="713"><net_src comp="552" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="718"><net_src comp="263" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="724"><net_src comp="557" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="563" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="571" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="577" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="593" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {27 }
	Port: output_stream_V_keep_V | {27 }
	Port: output_stream_V_strb_V | {27 }
	Port: output_stream_V_user_V | {27 }
	Port: output_stream_V_last_V | {27 }
	Port: output_stream_V_id_V | {27 }
	Port: output_stream_V_dest_V | {27 }
	Port: NEURONS_MEMBRANE | {5 6 9 11 12 13 14 15 16 17 18 20 21 24 }
	Port: NEURONS_STATE | {5 11 12 13 14 15 16 17 18 19 25 }
 - Input state : 
	Port: RNI : input_stream_V_data_V | {3 }
	Port: RNI : input_stream_V_keep_V | {3 }
	Port: RNI : input_stream_V_strb_V | {3 }
	Port: RNI : input_stream_V_user_V | {3 }
	Port: RNI : input_stream_V_last_V | {3 }
	Port: RNI : input_stream_V_id_V | {3 }
	Port: RNI : input_stream_V_dest_V | {3 }
	Port: RNI : WEIGHTS_INDEX | {5 6 12 13 14 15 16 17 18 19 20 }
	Port: RNI : WEIGHTS | {5 6 9 12 13 14 15 16 17 18 20 21 }
	Port: RNI : NEURONS_MEMBRANE | {5 6 7 8 9 12 13 14 15 16 17 18 20 21 22 23 }
	Port: RNI : NEURONS_STATE | {5 12 13 14 15 16 17 18 20 21 }
	Port: RNI : NEURONS_INDEX | {5 12 13 14 15 16 17 18 }
  - Chain level:
	State 1
		input_list_1 : 1
		output_list_1 : 1
	State 2
	State 3
		call_ln29 : 1
	State 4
	State 5
		icmp_ln91 : 1
		add_ln91 : 1
		br_ln91 : 2
		zext_ln91 : 1
		trunc_ln91 : 1
		WEIGHTS_INDEX_addr : 2
		weight_index : 3
		neuron_index_cast_cast : 2
		add_i_i108_i : 3
		conv_i101_i : 4
		WEIGHTS_INDEX_addr_2 : 5
		WEIGHTS_INDEX_load : 6
	State 6
		icmp_ln93 : 1
		br_ln93 : 2
		call_ln93 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln98 : 1
		br_ln98 : 2
		tmp_1 : 1
		br_ln104 : 2
		icmp_ln108 : 1
		br_ln108 : 2
		add_ln110 : 1
		store_ln110 : 2
		add_ln106 : 1
		store_ln106 : 2
		store_ln101 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln151 : 1
		br_ln151 : 2
		sext_ln151 : 1
		zext_ln151 : 2
		WEIGHTS_INDEX_addr_3 : 3
		weight_index_4 : 4
		add_i_i220_i : 1
		conv_i197_i_cast_cast : 2
		conv_i197_i_cast_cast_cast : 3
		WEIGHTS_INDEX_addr_4 : 4
		WEIGHTS_INDEX_load_2 : 5
		NEURONS_MEMBRANE_addr_1 : 3
	State 20
		trunc_ln153 : 1
		call_ln153 : 2
	State 21
	State 22
	State 23
		icmp_ln162 : 1
		br_ln162 : 2
		tmp : 1
		br_ln168 : 2
		icmp_ln172 : 1
		br_ln172 : 2
	State 24
		store_ln174 : 1
		store_ln170 : 1
		output_list_addr : 1
		store_ln166 : 2
	State 25
	State 26
		write_ln77 : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |      grp_RNI_Pipeline_VITIS_LOOP_33_2_fu_346     |    0    |    4    |    43   |
|          |      grp_RNI_Pipeline_VITIS_LOOP_42_3_fu_352     |    0    |    4    |    26   |
|          |              grp_inner_layer_fu_357              | 19.1753 |   567   |   553   |
|   call   |       grp_RNI_Pipeline_WEIGHTS_LOOP_fu_376       |  4.764  |   400   |   273   |
|          | grp_RNI_Pipeline_NEURONS_STATE_RESET_LOOP_fu_392 |    0    |    9    |    28   |
|          |      grp_RNI_Pipeline_VITIS_LOOP_66_5_fu_398     |  1.588  |    18   |    58   |
|          |       grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404      |  3.176  |   308   |   193   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 icmp_ln91_fu_442                 |    0    |    0    |    15   |
|          |                 icmp_ln93_fu_478                 |    0    |    0    |    20   |
|          |                 icmp_ln98_fu_487                 |    0    |    0    |    15   |
|   icmp   |                 icmp_ln108_fu_501                |    0    |    0    |    15   |
|          |                 icmp_ln151_fu_521                |    0    |    0    |    15   |
|          |                 icmp_ln162_fu_557                |    0    |    0    |    15   |
|          |                 icmp_ln172_fu_571                |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                  add_ln91_fu_448                 |    0    |    0    |    15   |
|          |                add_i_i108_i_fu_467               |    0    |    0    |    14   |
|          |                 add_ln110_fu_507                 |    0    |    0    |    15   |
|    add   |                 add_ln106_fu_514                 |    0    |    0    |    15   |
|          |                add_i_i220_i_fu_537               |    0    |    0    |    15   |
|          |                 add_ln174_fu_581                 |    0    |    0    |    15   |
|          |                 add_ln170_fu_587                 |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|
|   read   |                 empty_read_fu_154                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   write  |                 grp_write_fu_172                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|extractvalue|             input_buffer_data_fu_433             |    0    |    0    |    0    |
|          |             input_buffer_last_fu_438             |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 zext_ln91_fu_454                 |    0    |    0    |    0    |
|          |           neuron_index_cast_cast_fu_463          |    0    |    0    |    0    |
|   zext   |                conv_i101_i_fu_473                |    0    |    0    |    0    |
|          |                 zext_ln151_fu_531                |    0    |    0    |    0    |
|          |         conv_i197_i_cast_cast_cast_fu_547        |    0    |    0    |    0    |
|          |                 zext_ln166_fu_593                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                 trunc_ln91_fu_459                |    0    |    0    |    0    |
|   trunc  |                trunc_ln153_fu_552                |    0    |    0    |    0    |
|          |                trunc_ln166_fu_577                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
| bitselect|                   tmp_1_fu_493                   |    0    |    0    |    0    |
|          |                    tmp_fu_563                    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln151_fu_527                |    0    |    0    |    0    |
|          |           conv_i197_i_cast_cast_fu_543           |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  | 28.7033 |   1310  |   1388  |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  NEURONS_INDEX |    0   |   27   |    1   |    -   |
|NEURONS_MEMBRANE|    1   |    0   |    0   |    0   |
|  NEURONS_STATE |    0   |    1   |    7   |    0   |
|     WEIGHTS    |   16   |    0   |    0   |    -   |
|  WEIGHTS_INDEX |    1   |    0   |    0   |    -   |
|   input_list   |    0   |    1   |    1   |    0   |
|   output_list  |    0   |    1   |    1   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |   18   |   30   |   10   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|NEURONS_MEMBRANE_addr_1_reg_705|    9   |
| NEURONS_MEMBRANE_addr_reg_662 |    9   |
|NEURONS_MEMBRANE_load_1_reg_715|    8   |
| NEURONS_MEMBRANE_load_reg_670 |    8   |
|  WEIGHTS_INDEX_addr_2_reg_657 |    9   |
|  WEIGHTS_INDEX_addr_3_reg_690 |    9   |
|  WEIGHTS_INDEX_addr_4_reg_700 |    9   |
|   WEIGHTS_INDEX_addr_reg_652  |    9   |
|      add_i_i220_i_reg_695     |    8   |
|        add_ln91_reg_635       |    8   |
|        empty_24_reg_325       |    8   |
|       icmp_ln162_reg_721      |    1   |
|       icmp_ln172_reg_729      |    1   |
|   input_buffer_data_reg_623   |    8   |
|   input_buffer_last_reg_628   |    1   |
|      input_list_1_reg_613     |    3   |
|     neuron_index_2_reg_334    |    8   |
|      neuron_index_reg_314     |    8   |
| output_buffer_data_loc_reg_601|    8   |
|     output_list_1_reg_618     |    3   |
|  p_0_0_0185_i_phi_loc_reg_607 |    8   |
|            reg_421            |   15   |
|            reg_427            |   15   |
|          tmp_reg_725          |    1   |
|      trunc_ln153_reg_710      |    9   |
|      trunc_ln166_reg_733      |    3   |
|       trunc_ln91_reg_646      |    7   |
|       zext_ln91_reg_640       |   64   |
+-------------------------------+--------+
|             Total             |   257  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_225            |  p0  |   2  |   3  |    6   ||    9    |
|            grp_access_fu_225            |  p1  |   2  |   1  |    2   |
|            grp_access_fu_238            |  p0  |   4  |   9  |   36   ||    20   |
|            grp_access_fu_238            |  p2  |   4  |   0  |    0   ||    20   |
|            grp_access_fu_263            |  p0  |   2  |   9  |   18   ||    9    |
|            grp_access_fu_263            |  p1  |   5  |   8  |   40   ||    25   |
|          neuron_index_2_reg_334         |  p0  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_VITIS_LOOP_33_2_fu_346 |  p1  |   2  |   8  |   16   ||    9    |
|          grp_inner_layer_fu_357         |  p1  |   4  |   3  |   12   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_376  |  p1  |   2  |  15  |   30   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_376  |  p3  |   2  |  15  |   30   ||    9    |
|  grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404  |  p1  |   2  |  15  |   30   ||    9    |
|  grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404  |  p3  |   2  |  15  |   30   ||    9    |
|  grp_RNI_Pipeline_WEIGHTS_LOOP1_fu_404  |  p4  |   2  |   9  |   18   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   284  || 23.3057 ||   155   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   28   |  1310  |  1388  |    -   |
|   Memory  |   18   |    -   |   30   |   10   |    0   |
|Multiplexer|    -   |   23   |    -   |   155  |    -   |
|  Register |    -   |    -   |   257  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   18   |   52   |  1597  |  1553  |    0   |
+-----------+--------+--------+--------+--------+--------+
