---
sidebar_position: 1
---

# Publications

**Kasula, V. K.** (2025). C-Forge, Efficient Configuration Generator for Configuration Space Verification of ARC Processor IP. *Purple Poster event (Internal to Synopsys)*.

**Kasula, V. K., & Chedella, S. S.** (2016). Barrier Insertion in Test Programs for Controlled Verification of Cache Coherency. *Synopsys India Technical Conference (SITC)*. Bangalore.

**Kasula, V. K.** (2016). Reverse Generation Technique for Functional Verification of Processor Cores. *Synopsys India Technical Conference (SITC)*. Bangalore.

**Kasula, V. K., & Tadiboina, G. K.** (2016). Test Generation for Processors with Extended Address Capability. *Synopsys India Technical Conference (SITC)*. Bangalore.
