<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Sourcetree_Local/Thesis_VHDL/Xilinx_Projects/Thesis_CNN/Thesis_CNN.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="1871f64891e24f11a50b78890ec594ee"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Softmax_Tester_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Maxpool_Tester_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Convolution_Tester_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Softmax_Layer_32bit_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Maxpool_Layer_32bit_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Convolution_Layer_32bit_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Virtual_Memory_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Convolution_Layer_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Softmax_Layer_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Maxpool_Layer_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Multiplier_Bank_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/VGA_IF_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/OV5642_IF_1.0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_repo/Test_ip_1.0"/>
    <Option Name="IPCachePermission" Val="disable"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/Thesis_CNN.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/Thesis_CNN.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="5"/>
    <Option Name="WTModelSimExportSim" Val="5"/>
    <Option Name="WTQuestaExportSim" Val="5"/>
    <Option Name="WTIesExportSim" Val="5"/>
    <Option Name="WTVcsExportSim" Val="5"/>
    <Option Name="WTRivieraExportSim" Val="5"/>
    <Option Name="WTActivehdlExportSim" Val="5"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/node/node.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sources_1/bd/node/node.bd"/>
          <Attr Name="ImportTime" Val="1495601277"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_axi_uartlite_0_1/node_axi_uartlite_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_rst_clk_wiz_1_100M_1/node_rst_clk_wiz_1_100M_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_clk_wiz_1_1/node_clk_wiz_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_mdm_1_1/node_mdm_1_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_OV5642_IF_0_1/node_OV5642_IF_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_VGA_IF_0_0/node_VGA_IF_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_rst_mig_7series_0_150M_1/node_rst_mig_7series_0_150M_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_axi_mem_intercon_1/node_axi_mem_intercon_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_mig_7series_0_1/node_mig_7series_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_Convolution_Layer_0_0/node_Convolution_Layer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_microblaze_0_axi_periph_1/node_microblaze_0_axi_periph_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_ilmb_bram_if_cntlr_1/node_ilmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_dlmb_bram_if_cntlr_1/node_dlmb_bram_if_cntlr_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_ilmb_v10_1/node_ilmb_v10_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_dlmb_v10_1/node_dlmb_v10_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_microblaze_0_1/node_microblaze_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_lmb_bram_3/node_lmb_bram_3.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_xbar_1/node_xbar_1.xci"/>
        <CompFileExtendedInfo CompFileName="node.bd" FileRelPathName="ip/node_xbar_0/node_xbar_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/node/hdl/node_wrapper.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sources_1/bd/node/hdl/node_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1495601276"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/sim_node.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sources_1/bd/sim_node/sim_node.bd"/>
          <Attr Name="ImportTime" Val="1495601182"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_OV5642_IF_0_0/sim_node_OV5642_IF_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_mig_7series_0_1/sim_node_mig_7series_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_rst_mig_7series_0_150M_1/sim_node_rst_mig_7series_0_150M_1.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_clk_wiz_0_1/sim_node_clk_wiz_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_VGA_IF_0_1/sim_node_VGA_IF_0_1.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_Convolution_Layer_0_0/sim_node_Convolution_Layer_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_axi_mem_intercon_1/sim_node_axi_mem_intercon_1.xci"/>
        <CompFileExtendedInfo CompFileName="sim_node.bd" FileRelPathName="ip/sim_node_xbar_0/sim_node_xbar_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/hdl/sim_node_wrapper.vhd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sources_1/bd/sim_node/hdl/sim_node_wrapper.vhd"/>
          <Attr Name="ImportTime" Val="1495601182"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/node/ip/node_mig_7series_0_0/mig_a.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sources_1/bd/node/ip/node_mig_7series_0_0/mig_a.prj"/>
          <Attr Name="ImportTime" Val="1495601274"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/sim_node/ip/sim_node_mig_7series_0_1/mig_a.prj"/>
          <Attr Name="ImportTime" Val="1496278117"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/ip/sim_node_VGA_IF_0_1/sim_node_VGA_IF_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/sim_node/ip/sim_node_VGA_IF_0_1/sim_node_VGA_IF_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1497411970"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/node/ip/node_mig_7series_0_1/mig_a.prj"/>
          <Attr Name="ImportTime" Val="1497411986"/>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/node/ip/node_VGA_IF_0_0/node_VGA_IF_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/node/ip/node_VGA_IF_0_0/node_VGA_IF_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1497411965"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/image_sensor_settings.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/image_sensor_settings.coe"/>
          <Attr Name="ImportTime" Val="1495763398"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/ip/sim_node_OV5642_IF_0_0/sim_node_OV5642_IF_0_0.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/sim_node/ip/sim_node_OV5642_IF_0_0/sim_node_OV5642_IF_0_0.upgrade_log"/>
          <Attr Name="ImportTime" Val="1497328955"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/image_sensor_settings_v2.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/image_sensor_settings_v2.coe"/>
          <Attr Name="ImportTime" Val="1496243746"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/src/image_sensor_settings_v3.coe">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/image_sensor_settings_v3.coe"/>
          <Attr Name="ImportTime" Val="1497075705"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/node/ip/node_OV5642_IF_0_1/node_OV5642_IF_0_1.upgrade_log">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node_2015/sensor_to_monitor_node_2015.srcs/sources_1/bd/node/ip/node_OV5642_IF_0_1/node_OV5642_IF_0_1.upgrade_log"/>
          <Attr Name="ImportTime" Val="1497328948"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/node/ip/node_Convolution_Layer_0_0/node_Convolution_Layer_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/sim_node/ip/sim_node_Convolution_Layer_0_0/sim_node_Convolution_Layer_0_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/sim_conv_test/sim_conv_test.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="hdl/sim_conv_test.vhd"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_Virtual_Memory_0_0/sim_conv_test_Virtual_Memory_0_0.xci">
          <Proxy FileSetName="sim_conv_test_Virtual_Memory_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_Convolution_Tester_0_axi_periph_0/sim_conv_test_Convolution_Tester_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_Convolution_Layer_32bit_0_0/sim_conv_test_Convolution_Layer_32bit_0_0.xci">
          <Proxy FileSetName="sim_conv_test_Convolution_Layer_32bit_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_Convolution_Tester_0_0/sim_conv_test_Convolution_Tester_0_0.xci">
          <Proxy FileSetName="sim_conv_test_Convolution_Tester_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_clk_wiz_0/sim_conv_test_clk_wiz_0.xci">
          <Proxy FileSetName="sim_conv_test_clk_wiz_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_rst_clk_wiz_100M_0/sim_conv_test_rst_clk_wiz_100M_0.xci">
          <Proxy FileSetName="sim_conv_test_rst_clk_wiz_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="sim_conv_test_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_axi_mem_intercon_0/sim_conv_test_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="ip/sim_conv_test_auto_pc_0/sim_conv_test_auto_pc_0.xci">
          <Proxy FileSetName="sim_conv_test_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="hdl/sim_conv_test.hwdef"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="hw_handoff/sim_conv_test.hwh"/>
        <CompFileExtendedInfo CompFileName="sim_conv_test.bd" FileRelPathName="hw_handoff/sim_conv_test_bd.tcl"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_mp_test/sim_mp_test.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_Maxpool_Tester_0_0/sim_mp_test_Maxpool_Tester_0_0.xci">
          <Proxy FileSetName="sim_mp_test_Maxpool_Tester_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_Maxpool_Layer_32bit_0_0/sim_mp_test_Maxpool_Layer_32bit_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_clk_wiz_0/sim_mp_test_clk_wiz_0.xci">
          <Proxy FileSetName="sim_mp_test_clk_wiz_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_Virtual_Memory_0_0/sim_mp_test_Virtual_Memory_0_0.xci">
          <Proxy FileSetName="sim_mp_test_Virtual_Memory_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_Maxpool_Tester_0_axi_periph_0/sim_mp_test_Maxpool_Tester_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_rst_clk_wiz_100M_0/sim_mp_test_rst_clk_wiz_100M_0.xci">
          <Proxy FileSetName="sim_mp_test_rst_clk_wiz_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_auto_pc_0/sim_mp_test_auto_pc_0.xci">
          <Proxy FileSetName="sim_mp_test_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="sim_mp_test_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="hdl/sim_mp_test.vhd"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="hdl/sim_mp_test.hwdef"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="hw_handoff/sim_mp_test.hwh"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="hw_handoff/sim_mp_test_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="sim_mp_test.bd" FileRelPathName="ip/sim_mp_test_axi_mem_intercon_0/sim_mp_test_axi_mem_intercon_0.xci"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/sim_smax_test/sim_smax_test.bd">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_axi_mem_intercon_0/sim_smax_test_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_Virtual_Memory_0_0/sim_smax_test_Virtual_Memory_0_0.xci">
          <Proxy FileSetName="sim_smax_test_Virtual_Memory_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_Softmax_Tester_0_axi_periph_0/sim_smax_test_Softmax_Tester_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_clk_wiz_0/sim_smax_test_clk_wiz_0.xci">
          <Proxy FileSetName="sim_smax_test_clk_wiz_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_Softmax_Layer_32bit_0_0/sim_smax_test_Softmax_Layer_32bit_0_0.xci">
          <Proxy FileSetName="sim_smax_test_Softmax_Layer_32bit_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_rst_clk_wiz_100M_0/sim_smax_test_rst_clk_wiz_100M_0.xci">
          <Proxy FileSetName="sim_smax_test_rst_clk_wiz_100M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_Softmax_Tester_0_0/sim_smax_test_Softmax_Tester_0_0.xci">
          <Proxy FileSetName="sim_smax_test_Softmax_Tester_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="ip/sim_smax_test_auto_pc_0/sim_smax_test_auto_pc_0.xci">
          <Proxy FileSetName="sim_smax_test_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="hdl/sim_smax_test.vhd"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="sim_smax_test_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="hw_handoff/sim_smax_test_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="hdl/sim_smax_test.hwdef"/>
        <CompFileExtendedInfo CompFileName="sim_smax_test.bd" FileRelPathName="hw_handoff/sim_smax_test.hwh"/>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="node_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/sensor_to_monitor_node/Nexys4DDR_Master_v2.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/Nexys4DDR_Master_v2.xdc"/>
          <Attr Name="ImportTime" Val="1497219244"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/sensor_to_monitor_node/Nexys4DDR_Master_v2.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/read_file.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/read_file.vhd"/>
          <Attr Name="ImportTime" Val="1494299637"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Sourcetree_Local/Thesis_VHDL/Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/matlab_compare.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../Active_HDL_Projects/OV5642_IF_LIB/ov5642_if_lib/src/matlab_compare.vhd"/>
          <Attr Name="ImportTime" Val="1495507736"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_parameters.vh">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_parameters.vh"/>
          <Attr Name="ImportTime" Val="1242852516"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2.v"/>
          <Attr Name="ImportTime" Val="1278519455"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/sensor_to_FPGA_model.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sim_1/new/sensor_to_FPGA_model.vhd"/>
          <Attr Name="ImportTime" Val="1495512837"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/new/sensor_to_FPGA_tb.vhd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_monitor_node.srcs/sim_1/new/sensor_to_FPGA_tb.vhd"/>
          <Attr Name="ImportTime" Val="1493966444"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/subtest.vh">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/subtest.vh"/>
          <Attr Name="ImportTime" Val="1242852479"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/tb.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/tb.v"/>
          <Attr Name="ImportTime" Val="1242852512"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_module.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_module.v"/>
          <Attr Name="ImportTime" Val="1257789212"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_mcp.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/39571024Mb_ddr2/ddr2_mcp.v"/>
          <Attr Name="ImportTime" Val="1242852504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_tb_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_tb_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1494134103"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_sim_node_tb.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_sim_node_tb.wcfg"/>
          <Attr Name="ImportTime" Val="1496292420"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/Users/Marks-M3800/Documents/sensor_to_monitor_node/tb_behav.wcfg">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/tb_behav.wcfg"/>
          <Attr Name="ImportTime" Val="1494117551"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="sensor_to_FPGA_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_tb_behav.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/sensor_to_FPGA_sim_node_tb.wcfg"/>
        <Option Name="XSimWcfgFile" Val="$PPRDIR/../../../../Users/Marks-M3800/Documents/sensor_to_monitor_node/tb_behav.wcfg"/>
        <Define Name="MAX_MEM"/>
        <Define Name="x16"/>
        <Define Name="sg25E"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_Convolution_Layer_32bit_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_Convolution_Layer_32bit_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_Convolution_Layer_32bit_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_Convolution_Tester_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_Convolution_Tester_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_Convolution_Tester_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_Virtual_Memory_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_Virtual_Memory_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_Virtual_Memory_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_clk_wiz_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_rst_clk_wiz_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_rst_clk_wiz_100M_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_rst_clk_wiz_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_conv_test_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_conv_test_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="sim_conv_test_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_mp_test_Maxpool_Tester_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_mp_test_Maxpool_Tester_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_mp_test_Maxpool_Tester_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_mp_test_Virtual_Memory_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_mp_test_Virtual_Memory_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_mp_test_Virtual_Memory_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_mp_test_clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_mp_test_clk_wiz_0">
      <Config>
        <Option Name="TopModule" Val="sim_mp_test_clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_mp_test_rst_clk_wiz_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_mp_test_rst_clk_wiz_100M_0">
      <Config>
        <Option Name="TopModule" Val="sim_mp_test_rst_clk_wiz_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_mp_test_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_mp_test_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="sim_mp_test_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_Softmax_Tester_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_Softmax_Tester_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_Softmax_Tester_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_Virtual_Memory_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_Virtual_Memory_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_Virtual_Memory_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_clk_wiz_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_rst_clk_wiz_100M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_rst_clk_wiz_100M_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_rst_clk_wiz_100M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_Softmax_Layer_32bit_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_Softmax_Layer_32bit_0_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_Softmax_Layer_32bit_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_smax_test_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/sim_smax_test_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="sim_smax_test_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design">
          <Option Id="ResourceSharing">2</Option>
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="ShregMinSize">5</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="RepFanoutThreshold">400</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Convolution_Layer_32bit_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_Convolution_Layer_32bit_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Convolution_Layer_32bit_0_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Convolution_Tester_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_Convolution_Tester_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Convolution_Tester_0_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Virtual_Memory_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_Virtual_Memory_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Virtual_Memory_0_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_clk_wiz_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_clk_wiz_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_rst_clk_wiz_100M_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_rst_clk_wiz_100M_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_rst_clk_wiz_100M_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="sim_conv_test_auto_pc_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_auto_pc_0" Description="Vivado Synthesis Defaults" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_Maxpool_Tester_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_mp_test_Maxpool_Tester_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_Maxpool_Tester_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_mp_test_Maxpool_Tester_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_Virtual_Memory_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_mp_test_Virtual_Memory_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_Virtual_Memory_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_mp_test_Virtual_Memory_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="sim_mp_test_clk_wiz_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_mp_test_clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_rst_clk_wiz_100M_0_synth_1" Type="Ft3:Synth" SrcSet="sim_mp_test_rst_clk_wiz_100M_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_rst_clk_wiz_100M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_mp_test_rst_clk_wiz_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="sim_mp_test_auto_pc_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_mp_test_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Softmax_Tester_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_Softmax_Tester_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Softmax_Tester_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_Softmax_Tester_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Virtual_Memory_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_Virtual_Memory_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Virtual_Memory_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_Virtual_Memory_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_clk_wiz_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_rst_clk_wiz_100M_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_rst_clk_wiz_100M_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_rst_clk_wiz_100M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_rst_clk_wiz_100M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Softmax_Layer_32bit_0_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_Softmax_Layer_32bit_0_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Softmax_Layer_32bit_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_Softmax_Layer_32bit_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="sim_smax_test_auto_pc_0" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/sim_smax_test_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." State="current" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Convolution_Layer_32bit_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Convolution_Layer_32bit_0_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_Convolution_Layer_32bit_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Convolution_Tester_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Convolution_Tester_0_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_Convolution_Tester_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_Virtual_Memory_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_Virtual_Memory_0_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_Virtual_Memory_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_clk_wiz_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_rst_clk_wiz_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_rst_clk_wiz_100M_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_rst_clk_wiz_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_conv_test_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_conv_test_auto_pc_0" Description="Default settings for Implementation." SynthRun="sim_conv_test_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_Maxpool_Tester_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_Maxpool_Tester_0_0" Description="Default settings for Implementation." SynthRun="sim_mp_test_Maxpool_Tester_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_Virtual_Memory_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_Virtual_Memory_0_0" Description="Default settings for Implementation." SynthRun="sim_mp_test_Virtual_Memory_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_clk_wiz_0" Description="Default settings for Implementation." SynthRun="sim_mp_test_clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_rst_clk_wiz_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_rst_clk_wiz_100M_0" Description="Default settings for Implementation." SynthRun="sim_mp_test_rst_clk_wiz_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_mp_test_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_mp_test_auto_pc_0" Description="Default settings for Implementation." SynthRun="sim_mp_test_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Softmax_Tester_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Softmax_Tester_0_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_Softmax_Tester_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Virtual_Memory_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Virtual_Memory_0_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_Virtual_Memory_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_clk_wiz_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_clk_wiz_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_rst_clk_wiz_100M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_rst_clk_wiz_100M_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_rst_clk_wiz_100M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_Softmax_Layer_32bit_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_Softmax_Layer_32bit_0_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_Softmax_Layer_32bit_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="sim_smax_test_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="sim_smax_test_auto_pc_0" Description="Default settings for Implementation." SynthRun="sim_smax_test_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
