# AXI4 slave bus interface unit testbench

+define+TRACE_FILE="tb_vxe_axi4slv_biu.vcd"
+timescale+1us/100ns
src/vxe_axi4slv_biu.v
tb/tb_vxe_axi4slv_biu.v
