# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd" \
"../../../../project_1.srcs/sources_1/new/add.vhd" \
"../../../../project_1.srcs/sources_1/new/ff.vhd" \
"../../../../project_1.srcs/sources_1/new/add_pipe.vhd" \

# Do not sort compile order
nosort
