cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 84 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 79 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 71 */;
	struct nv50_wndw *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 482 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 477 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 465 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 403 */;
	union nv50_head_atom_mask cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 37 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 35 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 302 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 301 */;
	struct nouveau_conn_atom *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 300 */;
	struct nv50_head_atom *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 298 */;
	struct nv50_head *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 297 */;
	struct nouveau_drm *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 296 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 294 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 294 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 293 */;
	struct nv50_head_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 247 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 246 */;
	struct drm_property_blob *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 215 */;
	struct nv50_disp *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 214 */;
	struct edid *cocci_id/* drivers/gpu/drm/nouveau/dispnv50/head.c 115 */;
}
