[
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955200",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955200",
        "articleTitle": "An efficient algorithm for pointer-to-array access conversion for compiling and optimizing DSP applications",
        "volume": null,
        "issue": null,
        "startPage": "80",
        "endPage": "89",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088244030,
                "preferredName": "van Engelen",
                "firstName": null,
                "lastName": "van Engelen"
            },
            {
                "id": 37088236185,
                "preferredName": "Gallivan",
                "firstName": null,
                "lastName": "Gallivan"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955201",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955201",
        "articleTitle": "Present status of development of the Earth Simulator",
        "volume": null,
        "issue": null,
        "startPage": "93",
        "endPage": "99",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088273129,
                "preferredName": "Yokokawa",
                "firstName": null,
                "lastName": "Yokokawa"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955198",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955198",
        "articleTitle": "Characteristics of loop unrolling effect: software pipelining and memory latency hiding",
        "volume": null,
        "issue": null,
        "startPage": "63",
        "endPage": "72",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088279160,
                "preferredName": "Hiroyuki",
                "firstName": null,
                "lastName": "Hiroyuki"
            },
            {
                "id": 37088281758,
                "preferredName": "Teruhiko",
                "firstName": null,
                "lastName": "Teruhiko"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955197",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955197",
        "articleTitle": "Cache coherence protocol for home proxy cache on RHiNET and its preliminary performance estimation",
        "volume": null,
        "issue": null,
        "startPage": "53",
        "endPage": "60",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088246705,
                "preferredName": "Nakajo",
                "firstName": null,
                "lastName": "Nakajo"
            },
            {
                "id": 37088247280,
                "preferredName": "Ishii",
                "firstName": null,
                "lastName": "Ishii"
            },
            {
                "id": 37088236423,
                "preferredName": "Yamamoto",
                "firstName": null,
                "lastName": "Yamamoto"
            },
            {
                "id": 37088244813,
                "preferredName": "Kudo",
                "firstName": null,
                "lastName": "Kudo"
            },
            {
                "id": 37088246100,
                "preferredName": "Yokoyama",
                "firstName": null,
                "lastName": "Yokoyama"
            },
            {
                "id": 37088250111,
                "preferredName": "Tsuchiya",
                "firstName": null,
                "lastName": "Tsuchiya"
            },
            {
                "id": 37087953054,
                "preferredName": "Amano",
                "firstName": null,
                "lastName": "Amano"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955192",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955192",
        "articleTitle": "Power efficient instruction cache for wide-issue processors",
        "volume": null,
        "issue": null,
        "startPage": "12",
        "endPage": "15",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088293228,
                "preferredName": "Badulescu",
                "firstName": null,
                "lastName": "Badulescu"
            },
            {
                "id": 37088249272,
                "preferredName": "Veidenbaum",
                "firstName": null,
                "lastName": "Veidenbaum"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955202",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955202",
        "articleTitle": "An architecture of on-chip-memory multi-threading processor",
        "volume": null,
        "issue": null,
        "startPage": "100",
        "endPage": "108",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088238023,
                "preferredName": "Matsuzaki",
                "firstName": null,
                "lastName": "Matsuzaki"
            },
            {
                "id": 37088244045,
                "preferredName": "Tomiyasu",
                "firstName": null,
                "lastName": "Tomiyasu"
            },
            {
                "id": 37088246840,
                "preferredName": "Amamiya",
                "firstName": null,
                "lastName": "Amamiya"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955199",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955199",
        "articleTitle": "Wrapped system call in communication and execution fusion OS: CEFOS",
        "volume": null,
        "issue": null,
        "startPage": "73",
        "endPage": "79",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088254143,
                "preferredName": "Nakayama",
                "firstName": null,
                "lastName": "Nakayama"
            },
            {
                "id": 37088259877,
                "preferredName": "Tanabayashi",
                "firstName": null,
                "lastName": "Tanabayashi"
            },
            {
                "id": 37088246840,
                "preferredName": "Amamiya",
                "firstName": null,
                "lastName": "Amamiya"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955194",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955194",
        "articleTitle": "Architectural and compiler strategies for dynamic power management in the COPPER project",
        "volume": null,
        "issue": null,
        "startPage": "25",
        "endPage": "34",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088243033,
                "preferredName": "Azevedo",
                "firstName": null,
                "lastName": "Azevedo"
            },
            {
                "id": 37088240483,
                "preferredName": "Cornea",
                "firstName": null,
                "lastName": "Cornea"
            },
            {
                "id": 37088247483,
                "preferredName": "Issenin",
                "firstName": null,
                "lastName": "Issenin"
            },
            {
                "id": 37087217480,
                "preferredName": "Gupta",
                "firstName": null,
                "lastName": "Gupta"
            },
            {
                "id": 37087571269,
                "preferredName": "Dutt",
                "firstName": null,
                "lastName": "Dutt"
            },
            {
                "id": 37087974033,
                "preferredName": "Nicolau",
                "firstName": null,
                "lastName": "Nicolau"
            },
            {
                "id": 37088249272,
                "preferredName": "Veidenbaum",
                "firstName": null,
                "lastName": "Veidenbaum"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955191",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955191",
        "articleTitle": "Cache-In-Memory",
        "volume": null,
        "issue": null,
        "startPage": "3",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088246535,
                "preferredName": "Zawodny",
                "firstName": null,
                "lastName": "Zawodny"
            },
            {
                "id": 37087962757,
                "preferredName": "Kogge",
                "firstName": null,
                "lastName": "Kogge"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955195",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955195",
        "articleTitle": "An approach towards an analytical characterization of locality and its portability",
        "volume": null,
        "issue": null,
        "startPage": "37",
        "endPage": "44",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088285279,
                "preferredName": "Bilardi",
                "firstName": null,
                "lastName": "Bilardi"
            },
            {
                "id": 37088282320,
                "preferredName": "Peserico",
                "firstName": null,
                "lastName": "Peserico"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955193",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955193",
        "articleTitle": "Power reduction in superscalar datapaths through dynamic bit-slice activation",
        "volume": null,
        "issue": null,
        "startPage": "16",
        "endPage": "24",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088279246,
                "preferredName": "Ponomarev",
                "firstName": null,
                "lastName": "Ponomarev"
            },
            {
                "id": 37088281578,
                "preferredName": "Kucuk",
                "firstName": null,
                "lastName": "Kucuk"
            },
            {
                "id": 37087483580,
                "preferredName": "Ghose",
                "firstName": null,
                "lastName": "Ghose"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955196",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955196",
        "articleTitle": "Pipelined memory hierarchies: scalable organizations and application performance",
        "volume": null,
        "issue": null,
        "startPage": "45",
        "endPage": "52",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": [
            {
                "id": 37088285279,
                "preferredName": "Bilardi",
                "firstName": null,
                "lastName": "Bilardi"
            },
            {
                "id": 37088290283,
                "preferredName": "Ekanadham",
                "firstName": null,
                "lastName": "Ekanadham"
            },
            {
                "id": 37088289017,
                "preferredName": "Pattnaik",
                "firstName": null,
                "lastName": "Pattnaik"
            }
        ]
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955190",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955190",
        "articleTitle": "Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "volume": null,
        "issue": null,
        "startPage": "i",
        "endPage": null,
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    },
    {
        "publicationNumber": "7581",
        "doi": "10.1109/IWIA.2001.955203",
        "publicationYear": "2001",
        "publicationDate": "18-19 Jan. 2001",
        "articleNumber": "955203",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "109",
        "endPage": "109",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2001 Innovative Architecture for Future Generation High-Performance Processors and Systems",
        "authors": []
    }
]