/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* key */
.set key__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set key__0__MASK, 0x80
.set key__0__PC, CYREG_PRT0_PC7
.set key__0__PORT, 0
.set key__0__SHIFT, 7
.set key__AG, CYREG_PRT0_AG
.set key__AMUX, CYREG_PRT0_AMUX
.set key__BIE, CYREG_PRT0_BIE
.set key__BIT_MASK, CYREG_PRT0_BIT_MASK
.set key__BYP, CYREG_PRT0_BYP
.set key__CTL, CYREG_PRT0_CTL
.set key__DM0, CYREG_PRT0_DM0
.set key__DM1, CYREG_PRT0_DM1
.set key__DM2, CYREG_PRT0_DM2
.set key__DR, CYREG_PRT0_DR
.set key__INP_DIS, CYREG_PRT0_INP_DIS
.set key__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set key__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set key__LCD_EN, CYREG_PRT0_LCD_EN
.set key__MASK, 0x80
.set key__PORT, 0
.set key__PRT, CYREG_PRT0_PRT
.set key__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set key__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set key__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set key__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set key__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set key__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set key__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set key__PS, CYREG_PRT0_PS
.set key__SHIFT, 7
.set key__SLW, CYREG_PRT0_SLW

/* LCDD */
.set LCDD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCDD_LCDPort__0__MASK, 0x01
.set LCDD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCDD_LCDPort__0__PORT, 2
.set LCDD_LCDPort__0__SHIFT, 0
.set LCDD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCDD_LCDPort__1__MASK, 0x02
.set LCDD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCDD_LCDPort__1__PORT, 2
.set LCDD_LCDPort__1__SHIFT, 1
.set LCDD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCDD_LCDPort__2__MASK, 0x04
.set LCDD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCDD_LCDPort__2__PORT, 2
.set LCDD_LCDPort__2__SHIFT, 2
.set LCDD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCDD_LCDPort__3__MASK, 0x08
.set LCDD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCDD_LCDPort__3__PORT, 2
.set LCDD_LCDPort__3__SHIFT, 3
.set LCDD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCDD_LCDPort__4__MASK, 0x10
.set LCDD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCDD_LCDPort__4__PORT, 2
.set LCDD_LCDPort__4__SHIFT, 4
.set LCDD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCDD_LCDPort__5__MASK, 0x20
.set LCDD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCDD_LCDPort__5__PORT, 2
.set LCDD_LCDPort__5__SHIFT, 5
.set LCDD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCDD_LCDPort__6__MASK, 0x40
.set LCDD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCDD_LCDPort__6__PORT, 2
.set LCDD_LCDPort__6__SHIFT, 6
.set LCDD_LCDPort__AG, CYREG_PRT2_AG
.set LCDD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCDD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCDD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCDD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCDD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCDD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCDD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCDD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCDD_LCDPort__DR, CYREG_PRT2_DR
.set LCDD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCDD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCDD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCDD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCDD_LCDPort__MASK, 0x7F
.set LCDD_LCDPort__PORT, 2
.set LCDD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCDD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCDD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCDD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCDD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCDD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCDD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCDD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCDD_LCDPort__PS, CYREG_PRT2_PS
.set LCDD_LCDPort__SHIFT, 0
.set LCDD_LCDPort__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* VDAC */
.set VDAC_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC_viDAC8__D, CYREG_DAC3_D
.set VDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_viDAC8__PM_ACT_MSK, 0x08
.set VDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_viDAC8__PM_STBY_MSK, 0x08
.set VDAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC_viDAC8__TR, CYREG_DAC3_TR
.set VDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC_viDAC8__TST, CYREG_DAC3_TST

/* pinX */
.set pinX__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set pinX__0__MASK, 0x40
.set pinX__0__PC, CYREG_PRT0_PC6
.set pinX__0__PORT, 0
.set pinX__0__SHIFT, 6
.set pinX__AG, CYREG_PRT0_AG
.set pinX__AMUX, CYREG_PRT0_AMUX
.set pinX__BIE, CYREG_PRT0_BIE
.set pinX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinX__BYP, CYREG_PRT0_BYP
.set pinX__CTL, CYREG_PRT0_CTL
.set pinX__DM0, CYREG_PRT0_DM0
.set pinX__DM1, CYREG_PRT0_DM1
.set pinX__DM2, CYREG_PRT0_DM2
.set pinX__DR, CYREG_PRT0_DR
.set pinX__INP_DIS, CYREG_PRT0_INP_DIS
.set pinX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinX__LCD_EN, CYREG_PRT0_LCD_EN
.set pinX__MASK, 0x40
.set pinX__PORT, 0
.set pinX__PRT, CYREG_PRT0_PRT
.set pinX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinX__PS, CYREG_PRT0_PS
.set pinX__SHIFT, 6
.set pinX__SLW, CYREG_PRT0_SLW

/* pinY */
.set pinY__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set pinY__0__MASK, 0x20
.set pinY__0__PC, CYREG_PRT0_PC5
.set pinY__0__PORT, 0
.set pinY__0__SHIFT, 5
.set pinY__AG, CYREG_PRT0_AG
.set pinY__AMUX, CYREG_PRT0_AMUX
.set pinY__BIE, CYREG_PRT0_BIE
.set pinY__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pinY__BYP, CYREG_PRT0_BYP
.set pinY__CTL, CYREG_PRT0_CTL
.set pinY__DM0, CYREG_PRT0_DM0
.set pinY__DM1, CYREG_PRT0_DM1
.set pinY__DM2, CYREG_PRT0_DM2
.set pinY__DR, CYREG_PRT0_DR
.set pinY__INP_DIS, CYREG_PRT0_INP_DIS
.set pinY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pinY__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pinY__LCD_EN, CYREG_PRT0_LCD_EN
.set pinY__MASK, 0x20
.set pinY__PORT, 0
.set pinY__PRT, CYREG_PRT0_PRT
.set pinY__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pinY__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pinY__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pinY__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pinY__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pinY__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pinY__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pinY__PS, CYREG_PRT0_PS
.set pinY__SHIFT, 5
.set pinY__SLW, CYREG_PRT0_SLW

/* bleRx */
.set bleRx__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set bleRx__0__MASK, 0x40
.set bleRx__0__PC, CYREG_PRT1_PC6
.set bleRx__0__PORT, 1
.set bleRx__0__SHIFT, 6
.set bleRx__AG, CYREG_PRT1_AG
.set bleRx__AMUX, CYREG_PRT1_AMUX
.set bleRx__BIE, CYREG_PRT1_BIE
.set bleRx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set bleRx__BYP, CYREG_PRT1_BYP
.set bleRx__CTL, CYREG_PRT1_CTL
.set bleRx__DM0, CYREG_PRT1_DM0
.set bleRx__DM1, CYREG_PRT1_DM1
.set bleRx__DM2, CYREG_PRT1_DM2
.set bleRx__DR, CYREG_PRT1_DR
.set bleRx__INP_DIS, CYREG_PRT1_INP_DIS
.set bleRx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set bleRx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set bleRx__LCD_EN, CYREG_PRT1_LCD_EN
.set bleRx__MASK, 0x40
.set bleRx__PORT, 1
.set bleRx__PRT, CYREG_PRT1_PRT
.set bleRx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set bleRx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set bleRx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set bleRx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set bleRx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set bleRx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set bleRx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set bleRx__PS, CYREG_PRT1_PS
.set bleRx__SHIFT, 6
.set bleRx__SLW, CYREG_PRT1_SLW

/* bleTx */
.set bleTx__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set bleTx__0__MASK, 0x04
.set bleTx__0__PC, CYREG_PRT12_PC2
.set bleTx__0__PORT, 12
.set bleTx__0__SHIFT, 2
.set bleTx__AG, CYREG_PRT12_AG
.set bleTx__BIE, CYREG_PRT12_BIE
.set bleTx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set bleTx__BYP, CYREG_PRT12_BYP
.set bleTx__DM0, CYREG_PRT12_DM0
.set bleTx__DM1, CYREG_PRT12_DM1
.set bleTx__DM2, CYREG_PRT12_DM2
.set bleTx__DR, CYREG_PRT12_DR
.set bleTx__INP_DIS, CYREG_PRT12_INP_DIS
.set bleTx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set bleTx__MASK, 0x04
.set bleTx__PORT, 12
.set bleTx__PRT, CYREG_PRT12_PRT
.set bleTx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set bleTx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set bleTx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set bleTx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set bleTx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set bleTx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set bleTx__PS, CYREG_PRT12_PS
.set bleTx__SHIFT, 2
.set bleTx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set bleTx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set bleTx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set bleTx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set bleTx__SLW, CYREG_PRT12_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* MotorEN */
.set MotorEN__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MotorEN__0__MASK, 0x08
.set MotorEN__0__PC, CYREG_PRT12_PC3
.set MotorEN__0__PORT, 12
.set MotorEN__0__SHIFT, 3
.set MotorEN__AG, CYREG_PRT12_AG
.set MotorEN__BIE, CYREG_PRT12_BIE
.set MotorEN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MotorEN__BYP, CYREG_PRT12_BYP
.set MotorEN__DM0, CYREG_PRT12_DM0
.set MotorEN__DM1, CYREG_PRT12_DM1
.set MotorEN__DM2, CYREG_PRT12_DM2
.set MotorEN__DR, CYREG_PRT12_DR
.set MotorEN__INP_DIS, CYREG_PRT12_INP_DIS
.set MotorEN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MotorEN__MASK, 0x08
.set MotorEN__PORT, 12
.set MotorEN__PRT, CYREG_PRT12_PRT
.set MotorEN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MotorEN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MotorEN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MotorEN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MotorEN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MotorEN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MotorEN__PS, CYREG_PRT12_PS
.set MotorEN__SHIFT, 3
.set MotorEN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MotorEN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MotorEN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MotorEN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MotorEN__SLW, CYREG_PRT12_SLW

/* Opamp_1 */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* bleUart1 */
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set bleUart1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set bleUart1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set bleUart1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set bleUart1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set bleUart1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set bleUart1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set bleUart1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set bleUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set bleUart1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set bleUart1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set bleUart1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set bleUart1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set bleUart1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set bleUart1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set bleUart1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set bleUart1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set bleUart1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set bleUart1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set bleUart1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set bleUart1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set bleUart1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set bleUart1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set bleUart1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set bleUart1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set bleUart1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set bleUart1_BUART_sRX_RxSts__3__MASK, 0x08
.set bleUart1_BUART_sRX_RxSts__3__POS, 3
.set bleUart1_BUART_sRX_RxSts__4__MASK, 0x10
.set bleUart1_BUART_sRX_RxSts__4__POS, 4
.set bleUart1_BUART_sRX_RxSts__5__MASK, 0x20
.set bleUart1_BUART_sRX_RxSts__5__POS, 5
.set bleUart1_BUART_sRX_RxSts__MASK, 0x38
.set bleUart1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set bleUart1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set bleUart1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB09_A0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB09_A1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB09_D0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB09_D1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB09_F0
.set bleUart1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB09_F1
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set bleUart1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set bleUart1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set bleUart1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set bleUart1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set bleUart1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set bleUart1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set bleUart1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set bleUart1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set bleUart1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set bleUart1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set bleUart1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set bleUart1_BUART_sTX_TxSts__0__MASK, 0x01
.set bleUart1_BUART_sTX_TxSts__0__POS, 0
.set bleUart1_BUART_sTX_TxSts__1__MASK, 0x02
.set bleUart1_BUART_sTX_TxSts__1__POS, 1
.set bleUart1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set bleUart1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set bleUart1_BUART_sTX_TxSts__2__MASK, 0x04
.set bleUart1_BUART_sTX_TxSts__2__POS, 2
.set bleUart1_BUART_sTX_TxSts__3__MASK, 0x08
.set bleUart1_BUART_sTX_TxSts__3__POS, 3
.set bleUart1_BUART_sTX_TxSts__MASK, 0x0F
.set bleUart1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set bleUart1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set bleUart1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set bleUart1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set bleUart1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set bleUart1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set bleUart1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set bleUart1_IntClock__INDEX, 0x01
.set bleUart1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set bleUart1_IntClock__PM_ACT_MSK, 0x02
.set bleUart1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set bleUart1_IntClock__PM_STBY_MSK, 0x02

/* rxBleISR */
.set rxBleISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rxBleISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rxBleISR__INTC_MASK, 0x08
.set rxBleISR__INTC_NUMBER, 3
.set rxBleISR__INTC_PRIOR_NUM, 7
.set rxBleISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set rxBleISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rxBleISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* puttyUart1 */
.set puttyUart1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set puttyUart1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set puttyUart1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set puttyUart1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set puttyUart1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set puttyUart1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set puttyUart1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set puttyUart1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set puttyUart1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set puttyUart1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set puttyUart1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set puttyUart1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set puttyUart1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set puttyUart1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set puttyUart1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set puttyUart1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set puttyUart1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set puttyUart1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set puttyUart1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set puttyUart1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set puttyUart1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set puttyUart1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set puttyUart1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set puttyUart1_BUART_sRX_RxSts__3__MASK, 0x08
.set puttyUart1_BUART_sRX_RxSts__3__POS, 3
.set puttyUart1_BUART_sRX_RxSts__4__MASK, 0x10
.set puttyUart1_BUART_sRX_RxSts__4__POS, 4
.set puttyUart1_BUART_sRX_RxSts__5__MASK, 0x20
.set puttyUart1_BUART_sRX_RxSts__5__POS, 5
.set puttyUart1_BUART_sRX_RxSts__MASK, 0x38
.set puttyUart1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set puttyUart1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set puttyUart1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set puttyUart1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set puttyUart1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set puttyUart1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set puttyUart1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set puttyUart1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set puttyUart1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set puttyUart1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set puttyUart1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set puttyUart1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set puttyUart1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set puttyUart1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set puttyUart1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set puttyUart1_BUART_sTX_TxSts__0__MASK, 0x01
.set puttyUart1_BUART_sTX_TxSts__0__POS, 0
.set puttyUart1_BUART_sTX_TxSts__1__MASK, 0x02
.set puttyUart1_BUART_sTX_TxSts__1__POS, 1
.set puttyUart1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set puttyUart1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set puttyUart1_BUART_sTX_TxSts__2__MASK, 0x04
.set puttyUart1_BUART_sTX_TxSts__2__POS, 2
.set puttyUart1_BUART_sTX_TxSts__3__MASK, 0x08
.set puttyUart1_BUART_sTX_TxSts__3__POS, 3
.set puttyUart1_BUART_sTX_TxSts__MASK, 0x0F
.set puttyUart1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set puttyUart1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set puttyUart1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set puttyUart1_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set puttyUart1_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set puttyUart1_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set puttyUart1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set puttyUart1_IntClock__INDEX, 0x02
.set puttyUart1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set puttyUart1_IntClock__PM_ACT_MSK, 0x04
.set puttyUart1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set puttyUart1_IntClock__PM_STBY_MSK, 0x04

/* rxPuttyISR */
.set rxPuttyISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rxPuttyISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rxPuttyISR__INTC_MASK, 0x10
.set rxPuttyISR__INTC_NUMBER, 4
.set rxPuttyISR__INTC_PRIOR_NUM, 7
.set rxPuttyISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set rxPuttyISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rxPuttyISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* JoyStickADC */
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set JoyStickADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set JoyStickADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set JoyStickADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set JoyStickADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set JoyStickADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set JoyStickADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set JoyStickADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set JoyStickADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set JoyStickADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set JoyStickADC_bSAR_SEQ_EOCSts__0__POS, 0
.set JoyStickADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set JoyStickADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set JoyStickADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set JoyStickADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB07_MSK
.set JoyStickADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set JoyStickADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB07_ST
.set JoyStickADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JoyStickADC_FinalBuf__DRQ_NUMBER, 0
.set JoyStickADC_FinalBuf__NUMBEROF_TDS, 0
.set JoyStickADC_FinalBuf__PRIORITY, 2
.set JoyStickADC_FinalBuf__TERMIN_EN, 0
.set JoyStickADC_FinalBuf__TERMIN_SEL, 0
.set JoyStickADC_FinalBuf__TERMOUT0_EN, 1
.set JoyStickADC_FinalBuf__TERMOUT0_SEL, 0
.set JoyStickADC_FinalBuf__TERMOUT1_EN, 0
.set JoyStickADC_FinalBuf__TERMOUT1_SEL, 0
.set JoyStickADC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set JoyStickADC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set JoyStickADC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set JoyStickADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set JoyStickADC_IntClock__INDEX, 0x00
.set JoyStickADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set JoyStickADC_IntClock__PM_ACT_MSK, 0x01
.set JoyStickADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set JoyStickADC_IntClock__PM_STBY_MSK, 0x01
.set JoyStickADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set JoyStickADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set JoyStickADC_IRQ__INTC_MASK, 0x01
.set JoyStickADC_IRQ__INTC_NUMBER, 0
.set JoyStickADC_IRQ__INTC_PRIOR_NUM, 7
.set JoyStickADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set JoyStickADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set JoyStickADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set JoyStickADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set JoyStickADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set JoyStickADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set JoyStickADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set JoyStickADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set JoyStickADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set JoyStickADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set JoyStickADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set JoyStickADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set JoyStickADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set JoyStickADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set JoyStickADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set JoyStickADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set JoyStickADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set JoyStickADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set JoyStickADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set JoyStickADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set JoyStickADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set JoyStickADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set JoyStickADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set JoyStickADC_SAR_ExtVref__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set JoyStickADC_SAR_ExtVref__0__MASK, 0x10
.set JoyStickADC_SAR_ExtVref__0__PC, CYREG_PRT0_PC4
.set JoyStickADC_SAR_ExtVref__0__PORT, 0
.set JoyStickADC_SAR_ExtVref__0__SHIFT, 4
.set JoyStickADC_SAR_ExtVref__AG, CYREG_PRT0_AG
.set JoyStickADC_SAR_ExtVref__AMUX, CYREG_PRT0_AMUX
.set JoyStickADC_SAR_ExtVref__BIE, CYREG_PRT0_BIE
.set JoyStickADC_SAR_ExtVref__BIT_MASK, CYREG_PRT0_BIT_MASK
.set JoyStickADC_SAR_ExtVref__BYP, CYREG_PRT0_BYP
.set JoyStickADC_SAR_ExtVref__CTL, CYREG_PRT0_CTL
.set JoyStickADC_SAR_ExtVref__DM0, CYREG_PRT0_DM0
.set JoyStickADC_SAR_ExtVref__DM1, CYREG_PRT0_DM1
.set JoyStickADC_SAR_ExtVref__DM2, CYREG_PRT0_DM2
.set JoyStickADC_SAR_ExtVref__DR, CYREG_PRT0_DR
.set JoyStickADC_SAR_ExtVref__INP_DIS, CYREG_PRT0_INP_DIS
.set JoyStickADC_SAR_ExtVref__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set JoyStickADC_SAR_ExtVref__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set JoyStickADC_SAR_ExtVref__LCD_EN, CYREG_PRT0_LCD_EN
.set JoyStickADC_SAR_ExtVref__MASK, 0x10
.set JoyStickADC_SAR_ExtVref__PORT, 0
.set JoyStickADC_SAR_ExtVref__PRT, CYREG_PRT0_PRT
.set JoyStickADC_SAR_ExtVref__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set JoyStickADC_SAR_ExtVref__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set JoyStickADC_SAR_ExtVref__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set JoyStickADC_SAR_ExtVref__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set JoyStickADC_SAR_ExtVref__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set JoyStickADC_SAR_ExtVref__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set JoyStickADC_SAR_ExtVref__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set JoyStickADC_SAR_ExtVref__PS, CYREG_PRT0_PS
.set JoyStickADC_SAR_ExtVref__SHIFT, 4
.set JoyStickADC_SAR_ExtVref__SLW, CYREG_PRT0_SLW
.set JoyStickADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set JoyStickADC_TempBuf__DRQ_NUMBER, 1
.set JoyStickADC_TempBuf__NUMBEROF_TDS, 0
.set JoyStickADC_TempBuf__PRIORITY, 2
.set JoyStickADC_TempBuf__TERMIN_EN, 0
.set JoyStickADC_TempBuf__TERMIN_SEL, 0
.set JoyStickADC_TempBuf__TERMOUT0_EN, 1
.set JoyStickADC_TempBuf__TERMOUT0_SEL, 1
.set JoyStickADC_TempBuf__TERMOUT1_EN, 0
.set JoyStickADC_TempBuf__TERMOUT1_SEL, 0

/* eocJoystickISR */
.set eocJoystickISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set eocJoystickISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set eocJoystickISR__INTC_MASK, 0x02
.set eocJoystickISR__INTC_NUMBER, 1
.set eocJoystickISR__INTC_PRIOR_NUM, 7
.set eocJoystickISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set eocJoystickISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set eocJoystickISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* motorControlISR */
.set motorControlISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set motorControlISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set motorControlISR__INTC_MASK, 0x04
.set motorControlISR__INTC_NUMBER, 2
.set motorControlISR__INTC_PRIOR_NUM, 7
.set motorControlISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set motorControlISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set motorControlISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E156069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
