{"vcs1":{"timestamp_begin":1678143584.661568463, "rt":0.63, "ut":0.12, "st":0.13}}
{"vcselab":{"timestamp_begin":1678143585.322179057, "rt":0.81, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1678143586.150354774, "rt":0.50, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678143584.365044335}
{"VCS_COMP_START_TIME": 1678143584.365044335}
{"VCS_COMP_END_TIME": 1678143587.326876655}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 337968}}
{"stitch_vcselab": {"peak_mem": 238992}}
