

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Aug  1 15:21:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   62|   62|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |   58|   58|         3|          1|          1|    57|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|     30|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      80|    104|
|Memory           |        0|      -|      48|     30|
|Multiplexer      |        -|      -|       -|    123|
|Register         |        -|      -|     139|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     267|    287|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+----+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+------------------+---------+-------+----+-----+
    |fir_fir_io_s_axi_U  |fir_fir_io_s_axi  |        0|      0|  80|  104|
    +--------------------+------------------+---------+-------+----+-----+
    |Total               |                  |        0|      0|  80|  104|
    +--------------------+------------------+---------+-------+----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_10dEe_U3  |fir_mac_muladd_10dEe  | i0 * i1 + i2 |
    |fir_mac_muladd_16cud_U2  |fir_mac_muladd_16cud  | i0 * i1 + i2 |
    |fir_mul_mul_16s_1bkb_U1  |fir_mul_mul_16s_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  16|  15|    59|   16|     1|          944|
    |shift_reg_U  |fir_shift_reg  |        0|  32|  15|    58|   16|     1|          928|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  48|  30|   117|   32|     2|         1872|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_154_p2            |     +    |      0|  0|  15|           6|           2|
    |tmp_3_fu_148_p2          |   icmp   |      0|  0|  11|           6|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  30|          15|           6|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |acc1_reg_120                |   9|          2|   37|         74|
    |ap_NS_fsm                   |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_134_p4  |   9|          2|    6|         12|
    |i_reg_130                   |   9|          2|    6|         12|
    |shift_reg_address0          |  15|          3|    6|         18|
    |shift_reg_address1          |  15|          3|    6|         18|
    |shift_reg_d1                |  15|          3|   16|         48|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 123|         25|   80|        192|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc1_reg_120                 |  37|   0|   37|          0|
    |acc_reg_216                  |  26|   0|   26|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |c_load_reg_261               |  16|   0|   16|          0|
    |i_1_reg_236                  |   6|   0|    6|          0|
    |i_reg_130                    |   6|   0|    6|          0|
    |shift_reg_load_1_reg_256     |  16|   0|   16|          0|
    |tmp_3_reg_232                |   1|   0|    1|          0|
    |tmp_3_reg_232_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_6_reg_246                |   6|   0|   64|         58|
    |x_read_reg_221               |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 139|   0|  197|         58|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_AWADDR   |  in |    5|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WVALID   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WREADY   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WDATA    |  in |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_WSTRB    |  in |    4|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARVALID  |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARREADY  | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_ARADDR   |  in |    5|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RDATA    | out |   32|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_RRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BVALID   | out |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BREADY   |  in |    1|    s_axi   |    fir_io    |    scalar    |
|s_axi_fir_io_BRESP    | out |    2|    s_axi   |    fir_io    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      fir     | return value |
+----------------------+-----+-----+------------+--------------+--------------+

