INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/Interfaz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Interfaz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
