Release 13.2 par O.61xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

i80compute::  Mon Oct 23 14:26:20 2017

par -w -intstyle ise -ol high -mt off dlx_toplevel_map.ncd dlx_toplevel.ncd
dlx_toplevel.pcf 


Constraints file: dlx_toplevel.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment /Software/xilinx/13.2/ISE_DS/ISE/.
   "dlx_toplevel" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@i80pdc.irf.uni-karlsruhe.de'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27020@i80pdc.irf.uni-karlsruhe.de:1717@scclic2.scc.kit.edu:'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - No license file was found.
       Please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2011-06-20".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           5 out of 32     15%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of External IOBs                  30 out of 640     4%
      Number of LOCed IOBs                  30 out of 30    100%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       1 out of 148     1%
   Number of RAMB36_EXPs                   146 out of 148    98%
   Number of Slices                       2079 out of 17280  12%
   Number of Slice Registers              2948 out of 69120   4%
      Number used as Flip Flops           2913
      Number used as Latches                33
      Number used as LatchThrus              2

   Number of Slice LUTS                   5582 out of 69120   8%
   Number of Slice LUT-Flip Flop pairs    6168 out of 69120   8%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 24 secs 
Finished initial Timing Analysis.  REAL time: 25 secs 

WARNING:Par:288 - The signal pca9564_int_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<0>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal pca9564_data<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal vio0/U0/I_VIO/reset_f_edge/iDOUT<1> has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 47936 unrouted;      REAL time: 29 secs 

Phase  2  : 36456 unrouted;      REAL time: 31 secs 

Phase  3  : 13701 unrouted;      REAL time: 1 mins 11 secs 

Phase  4  : 14400 unrouted; (Setup:26478, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 1 secs 

Updating file: dlx_toplevel.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:52014, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 3 secs 

Phase  6  : 0 unrouted; (Setup:31038, Hold:0, Component Switching Limit:0)     REAL time: 5 mins 52 secs 

Updating file: dlx_toplevel.ncd with current fully routed design.

Phase  7  : 0 unrouted; (Setup:31038, Hold:0, Component Switching Limit:0)     REAL time: 6 mins 16 secs 

Phase  8  : 0 unrouted; (Setup:31038, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 46 secs 

Phase  9  : 0 unrouted; (Setup:31038, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 46 secs 

Phase 10  : 0 unrouted; (Setup:26556, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 50 secs 
Total REAL time to Router completion: 7 mins 50 secs 
Total CPU time to Router completion: 8 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             CLK_100 | BUFGCTRL_X0Y1| No   | 1146 |  0.670     |  2.204      |
+---------------------+--------------+------+------+------------+-------------+
|         control0<0> |BUFGCTRL_X0Y30| No   |   58 |  0.639     |  2.185      |
+---------------------+--------------+------+------+------------+-------------+
|      clock_33_BUFGP | BUFGCTRL_X0Y2| No   |   86 |  0.429     |  1.985      |
+---------------------+--------------+------+------+------------+-------------+
|          datarw_cpu |BUFGCTRL_X0Y31| No   |   29 |  0.426     |  1.988      |
+---------------------+--------------+------+------+------------+-------------+
|        control0<13> |         Local|      |    5 |  0.000     |  1.183      |
+---------------------+--------------+------+------+------------+-------------+
|Mtridata_datadbi_por |              |      |      |            |             |
|            ts<4><0> |         Local|      |  585 |  0.218     |  3.900      |
+---------------------+--------------+------+------+------------+-------------+
|icon0/U0/iUPDATE_OUT |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  0.920      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 26556 (Setup: 26556, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_Inst_DCM_100_CLKOUT0_BUF = PERIOD TIME | SETUP       |    -0.649ns|    11.280ns|     145|       26556
  GRP "Inst_DCM_100_CLKOUT0_BUF"         TS | HOLD        |     0.337ns|            |       0|           0
  _Inst_DCM_100_CLK0_BUF HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk_in" 100 MHz  | MINPERIOD   |     1.668ns|     8.332ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Inst_DCM_100_CLK0_BUF = PERIOD TIMEGRP | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
   "Inst_DCM_100_CLK0_BUF" TS_clk HIGH      |             |            |            |        |            
      50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    12.229ns|     2.771ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD        |     1.602ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP       |    14.120ns|     0.880ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.557ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H | MINPERIOD   |    27.778ns|     2.222ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_D2_TO_T2_path" TIG               | SETUP       |         N/A|     3.035ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J2_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J3_TO_D2_path" TIG               | N/A         |         N/A|         N/A|     N/A|         N/A
----------------------------------------------------------------------------------------------------------
  PATH "TS_J4_TO_D2_path" TIG               | MAXDELAY    |         N/A|     4.732ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP       |         N/A|     4.037ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP       |         N/A|    13.522ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      8.332ns|     11.280ns|            0|          145|            0|     43782956|
| TS_Inst_DCM_100_CLK0_BUF      |     10.000ns|      4.000ns|     11.280ns|            0|          145|            0|     43782956|
|  TS_Inst_DCM_100_CLKOUT0_BUF  |     10.000ns|     11.280ns|          N/A|          145|            0|     43782956|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 8 mins 1 secs 
Total CPU time to PAR completion: 8 mins 20 secs 

Peak Memory Usage:  447 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 145 errors found.

Number of error messages: 0
Number of warning messages: 13
Number of info messages: 1

Writing design to file dlx_toplevel.ncd



PAR done!
