/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* d_c */
#define d_c__0__INTTYPE CYREG_PICU2_INTTYPE7
#define d_c__0__MASK 0x80u
#define d_c__0__PC CYREG_PRT2_PC7
#define d_c__0__PORT 2u
#define d_c__0__SHIFT 7u
#define d_c__AG CYREG_PRT2_AG
#define d_c__AMUX CYREG_PRT2_AMUX
#define d_c__BIE CYREG_PRT2_BIE
#define d_c__BIT_MASK CYREG_PRT2_BIT_MASK
#define d_c__BYP CYREG_PRT2_BYP
#define d_c__CTL CYREG_PRT2_CTL
#define d_c__DM0 CYREG_PRT2_DM0
#define d_c__DM1 CYREG_PRT2_DM1
#define d_c__DM2 CYREG_PRT2_DM2
#define d_c__DR CYREG_PRT2_DR
#define d_c__INP_DIS CYREG_PRT2_INP_DIS
#define d_c__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define d_c__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define d_c__LCD_EN CYREG_PRT2_LCD_EN
#define d_c__MASK 0x80u
#define d_c__PORT 2u
#define d_c__PRT CYREG_PRT2_PRT
#define d_c__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define d_c__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define d_c__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define d_c__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define d_c__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define d_c__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define d_c__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define d_c__PS CYREG_PRT2_PS
#define d_c__SHIFT 7u
#define d_c__SLW CYREG_PRT2_SLW

/* ncs */
#define ncs__0__INTTYPE CYREG_PICU12_INTTYPE4
#define ncs__0__MASK 0x10u
#define ncs__0__PC CYREG_PRT12_PC4
#define ncs__0__PORT 12u
#define ncs__0__SHIFT 4u
#define ncs__AG CYREG_PRT12_AG
#define ncs__BIE CYREG_PRT12_BIE
#define ncs__BIT_MASK CYREG_PRT12_BIT_MASK
#define ncs__BYP CYREG_PRT12_BYP
#define ncs__DM0 CYREG_PRT12_DM0
#define ncs__DM1 CYREG_PRT12_DM1
#define ncs__DM2 CYREG_PRT12_DM2
#define ncs__DR CYREG_PRT12_DR
#define ncs__INP_DIS CYREG_PRT12_INP_DIS
#define ncs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ncs__MASK 0x10u
#define ncs__PORT 12u
#define ncs__PRT CYREG_PRT12_PRT
#define ncs__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ncs__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ncs__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ncs__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ncs__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ncs__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ncs__PS CYREG_PRT12_PS
#define ncs__SHIFT 4u
#define ncs__SIO_CFG CYREG_PRT12_SIO_CFG
#define ncs__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ncs__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ncs__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ncs__SLW CYREG_PRT12_SLW

/* nrd */
#define nrd__0__INTTYPE CYREG_PICU2_INTTYPE6
#define nrd__0__MASK 0x40u
#define nrd__0__PC CYREG_PRT2_PC6
#define nrd__0__PORT 2u
#define nrd__0__SHIFT 6u
#define nrd__AG CYREG_PRT2_AG
#define nrd__AMUX CYREG_PRT2_AMUX
#define nrd__BIE CYREG_PRT2_BIE
#define nrd__BIT_MASK CYREG_PRT2_BIT_MASK
#define nrd__BYP CYREG_PRT2_BYP
#define nrd__CTL CYREG_PRT2_CTL
#define nrd__DM0 CYREG_PRT2_DM0
#define nrd__DM1 CYREG_PRT2_DM1
#define nrd__DM2 CYREG_PRT2_DM2
#define nrd__DR CYREG_PRT2_DR
#define nrd__INP_DIS CYREG_PRT2_INP_DIS
#define nrd__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define nrd__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define nrd__LCD_EN CYREG_PRT2_LCD_EN
#define nrd__MASK 0x40u
#define nrd__PORT 2u
#define nrd__PRT CYREG_PRT2_PRT
#define nrd__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define nrd__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define nrd__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define nrd__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define nrd__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define nrd__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define nrd__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define nrd__PS CYREG_PRT2_PS
#define nrd__SHIFT 6u
#define nrd__SLW CYREG_PRT2_SLW

/* nwr */
#define nwr__0__INTTYPE CYREG_PICU12_INTTYPE5
#define nwr__0__MASK 0x20u
#define nwr__0__PC CYREG_PRT12_PC5
#define nwr__0__PORT 12u
#define nwr__0__SHIFT 5u
#define nwr__AG CYREG_PRT12_AG
#define nwr__BIE CYREG_PRT12_BIE
#define nwr__BIT_MASK CYREG_PRT12_BIT_MASK
#define nwr__BYP CYREG_PRT12_BYP
#define nwr__DM0 CYREG_PRT12_DM0
#define nwr__DM1 CYREG_PRT12_DM1
#define nwr__DM2 CYREG_PRT12_DM2
#define nwr__DR CYREG_PRT12_DR
#define nwr__INP_DIS CYREG_PRT12_INP_DIS
#define nwr__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define nwr__MASK 0x20u
#define nwr__PORT 12u
#define nwr__PRT CYREG_PRT12_PRT
#define nwr__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define nwr__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define nwr__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define nwr__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define nwr__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define nwr__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define nwr__PS CYREG_PRT12_PS
#define nwr__SHIFT 5u
#define nwr__SIO_CFG CYREG_PRT12_SIO_CFG
#define nwr__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define nwr__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define nwr__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define nwr__SLW CYREG_PRT12_SLW

/* Pin_0 */
#define Pin_0__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Pin_0__0__MASK 0x80u
#define Pin_0__0__PC CYREG_PRT3_PC7
#define Pin_0__0__PORT 3u
#define Pin_0__0__SHIFT 7u
#define Pin_0__AG CYREG_PRT3_AG
#define Pin_0__AMUX CYREG_PRT3_AMUX
#define Pin_0__BIE CYREG_PRT3_BIE
#define Pin_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_0__BYP CYREG_PRT3_BYP
#define Pin_0__CTL CYREG_PRT3_CTL
#define Pin_0__DM0 CYREG_PRT3_DM0
#define Pin_0__DM1 CYREG_PRT3_DM1
#define Pin_0__DM2 CYREG_PRT3_DM2
#define Pin_0__DR CYREG_PRT3_DR
#define Pin_0__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_0__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_0__MASK 0x80u
#define Pin_0__PORT 3u
#define Pin_0__PRT CYREG_PRT3_PRT
#define Pin_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_0__PS CYREG_PRT3_PS
#define Pin_0__SHIFT 7u
#define Pin_0__SLW CYREG_PRT3_SLW

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT3_PC6
#define Pin_1__0__PORT 3u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT3_AG
#define Pin_1__AMUX CYREG_PRT3_AMUX
#define Pin_1__BIE CYREG_PRT3_BIE
#define Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_1__BYP CYREG_PRT3_BYP
#define Pin_1__CTL CYREG_PRT3_CTL
#define Pin_1__DM0 CYREG_PRT3_DM0
#define Pin_1__DM1 CYREG_PRT3_DM1
#define Pin_1__DM2 CYREG_PRT3_DM2
#define Pin_1__DR CYREG_PRT3_DR
#define Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 3u
#define Pin_1__PRT CYREG_PRT3_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_1__PS CYREG_PRT3_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT3_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_2__0__MASK 0x20u
#define Pin_2__0__PC CYREG_PRT3_PC5
#define Pin_2__0__PORT 3u
#define Pin_2__0__SHIFT 5u
#define Pin_2__AG CYREG_PRT3_AG
#define Pin_2__AMUX CYREG_PRT3_AMUX
#define Pin_2__BIE CYREG_PRT3_BIE
#define Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_2__BYP CYREG_PRT3_BYP
#define Pin_2__CTL CYREG_PRT3_CTL
#define Pin_2__DM0 CYREG_PRT3_DM0
#define Pin_2__DM1 CYREG_PRT3_DM1
#define Pin_2__DM2 CYREG_PRT3_DM2
#define Pin_2__DR CYREG_PRT3_DR
#define Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_2__MASK 0x20u
#define Pin_2__PORT 3u
#define Pin_2__PRT CYREG_PRT3_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_2__PS CYREG_PRT3_PS
#define Pin_2__SHIFT 5u
#define Pin_2__SLW CYREG_PRT3_SLW

/* Pin_3 */
#define Pin_3__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_3__0__MASK 0x10u
#define Pin_3__0__PC CYREG_PRT3_PC4
#define Pin_3__0__PORT 3u
#define Pin_3__0__SHIFT 4u
#define Pin_3__AG CYREG_PRT3_AG
#define Pin_3__AMUX CYREG_PRT3_AMUX
#define Pin_3__BIE CYREG_PRT3_BIE
#define Pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_3__BYP CYREG_PRT3_BYP
#define Pin_3__CTL CYREG_PRT3_CTL
#define Pin_3__DM0 CYREG_PRT3_DM0
#define Pin_3__DM1 CYREG_PRT3_DM1
#define Pin_3__DM2 CYREG_PRT3_DM2
#define Pin_3__DR CYREG_PRT3_DR
#define Pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_3__MASK 0x10u
#define Pin_3__PORT 3u
#define Pin_3__PRT CYREG_PRT3_PRT
#define Pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_3__PS CYREG_PRT3_PS
#define Pin_3__SHIFT 4u
#define Pin_3__SLW CYREG_PRT3_SLW

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_4__0__MASK 0x08u
#define Pin_4__0__PC CYREG_PRT3_PC3
#define Pin_4__0__PORT 3u
#define Pin_4__0__SHIFT 3u
#define Pin_4__AG CYREG_PRT3_AG
#define Pin_4__AMUX CYREG_PRT3_AMUX
#define Pin_4__BIE CYREG_PRT3_BIE
#define Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_4__BYP CYREG_PRT3_BYP
#define Pin_4__CTL CYREG_PRT3_CTL
#define Pin_4__DM0 CYREG_PRT3_DM0
#define Pin_4__DM1 CYREG_PRT3_DM1
#define Pin_4__DM2 CYREG_PRT3_DM2
#define Pin_4__DR CYREG_PRT3_DR
#define Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_4__MASK 0x08u
#define Pin_4__PORT 3u
#define Pin_4__PRT CYREG_PRT3_PRT
#define Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_4__PS CYREG_PRT3_PS
#define Pin_4__SHIFT 3u
#define Pin_4__SLW CYREG_PRT3_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_5__0__MASK 0x04u
#define Pin_5__0__PC CYREG_PRT3_PC2
#define Pin_5__0__PORT 3u
#define Pin_5__0__SHIFT 2u
#define Pin_5__AG CYREG_PRT3_AG
#define Pin_5__AMUX CYREG_PRT3_AMUX
#define Pin_5__BIE CYREG_PRT3_BIE
#define Pin_5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_5__BYP CYREG_PRT3_BYP
#define Pin_5__CTL CYREG_PRT3_CTL
#define Pin_5__DM0 CYREG_PRT3_DM0
#define Pin_5__DM1 CYREG_PRT3_DM1
#define Pin_5__DM2 CYREG_PRT3_DM2
#define Pin_5__DR CYREG_PRT3_DR
#define Pin_5__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_5__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_5__MASK 0x04u
#define Pin_5__PORT 3u
#define Pin_5__PRT CYREG_PRT3_PRT
#define Pin_5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_5__PS CYREG_PRT3_PS
#define Pin_5__SHIFT 2u
#define Pin_5__SLW CYREG_PRT3_SLW

/* Pin_6 */
#define Pin_6__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_6__0__MASK 0x02u
#define Pin_6__0__PC CYREG_PRT3_PC1
#define Pin_6__0__PORT 3u
#define Pin_6__0__SHIFT 1u
#define Pin_6__AG CYREG_PRT3_AG
#define Pin_6__AMUX CYREG_PRT3_AMUX
#define Pin_6__BIE CYREG_PRT3_BIE
#define Pin_6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_6__BYP CYREG_PRT3_BYP
#define Pin_6__CTL CYREG_PRT3_CTL
#define Pin_6__DM0 CYREG_PRT3_DM0
#define Pin_6__DM1 CYREG_PRT3_DM1
#define Pin_6__DM2 CYREG_PRT3_DM2
#define Pin_6__DR CYREG_PRT3_DR
#define Pin_6__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_6__MASK 0x02u
#define Pin_6__PORT 3u
#define Pin_6__PRT CYREG_PRT3_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_6__PS CYREG_PRT3_PS
#define Pin_6__SHIFT 1u
#define Pin_6__SLW CYREG_PRT3_SLW

/* Pin_7 */
#define Pin_7__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_7__0__MASK 0x01u
#define Pin_7__0__PC CYREG_PRT3_PC0
#define Pin_7__0__PORT 3u
#define Pin_7__0__SHIFT 0u
#define Pin_7__AG CYREG_PRT3_AG
#define Pin_7__AMUX CYREG_PRT3_AMUX
#define Pin_7__BIE CYREG_PRT3_BIE
#define Pin_7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_7__BYP CYREG_PRT3_BYP
#define Pin_7__CTL CYREG_PRT3_CTL
#define Pin_7__DM0 CYREG_PRT3_DM0
#define Pin_7__DM1 CYREG_PRT3_DM1
#define Pin_7__DM2 CYREG_PRT3_DM2
#define Pin_7__DR CYREG_PRT3_DR
#define Pin_7__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_7__MASK 0x01u
#define Pin_7__PORT 3u
#define Pin_7__PRT CYREG_PRT3_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_7__PS CYREG_PRT3_PS
#define Pin_7__SHIFT 0u
#define Pin_7__SLW CYREG_PRT3_SLW

/* Pin_9 */
#define Pin_9__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Pin_9__0__MASK 0x40u
#define Pin_9__0__PC CYREG_PRT12_PC6
#define Pin_9__0__PORT 12u
#define Pin_9__0__SHIFT 6u
#define Pin_9__AG CYREG_PRT12_AG
#define Pin_9__BIE CYREG_PRT12_BIE
#define Pin_9__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_9__BYP CYREG_PRT12_BYP
#define Pin_9__DM0 CYREG_PRT12_DM0
#define Pin_9__DM1 CYREG_PRT12_DM1
#define Pin_9__DM2 CYREG_PRT12_DM2
#define Pin_9__DR CYREG_PRT12_DR
#define Pin_9__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_9__MASK 0x40u
#define Pin_9__PORT 12u
#define Pin_9__PRT CYREG_PRT12_PRT
#define Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_9__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_9__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_9__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_9__PS CYREG_PRT12_PS
#define Pin_9__SHIFT 6u
#define Pin_9__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_9__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_9__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_9__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_9__SLW CYREG_PRT12_SLW

/* Timer */
#define Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B0_UDB10_A0
#define Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B0_UDB10_A1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B0_UDB10_D0
#define Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B0_UDB10_D1
#define Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B0_UDB10_F0
#define Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B0_UDB10_F1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B0_UDB11_A0
#define Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B0_UDB11_A1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B0_UDB11_D0
#define Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B0_UDB11_D1
#define Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B0_UDB11_F0
#define Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B0_UDB11_F1

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* GraphicLCDIntf_1 */
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__A0_REG CYREG_B1_UDB06_A0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__A1_REG CYREG_B1_UDB06_A1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__D0_REG CYREG_B1_UDB06_D0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__D1_REG CYREG_B1_UDB06_D1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__F0_REG CYREG_B1_UDB06_F0
#define GraphicLCDIntf_1_GraphLcd8_Lsb__F1_REG CYREG_B1_UDB06_F1
#define GraphicLCDIntf_1_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_B1_UDB06_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__COUNT_REG CYREG_B1_UDB06_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_B1_UDB06_MSK
#define GraphicLCDIntf_1_LsbReg__0__MASK 0x01u
#define GraphicLCDIntf_1_LsbReg__0__POS 0
#define GraphicLCDIntf_1_LsbReg__1__MASK 0x02u
#define GraphicLCDIntf_1_LsbReg__1__POS 1
#define GraphicLCDIntf_1_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define GraphicLCDIntf_1_LsbReg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define GraphicLCDIntf_1_LsbReg__2__MASK 0x04u
#define GraphicLCDIntf_1_LsbReg__2__POS 2
#define GraphicLCDIntf_1_LsbReg__3__MASK 0x08u
#define GraphicLCDIntf_1_LsbReg__3__POS 3
#define GraphicLCDIntf_1_LsbReg__4__MASK 0x10u
#define GraphicLCDIntf_1_LsbReg__4__POS 4
#define GraphicLCDIntf_1_LsbReg__5__MASK 0x20u
#define GraphicLCDIntf_1_LsbReg__5__POS 5
#define GraphicLCDIntf_1_LsbReg__6__MASK 0x40u
#define GraphicLCDIntf_1_LsbReg__6__POS 6
#define GraphicLCDIntf_1_LsbReg__7__MASK 0x80u
#define GraphicLCDIntf_1_LsbReg__7__POS 7
#define GraphicLCDIntf_1_LsbReg__MASK 0xFFu
#define GraphicLCDIntf_1_LsbReg__MASK_REG CYREG_B1_UDB06_MSK
#define GraphicLCDIntf_1_LsbReg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_LsbReg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define GraphicLCDIntf_1_LsbReg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define GraphicLCDIntf_1_LsbReg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define GraphicLCDIntf_1_LsbReg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define GraphicLCDIntf_1_LsbReg__STATUS_REG CYREG_B1_UDB06_ST
#define GraphicLCDIntf_1_StsReg__0__MASK 0x01u
#define GraphicLCDIntf_1_StsReg__0__POS 0
#define GraphicLCDIntf_1_StsReg__1__MASK 0x02u
#define GraphicLCDIntf_1_StsReg__1__POS 1
#define GraphicLCDIntf_1_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define GraphicLCDIntf_1_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define GraphicLCDIntf_1_StsReg__MASK 0x03u
#define GraphicLCDIntf_1_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define GraphicLCDIntf_1_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define GraphicLCDIntf_1_StsReg__STATUS_REG CYREG_B1_UDB07_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "tcom_displ_test"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 21u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 21u
#define CYDEV_CHIP_MEMBER_4D 16u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 22u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 20u
#define CYDEV_CHIP_MEMBER_4I 26u
#define CYDEV_CHIP_MEMBER_4J 17u
#define CYDEV_CHIP_MEMBER_4K 18u
#define CYDEV_CHIP_MEMBER_4L 25u
#define CYDEV_CHIP_MEMBER_4M 24u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 23u
#define CYDEV_CHIP_MEMBER_4Q 14u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 19u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 15u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 27u
#define CYDEV_CHIP_MEMBER_FM3 31u
#define CYDEV_CHIP_MEMBER_FM4 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 28u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 30u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
