

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Tue Jan 17 18:16:33 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    0|  7584|    1|  7585|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |                                  |                       |   Latency   |   Interval  | Pipeline|
        |             Instance             |         Module        |  min |  max |  min |  max |   Type  |
        +----------------------------------+-----------------------+------+------+------+------+---------+
        |grp_sc_FIFO_DCT_data_out_fu_160   |sc_FIFO_DCT_data_out   |   134|   134|   134|   134|   none  |
        |grp_sc_FIFO_DCT_DCT_fu_192        |sc_FIFO_DCT_DCT        |  7583|  7583|  7583|  7583|   none  |
        |grp_sc_FIFO_DCT_buffering_fu_228  |sc_FIFO_DCT_buffering  |     5|     6|     5|     6|   none  |
        +----------------------------------+-----------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      4|   1944|   2942|
|Memory           |        3|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     50|
|Register         |        -|      -|     36|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|      4|   1980|   2992|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|      4|      4|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_sc_FIFO_DCT_DCT_fu_192        |sc_FIFO_DCT_DCT        |        1|      4|  1885|  2840|
    |grp_sc_FIFO_DCT_buffering_fu_228  |sc_FIFO_DCT_buffering  |        0|      0|    38|    80|
    |grp_sc_FIFO_DCT_data_out_fu_160   |sc_FIFO_DCT_data_out   |        0|      0|    21|    22|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        1|      4|  1944|  2942|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sc_FIFO_DCT_mA_U  |sc_FIFO_DCT_DCT_a     |        1|  0|   0|    64|   32|     1|         2048|
    |sc_FIFO_DCT_mC_U  |sc_FIFO_DCT_DCT_a     |        1|  0|   0|    64|   32|     1|         2048|
    |sc_FIFO_DCT_mB_U  |sc_FIFO_DCT_sc_FIeOg  |        1|  0|   0|    64|   32|     1|         2048|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|   192|   96|     3|         6144|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |s_DCT                    |   1|          2|    1|          2|
    |s_buffered               |   1|          2|    1|          2|
    |s_done                   |   1|          2|    1|          2|
    |s_working                |   1|          2|    1|          2|
    |sc_FIFO_DCT_exec_cnt     |  32|          2|   32|         64|
    |sc_FIFO_DCT_mA_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mA_ce0       |   1|          3|    1|          3|
    |sc_FIFO_DCT_mC_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mC_ce0       |   1|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  50|         22|   50|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |s_DCT                 |   1|   0|    1|          0|
    |s_buffered            |   1|   0|    1|          0|
    |s_done                |   1|   0|    1|          0|
    |s_working             |   1|   0|    1|          0|
    |sc_FIFO_DCT_exec_cnt  |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  36|   0|   36|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-------------+-----+-----+------------+--------------------------+--------------+
|clock        |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|reset        |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|enable       |  in |    1|   ap_none  |          enable          |    pointer   |
|dout_din     | out |    8|   ap_fifo  |           dout           |    pointer   |
|dout_full_n  |  in |    1|   ap_fifo  |           dout           |    pointer   |
|dout_write   | out |    1|   ap_fifo  |           dout           |    pointer   |
|din_dout     |  in |    8|   ap_fifo  |            din           |    pointer   |
|din_empty_n  |  in |    1|   ap_fifo  |            din           |    pointer   |
|din_read     | out |    1|   ap_fifo  |            din           |    pointer   |
+-------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (sc_FIFO_DCT_ssdm_s) | (sc_FIFO_DCT_ssdm_1) | (sc_FIFO_DCT_ssdm_2)
2 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: StgValue_3 (20)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !74

ST_1: StgValue_4 (21)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !78

ST_1: StgValue_5 (22)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !82

ST_1: StgValue_6 (23)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dout), !map !86

ST_1: StgValue_7 (24)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %din), !map !90

ST_1: StgValue_8 (25)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mA), !map !94

ST_1: StgValue_9 (26)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mB), !map !100

ST_1: StgValue_10 (27)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %sc_FIFO_DCT_mC), !map !104

ST_1: StgValue_11 (28)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %sc_FIFO_DCT_exec_cnt), !map !108

ST_1: StgValue_12 (29)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffering), !map !112

ST_1: StgValue_13 (30)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_buffered), !map !116

ST_1: StgValue_14 (31)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_working), !map !120

ST_1: StgValue_15 (32)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_DCT), !map !124

ST_1: StgValue_16 (33)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_done), !map !128

ST_1: StgValue_17 (34)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_18 (35)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:15  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str6, i32 5, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_19 (36)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:16  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_20 (37)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:31
:17  call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str6, i32 4, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_21 (38)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:32
:18  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @p_str, [12 x i8]* @p_str) nounwind

ST_1: sc_FIFO_DCT_ssdm_s (39)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:19  %sc_FIFO_DCT_ssdm_s = load i1* @sc_FIFO_DCT_ssdm_thread_M_buffering, align 1

ST_1: StgValue_23 (40)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:20  br i1 %sc_FIFO_DCT_ssdm_s, label %1, label %2

ST_1: StgValue_24 (42)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [10 x i8]* @p_str7) nounwind

ST_1: StgValue_25 (43)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:34
:1  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_26 (44)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:35
:2  call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_1 (45)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:3  %sc_FIFO_DCT_ssdm_1 = load i1* @sc_FIFO_DCT_ssdm_thread_M_DCT, align 1

ST_1: StgValue_28 (46)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:4  br i1 %sc_FIFO_DCT_ssdm_1, label %3, label %4

ST_1: StgValue_29 (48)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:36
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [4 x i8]* @p_str24) nounwind

ST_1: StgValue_30 (49)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:37
:1  call void (...)* @_ssdm_op_SpecSensitive([4 x i8]* @p_str24, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_31 (50)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:38
:2  call void (...)* @_ssdm_op_SpecSensitive([4 x i8]* @p_str24, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: sc_FIFO_DCT_ssdm_2 (51)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:3  %sc_FIFO_DCT_ssdm_2 = load i1* @sc_FIFO_DCT_ssdm_thread_M_data_out, align 1

ST_1: StgValue_33 (52)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:4  br i1 %sc_FIFO_DCT_ssdm_2, label %5, label %6

ST_1: StgValue_34 (54)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:0  call void (...)* @_ssdm_op_SpecProcessDecl([12 x i8]* @p_str, i32 2, [9 x i8]* @p_str36) nounwind

ST_1: StgValue_35 (55)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:40
:1  call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str36, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind

ST_1: StgValue_36 (56)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:41
:2  call void (...)* @_ssdm_op_SpecSensitive([9 x i8]* @p_str36, [6 x i8]* @p_str3, i1* %reset, i32 3) nounwind

ST_1: StgValue_37 (57)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:42
:3  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind

ST_1: StgValue_38 (58)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:43
:4  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_39 (59)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:44
:5  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str4, i32 0, i32 0, i1* %enable) nounwind

ST_1: StgValue_40 (60)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:45
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %dout, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_41 (61)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:46
:7  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 5, [13 x i8]* @p_str42, [5 x i8]* @p_str10, i32 0, i32 0, i8* %dout) nounwind

ST_1: StgValue_42 (62)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:47
:8  call void (...)* @_ssdm_op_SpecInterface(i8* %din, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

ST_1: StgValue_43 (63)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:48
:9  call void (...)* @_ssdm_op_SpecPort([12 x i8]* @p_str, i32 4, [13 x i8]* @p_str42, [4 x i8]* @p_str11, i32 0, i32 0, i8* %din) nounwind

ST_1: StgValue_44 (64)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:49
:10  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [12 x i8]* @p_str12, i32 1, i32 0, i1* %s_buffering) nounwind

ST_1: StgValue_45 (65)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:50
:11  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [11 x i8]* @p_str13, i32 1, i32 0, i1* %s_buffered) nounwind

ST_1: StgValue_46 (66)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:51
:12  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [10 x i8]* @p_str14, i32 1, i32 0, i1* %s_working) nounwind

ST_1: StgValue_47 (67)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:52
:13  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str15, i32 1, i32 0, i1* %s_DCT) nounwind

ST_1: StgValue_48 (68)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:53
:14  call void (...)* @_ssdm_op_SpecChannel([12 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [7 x i8]* @p_str16, i32 1, i32 0, i1* %s_done) nounwind

ST_1: StgValue_49 (69)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:54
:15  call void @_ssdm_op_Write.ap_auto.i32P(i32* %sc_FIFO_DCT_exec_cnt, i32 0)

ST_1: StgValue_50 (70)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:55
:16  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffering, i1 false)

ST_1: StgValue_51 (71)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:56
:17  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_buffered, i1 false)

ST_1: StgValue_52 (72)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:57
:18  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_working, i1 false)

ST_1: StgValue_53 (73)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:58
:19  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_DCT, i1 false)

ST_1: StgValue_54 (74)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:59
:20  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %s_done, i1 false)

ST_1: StgValue_55 (75)  [1/1] 0.00ns  loc: ./sc_FIFO_DCT.h:58
:21  ret void

ST_1: StgValue_56 (77)  [2/2] 1.37ns  loc: ./sc_FIFO_DCT.h:39
:0  call void @"sc_FIFO_DCT::data_out"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_1: StgValue_57 (80)  [2/2] 2.39ns  loc: ./sc_FIFO_DCT.h:36
:0  call void @"sc_FIFO_DCT::DCT"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_1: StgValue_58 (83)  [2/2] 1.37ns  loc: ./sc_FIFO_DCT.h:33
:0  call void @"sc_FIFO_DCT::buffering"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)


 <State 2>: 2.39ns
ST_2: StgValue_59 (77)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:39
:0  call void @"sc_FIFO_DCT::data_out"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_60 (78)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_61 (80)  [1/2] 2.39ns  loc: ./sc_FIFO_DCT.h:36
:0  call void @"sc_FIFO_DCT::DCT"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_62 (81)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_63 (83)  [1/2] 0.00ns  loc: ./sc_FIFO_DCT.h:33
:0  call void @"sc_FIFO_DCT::buffering"(i1* %clock, i1* %reset, i1* %enable, i8* %dout, i8* %din, [64 x i32]* %sc_FIFO_DCT_mA, [64 x i32]* %sc_FIFO_DCT_mB, [64 x i32]* %sc_FIFO_DCT_mC, i32* %sc_FIFO_DCT_exec_cnt, i1* %s_buffering, i1* %s_buffered, i1* %s_working, i1* %s_DCT, i1* %s_done)

ST_2: StgValue_64 (84)  [1/1] 0.00ns
:1  br label %UnifiedUnreachableBlock

ST_2: StgValue_65 (86)  [1/1] 0.00ns
UnifiedUnreachableBlock:0  unreachable



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ din]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sc_FIFO_DCT_mA]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mB]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_mC]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_exec_cnt]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_buffering]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_buffered]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_working]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_DCT]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_done]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sc_FIFO_DCT_ssdm_thread_M_buffering]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ sc_FIFO_DCT_ssdm_thread_M_DCT]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ b_a]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sc_FIFO_DCT_ssdm_thread_M_data_out]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap    ) [ 000]
StgValue_4         (specbitsmap    ) [ 000]
StgValue_5         (specbitsmap    ) [ 000]
StgValue_6         (specbitsmap    ) [ 000]
StgValue_7         (specbitsmap    ) [ 000]
StgValue_8         (specbitsmap    ) [ 000]
StgValue_9         (specbitsmap    ) [ 000]
StgValue_10        (specbitsmap    ) [ 000]
StgValue_11        (specbitsmap    ) [ 000]
StgValue_12        (specbitsmap    ) [ 000]
StgValue_13        (specbitsmap    ) [ 000]
StgValue_14        (specbitsmap    ) [ 000]
StgValue_15        (specbitsmap    ) [ 000]
StgValue_16        (specbitsmap    ) [ 000]
StgValue_17        (specinterface  ) [ 000]
StgValue_18        (specport       ) [ 000]
StgValue_19        (specinterface  ) [ 000]
StgValue_20        (specport       ) [ 000]
StgValue_21        (spectopmodule  ) [ 000]
sc_FIFO_DCT_ssdm_s (load           ) [ 011]
StgValue_23        (br             ) [ 000]
StgValue_24        (specprocessdecl) [ 000]
StgValue_25        (specsensitive  ) [ 000]
StgValue_26        (specsensitive  ) [ 000]
sc_FIFO_DCT_ssdm_1 (load           ) [ 011]
StgValue_28        (br             ) [ 000]
StgValue_29        (specprocessdecl) [ 000]
StgValue_30        (specsensitive  ) [ 000]
StgValue_31        (specsensitive  ) [ 000]
sc_FIFO_DCT_ssdm_2 (load           ) [ 010]
StgValue_33        (br             ) [ 000]
StgValue_34        (specprocessdecl) [ 000]
StgValue_35        (specsensitive  ) [ 000]
StgValue_36        (specsensitive  ) [ 000]
StgValue_37        (specport       ) [ 000]
StgValue_38        (specport       ) [ 000]
StgValue_39        (specport       ) [ 000]
StgValue_40        (specinterface  ) [ 000]
StgValue_41        (specport       ) [ 000]
StgValue_42        (specinterface  ) [ 000]
StgValue_43        (specport       ) [ 000]
StgValue_44        (specchannel    ) [ 000]
StgValue_45        (specchannel    ) [ 000]
StgValue_46        (specchannel    ) [ 000]
StgValue_47        (specchannel    ) [ 000]
StgValue_48        (specchannel    ) [ 000]
StgValue_49        (write          ) [ 000]
StgValue_50        (write          ) [ 000]
StgValue_51        (write          ) [ 000]
StgValue_52        (write          ) [ 000]
StgValue_53        (write          ) [ 000]
StgValue_54        (write          ) [ 000]
StgValue_55        (ret            ) [ 000]
StgValue_59        (call           ) [ 000]
StgValue_60        (br             ) [ 000]
StgValue_61        (call           ) [ 000]
StgValue_62        (br             ) [ 000]
StgValue_63        (call           ) [ 000]
StgValue_64        (br             ) [ 000]
StgValue_65        (unreachable    ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dout">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="din">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sc_FIFO_DCT_mA">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sc_FIFO_DCT_mB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sc_FIFO_DCT_mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_mC"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sc_FIFO_DCT_exec_cnt">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_exec_cnt"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_buffering">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffering"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_buffered">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_buffered"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_working">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_working"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_DCT">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_DCT"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_done">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_done"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sc_FIFO_DCT_ssdm_thread_M_buffering">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_thread_M_buffering"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sc_FIFO_DCT_ssdm_thread_M_DCT">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_thread_M_DCT"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="b_a">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="sc_FIFO_DCT_ssdm_thread_M_data_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT_ssdm_thread_M_data_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT::data_out"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT::DCT"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sc_FIFO_DCT::buffering"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_49_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_50_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_51_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_52_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_53_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="StgValue_54_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_sc_FIFO_DCT_data_out_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="0" index="4" bw="8" slack="0"/>
<pin id="166" dir="0" index="5" bw="8" slack="0"/>
<pin id="167" dir="0" index="6" bw="32" slack="0"/>
<pin id="168" dir="0" index="7" bw="32" slack="0"/>
<pin id="169" dir="0" index="8" bw="32" slack="0"/>
<pin id="170" dir="0" index="9" bw="32" slack="0"/>
<pin id="171" dir="0" index="10" bw="1" slack="0"/>
<pin id="172" dir="0" index="11" bw="1" slack="0"/>
<pin id="173" dir="0" index="12" bw="1" slack="0"/>
<pin id="174" dir="0" index="13" bw="1" slack="0"/>
<pin id="175" dir="0" index="14" bw="1" slack="0"/>
<pin id="176" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_sc_FIFO_DCT_DCT_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="0" index="4" bw="8" slack="0"/>
<pin id="198" dir="0" index="5" bw="8" slack="0"/>
<pin id="199" dir="0" index="6" bw="32" slack="0"/>
<pin id="200" dir="0" index="7" bw="32" slack="0"/>
<pin id="201" dir="0" index="8" bw="32" slack="0"/>
<pin id="202" dir="0" index="9" bw="32" slack="0"/>
<pin id="203" dir="0" index="10" bw="1" slack="0"/>
<pin id="204" dir="0" index="11" bw="1" slack="0"/>
<pin id="205" dir="0" index="12" bw="1" slack="0"/>
<pin id="206" dir="0" index="13" bw="1" slack="0"/>
<pin id="207" dir="0" index="14" bw="1" slack="0"/>
<pin id="208" dir="0" index="15" bw="8" slack="0"/>
<pin id="209" dir="0" index="16" bw="8" slack="0"/>
<pin id="210" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_57/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_sc_FIFO_DCT_buffering_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="0" index="3" bw="1" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="0"/>
<pin id="234" dir="0" index="5" bw="8" slack="0"/>
<pin id="235" dir="0" index="6" bw="32" slack="0"/>
<pin id="236" dir="0" index="7" bw="32" slack="0"/>
<pin id="237" dir="0" index="8" bw="32" slack="0"/>
<pin id="238" dir="0" index="9" bw="32" slack="0"/>
<pin id="239" dir="0" index="10" bw="1" slack="0"/>
<pin id="240" dir="0" index="11" bw="1" slack="0"/>
<pin id="241" dir="0" index="12" bw="1" slack="0"/>
<pin id="242" dir="0" index="13" bw="1" slack="0"/>
<pin id="243" dir="0" index="14" bw="1" slack="0"/>
<pin id="244" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_58/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sc_FIFO_DCT_ssdm_s_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_ssdm_s/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sc_FIFO_DCT_ssdm_1_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_ssdm_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sc_FIFO_DCT_ssdm_2_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sc_FIFO_DCT_ssdm_2/1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="sc_FIFO_DCT_ssdm_s_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_ssdm_s "/>
</bind>
</comp>

<comp id="276" class="1005" name="sc_FIFO_DCT_ssdm_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sc_FIFO_DCT_ssdm_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="100" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="102" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="104" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="102" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="104" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="102" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="104" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="102" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="104" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="104" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="177"><net_src comp="106" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="160" pin=11"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="160" pin=12"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="160" pin=13"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="160" pin=14"/></net>

<net id="211"><net_src comp="108" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="192" pin=5"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="219"><net_src comp="14" pin="0"/><net_sink comp="192" pin=8"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="192" pin=9"/></net>

<net id="221"><net_src comp="18" pin="0"/><net_sink comp="192" pin=10"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="192" pin=11"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="192" pin=12"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="192" pin=14"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="192" pin=15"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="192" pin=16"/></net>

<net id="245"><net_src comp="110" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="247"><net_src comp="2" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="248"><net_src comp="4" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="228" pin=5"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="228" pin=6"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="228" pin=7"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="228" pin=8"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="228" pin=9"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="228" pin=10"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="228" pin=11"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="228" pin=12"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="228" pin=13"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="228" pin=14"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="260" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="264" pin="1"/><net_sink comp="276" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout | {1 2 }
	Port: sc_FIFO_DCT_mA | {1 2 }
	Port: sc_FIFO_DCT_mB | {1 2 }
	Port: sc_FIFO_DCT_mC | {1 2 }
	Port: sc_FIFO_DCT_exec_cnt | {1 2 }
	Port: s_buffering | {1 }
	Port: s_buffered | {1 2 }
	Port: s_working | {1 2 }
	Port: s_DCT | {1 2 }
	Port: s_done | {1 2 }
 - Input state : 
	Port: sc_FIFO_DCT::sc_FIFO_DCT : din | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_mA | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_mC | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_exec_cnt | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_buffered | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_working | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_DCT | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : s_done | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_ssdm_thread_M_buffering | {1 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_ssdm_thread_M_DCT | {1 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : b_a | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : b | {1 2 }
	Port: sc_FIFO_DCT::sc_FIFO_DCT : sc_FIFO_DCT_ssdm_thread_M_data_out | {1 }
  - Chain level:
	State 1
		StgValue_23 : 1
		StgValue_28 : 1
		StgValue_33 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |  grp_sc_FIFO_DCT_data_out_fu_160 |    0    |    0    |  3.142  |    20   |    17   |
|   call   |    grp_sc_FIFO_DCT_DCT_fu_192    |    1    |    4    |  14.139 |   2457  |   1793  |
|          | grp_sc_FIFO_DCT_buffering_fu_228 |    0    |    0    |  1.571  |    32   |    44   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |     StgValue_49_write_fu_112     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_50_write_fu_120     |    0    |    0    |    0    |    0    |    0    |
|   write  |     StgValue_51_write_fu_128     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_52_write_fu_136     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_53_write_fu_144     |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_54_write_fu_152     |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    1    |    4    |  18.852 |   2509  |   1854  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|       b      |    0   |    8   |    8   |
|      b_a     |    0   |    8   |    8   |
|sc_FIFO_DCT_mA|    1   |    0   |    0   |
|sc_FIFO_DCT_mB|    1   |    0   |    0   |
|sc_FIFO_DCT_mC|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |   16   |   16   |
+--------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|sc_FIFO_DCT_ssdm_1_reg_276|    1   |
|sc_FIFO_DCT_ssdm_s_reg_272|    1   |
+--------------------------+--------+
|           Total          |    2   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    4   |   18   |  2509  |  1854  |
|   Memory  |    3   |    -   |    -   |   16   |   16   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    2   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |   18   |  2527  |  1870  |
+-----------+--------+--------+--------+--------+--------+
