vtr_designs/verilog/koios/conv_layer_submodules/matmul_4x4_systolic.v.out
     mac_int                        12

vtr_designs/verilog/koios/conv_layer_submodules/systolic_pe_matrix.v.out
     mac_int                        12

vtr_designs/verilog/koios/conv_layer_submodules/seq_mac.v.out
     mac_int                         1

vtr_designs/verilog/koios/conv_layer_submodules/processing_element.v.out
     mac_int                         1

vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v.out
     signedmul                      64

vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree.v.out
     fixed_point_addsub              4

vtr_designs/verilog/koios/attention_layer_submodules/mode2_sub.v.out
     fixed_point_addsub              4

vtr_designs/verilog/koios/attention_layer_submodules/mode3_exp.v.out
     expunit                         4

vtr_designs/verilog/koios/attention_layer_submodules/vecmat_add.v.out
     qadd2                          63

vtr_designs/verilog/koios/eltwise_layer_submodules/seq_add.v.out
     FPAddSub                        1

vtr_designs/verilog/bgm_submodules/fpu_mul.v.out
     except                          1

vtr_designs/verilog/bgm_submodules/fpu_mul.v.out
     post_norm                       1

vtr_designs/verilog/stereovision1_submodules/wrapper_corr_10.v.out
     sh_reg                         12

vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out
     corr                           21

vtr_designs/verilog/stereovision1_submodules/wrapper_corr_20.v.out
     sh_reg                         22

vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v.out
     my_wrapper_divider              2

vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out
     my_wrapper_divider              4

vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_10.v.out
     sh_reg                         12

vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out
     corr                           21

vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out
     sh_reg                         22

vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20.v.out
     wrapper_norm                    2

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_f1                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_f2                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_f3                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_h1                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_h2                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_h3                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_316x7.v.out
     fltr_compute_h4                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_f1                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_f2                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_f3                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_h1                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_h2                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_h3                 1

vtr_designs/verilog/stereovision2_submodules/v_fltr_496x7.v.out
     fltr_compute_h4                 1

vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out
     single_port_ram_128_8           4

vtr_designs/verilog/arm_core_submodules/a25_fetch.v.out
     single_port_ram_21_8            4

vtr_designs/verilog/arm_core_submodules/a25_icache.v.out
     single_port_ram_128_8           4

vtr_designs/verilog/arm_core_submodules/a25_icache.v.out
     single_port_ram_21_8            4

vtr_designs/verilog/stereovision0_submodules/scl_v_fltr.v.out
     my_fifo_496                     7

vtr_designs/verilog/stereovision0_submodules/scaler.v.out
     my_fifo_496                     7

effecitive data points: 267
