#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7f9f34fc7f00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9f34fc1c30 .scope module, "cpu_ptb" "cpu_ptb" 3 1;
 .timescale 0 0;
o0x7f9f35871e58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c1e0 .island tran;
p0x7f9f35871e58 .port I0x60000310c1e0, o0x7f9f35871e58;
L_0x600001b39dc0 .functor BUFZ 16, p0x7f9f35871e58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b39e30 .functor BUFZ 1, v0x6000003d3960_0, C4<0>, C4<0>, C4<0>;
L_0x600001b39ea0 .functor BUFZ 4, L_0x600000173f20, C4<0000>, C4<0000>, C4<0000>;
L_0x600001b39f10 .functor BUFZ 16, L_0x6000001cde00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b39f80 .functor BUFZ 1, v0x6000003d2f40_0, C4<0>, C4<0>, C4<0>;
L_0x600001b39ff0 .functor BUFZ 1, v0x6000003d32a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b3a060 .functor BUFZ 16, L_0x600001b39b90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b3a0d0 .functor BUFZ 16, L_0x6000001cd9a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b3a140 .functor BUFZ 16, L_0x6000001cdcc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000000e0990_0 .net "Halt", 0 0, L_0x600001b14770;  1 drivers
v0x6000000e0a20_0 .net "Inst", 15 0, L_0x600001b39dc0;  1 drivers
v0x6000000e0ab0_0 .net "MemAddress", 15 0, L_0x600001b3a060;  1 drivers
v0x6000000e0b40_0 .net "MemDataIn", 15 0, L_0x600001b3a0d0;  1 drivers
v0x6000000e0bd0_0 .net "MemDataOut", 15 0, L_0x600001b3a140;  1 drivers
v0x6000000e0c60_0 .net "MemRead", 0 0, L_0x600001b39f80;  1 drivers
v0x6000000e0cf0_0 .net "MemWrite", 0 0, L_0x600001b39ff0;  1 drivers
v0x6000000e0d80_0 .net "PC", 15 0, L_0x600001b14700;  1 drivers
v0x6000000e0e10_0 .net "RegWrite", 0 0, L_0x600001b39e30;  1 drivers
v0x6000000e0ea0_0 .net "WriteData", 15 0, L_0x600001b39f10;  1 drivers
v0x6000000e0f30_0 .net "WriteRegister", 3 0, L_0x600001b39ea0;  1 drivers
v0x6000000e0fc0_0 .var "clk", 0 0;
v0x6000000e1050_0 .var/i "cycle_count", 31 0;
v0x6000000e10e0_0 .var/i "inst_count", 31 0;
v0x6000000e1170_0 .var "rst_n", 0 0;
v0x6000000e1200_0 .var/i "sim_log_file", 31 0;
v0x6000000e1290_0 .var/i "trace_file", 31 0;
S_0x7f9f35b87960 .scope module, "DUT" "cpu" 3 30, 4 1 0, S_0x7f9f34fc1c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hlt";
    .port_info 3 /OUTPUT 16 "pc";
o0x7f9f3587e048 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cf20 .island tran;
p0x7f9f3587e048 .port I0x60000310cf20, o0x7f9f3587e048;
L_0x600001b14700 .functor BUFZ 16, p0x7f9f3587e048, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b14770 .functor BUFZ 1, v0x6000003010e0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b15960 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b159d0 .functor OR 1, L_0x600001b15960, L_0x600001b00930, C4<0>, C4<0>;
o0x7f9f37322898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b15a40 .functor NOT 1, o0x7f9f37322898, C4<0>, C4<0>, C4<0>;
RS_0x7f9f3589bf28 .resolv tri, v0x60000039d9e0_0, L_0x60000011d680;
L_0x600001b16bc0 .functor NOT 1, RS_0x7f9f3589bf28, C4<0>, C4<0>, C4<0>;
L_0x600001b16c30 .functor NOT 1, L_0x600001b56c30, C4<0>, C4<0>, C4<0>;
L_0x600001b16ca0 .functor AND 1, L_0x600001b16bc0, L_0x600001b16c30, C4<1>, C4<1>;
L_0x600001b16d10 .functor NOT 1, RS_0x7f9f3589bf28, C4<0>, C4<0>, C4<0>;
L_0x600001b79d50 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b79ce0 .functor NOT 1, L_0x600001b00a10, C4<0>, C4<0>, C4<0>;
L_0x600001b79c70 .functor OR 1, L_0x60000012a440, L_0x60000012a620, C4<0>, C4<0>;
L_0x600001b79c00 .functor OR 1, L_0x60000012a440, L_0x60000012a620, C4<0>, C4<0>;
L_0x600001b4fa30 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00850 .functor NOT 1, L_0x6000001292c0, C4<0>, C4<0>, C4<0>;
L_0x600001b00930 .functor BUFZ 1, L_0x600001b56c30, C4<0>, C4<0>, C4<0>;
L_0x600001b009a0 .functor BUFZ 1, L_0x600001b008c0, C4<0>, C4<0>, C4<0>;
L_0x600001b00a10 .functor BUFZ 1, L_0x600001b008c0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c070 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c0e0 .functor AND 1, v0x60000020d560_0, L_0x6000001d7840, C4<1>, C4<1>;
L_0x7f9f37332dd8 .functor BUFT 1, C4<1111111100000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b0c150 .functor AND 16, L_0x6000001c2300, L_0x7f9f37332dd8, C4<1111111111111111>, C4<1111111111111111>;
L_0x600001b0c1c0 .functor NOT 1, L_0x6000001d77a0, C4<0>, C4<0>, C4<0>;
L_0x600001b0c230 .functor AND 1, v0x60000020d560_0, L_0x600001b0c1c0, C4<1>, C4<1>;
L_0x7f9f37332e20 .functor BUFT 1, C4<0000000011111111>, C4<0>, C4<0>, C4<0>;
L_0x600001b0c2a0 .functor AND 16, L_0x6000001c2300, L_0x7f9f37332e20, C4<1111111111111111>, C4<1111111111111111>;
L_0x600001b39b20 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586dce8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c820 .island tran;
p0x7f9f3586dce8 .port I0x60000310c820, o0x7f9f3586dce8;
L_0x600001b39b90 .functor BUFZ 16, p0x7f9f3586dce8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b39ce0 .functor OR 1, v0x6000003d2f40_0, v0x6000003d32a0_0, C4<0>, C4<0>;
L_0x600001b39d50 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
v0x6000000fae20_0 .net "D_ALUsrc", 0 0, L_0x600000173de0;  1 drivers
v0x6000000faeb0_0 .net "D_LoadPartial", 0 0, L_0x60000012a800;  1 drivers
v0x6000000faf40_0 .net "D_MemRead", 0 0, L_0x60000012a440;  1 drivers
v0x6000000fafd0_0 .net "D_MemWrite", 0 0, L_0x60000012a620;  1 drivers
v0x6000000fb060_0 .net "D_MemtoReg", 0 0, L_0x60000012a4e0;  1 drivers
v0x6000000fb0f0_0 .net "D_RegDst", 0 0, L_0x60000012a260;  1 drivers
v0x6000000fb180_0 .net "D_RegWrite", 0 0, L_0x600001b00d90;  1 drivers
v0x6000000fb210_0 .net "D_SavePC", 0 0, L_0x60000012a940;  1 drivers
v0x6000000fb2a0_0 .net "D_X_ALUsrc", 0 0, v0x60000020db00_0;  1 drivers
v0x6000000fb330_0 .net "D_X_LoadPartial", 0 0, v0x60000020d560_0;  1 drivers
v0x6000000fb3c0_0 .net "D_X_MemRead", 0 0, L_0x600001b56a70;  1 drivers
v0x6000000fb450_0 .net "D_X_MemWrite", 0 0, L_0x600001b56a00;  1 drivers
v0x6000000fb4e0_0 .net "D_X_MemtoReg", 0 0, L_0x600001b56b50;  1 drivers
v0x6000000fb570_0 .net "D_X_RegDst", 0 0, L_0x600001b568b0;  1 drivers
v0x6000000fb600_0 .net "D_X_RegWrite", 0 0, L_0x600001b56ae0;  1 drivers
v0x6000000fb690_0 .net "D_X_SavePC", 0 0, L_0x600001b56840;  1 drivers
v0x6000000fb720_0 .net "D_X_branch_inst", 0 0, L_0x600001b56990;  1 drivers
v0x6000000fb7b0_0 .net "D_X_branch_src", 0 0, L_0x600001b56920;  1 drivers
v0x6000000fb840_0 .net "D_X_halt", 0 0, L_0x600001b567d0;  1 drivers
o0x7f9f3585df38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d2a0 .island tran;
p0x7f9f3585df38 .port I0x60000300d2a0, o0x7f9f3585df38;
v0x6000000fb8d0_0 .net8 "D_X_imm", 15 0, p0x7f9f3585df38;  0 drivers, strength-aware
o0x7f9f35861aa8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d120 .island tran;
p0x7f9f35861aa8 .port I0x60000300d120, o0x7f9f35861aa8;
v0x6000000fb960_0 .net8 "D_X_instruction", 15 0, p0x7f9f35861aa8;  0 drivers, strength-aware
o0x7f9f35865618 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300c740 .island tran;
p0x7f9f35865618 .port I0x60000300c740, o0x7f9f35865618;
v0x6000000fb9f0_0 .net8 "D_X_newPC", 15 0, p0x7f9f35865618;  0 drivers, strength-aware
o0x7f9f35869188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d2e0 .island tran;
p0x7f9f35869188 .port I0x60000300d2e0, o0x7f9f35869188;
v0x6000000fba80_0 .net8 "D_X_oldPC", 15 0, p0x7f9f35869188;  0 drivers, strength-aware
o0x7f9f358563d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d200 .island tran;
p0x7f9f358563d8 .port I0x60000300d200, o0x7f9f358563d8;
v0x6000000fbb10_0 .net8 "D_X_reg1", 15 0, p0x7f9f358563d8;  0 drivers, strength-aware
o0x7f9f35859f48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d260 .island tran;
p0x7f9f35859f48 .port I0x60000300d260, o0x7f9f35859f48;
v0x6000000fbba0_0 .net8 "D_X_reg2", 15 0, p0x7f9f35859f48;  0 drivers, strength-aware
v0x6000000fbc30_0 .net "D_X_reg_dest", 3 0, L_0x600000160820;  1 drivers
v0x6000000fbcc0_0 .net "D_X_reg_source1", 3 0, L_0x600000160500;  1 drivers
v0x6000000fbd50_0 .net "D_X_reg_source2", 3 0, L_0x600000166da0;  1 drivers
v0x6000000fbde0_0 .net "D_branch_inst", 0 0, L_0x600000129a40;  1 drivers
v0x6000000fbe70_0 .net "D_branch_src", 0 0, L_0x600000129ae0;  1 drivers
v0x6000000fbf00_0 .net "D_imm", 15 0, L_0x60000014bac0;  1 drivers
v0x6000000e4000_0 .net "D_reg1", 15 0, L_0x600000128820;  1 drivers
v0x6000000e4090_0 .net "D_reg2", 15 0, L_0x600000128960;  1 drivers
v0x6000000e4120_0 .net "D_stall", 0 0, L_0x600001b00a10;  1 drivers
o0x7f9f3585a458 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000000e41b0_0 .net "F_D_halt", 0 0, o0x7f9f3585a458;  0 drivers
o0x7f9f35861b08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300c520 .island tran;
p0x7f9f35861b08 .port I0x60000300c520, o0x7f9f35861b08;
v0x6000000e4240_0 .net8 "F_D_instruction", 15 0, p0x7f9f35861b08;  0 drivers, strength-aware
o0x7f9f35865678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300cb80 .island tran;
p0x7f9f35865678 .port I0x60000300cb80, o0x7f9f35865678;
v0x6000000e42d0_0 .net8 "F_D_newPC", 15 0, p0x7f9f35865678;  0 drivers, strength-aware
o0x7f9f358691e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300c8a0 .island tran;
p0x7f9f358691e8 .port I0x60000300c8a0, o0x7f9f358691e8;
v0x6000000e4360_0 .net8 "F_D_oldPC", 15 0, p0x7f9f358691e8;  0 drivers, strength-aware
v0x6000000e43f0_0 .net "F_stall", 0 0, L_0x600001b009a0;  1 drivers
v0x6000000e4480_0 .net "M_M_B_en", 0 0, L_0x600001b3ed80;  1 drivers
o0x7f9f3586dc88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cee0 .island tran;
p0x7f9f3586dc88 .port I0x60000310cee0, o0x7f9f3586dc88;
v0x6000000e4510_0 .net8 "M_W_ALUOut", 15 0, p0x7f9f3586dc88;  0 drivers, strength-aware
v0x6000000e45a0_0 .net "M_W_MemtoReg", 0 0, v0x6000003006c0_0;  1 drivers
v0x6000000e4630_0 .net "M_W_RegWrite", 0 0, v0x600000300a20_0;  1 drivers
v0x6000000e46c0_0 .net "M_W_SavePC", 0 0, v0x600000300d80_0;  1 drivers
v0x6000000e4750_0 .net "M_W_halt", 0 0, v0x6000003010e0_0;  1 drivers
o0x7f9f35871df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cd20 .island tran;
p0x7f9f35871df8 .port I0x60000310cd20, o0x7f9f35871df8;
v0x6000000e47e0_0 .net8 "M_W_instruction", 15 0, p0x7f9f35871df8;  0 drivers, strength-aware
o0x7f9f35876968 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310ce40 .island tran;
p0x7f9f35876968 .port I0x60000310ce40, o0x7f9f35876968;
v0x6000000e4870_0 .net8 "M_W_mem", 15 0, p0x7f9f35876968;  0 drivers, strength-aware
o0x7f9f3587a4d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cf60 .island tran;
p0x7f9f3587a4d8 .port I0x60000310cf60, o0x7f9f3587a4d8;
v0x6000000e4900_0 .net8 "M_W_newPC", 15 0, p0x7f9f3587a4d8;  0 drivers, strength-aware
v0x6000000e4990_0 .net8 "M_W_oldPC", 15 0, p0x7f9f3587e048;  0 drivers, strength-aware
v0x6000000e4a20_0 .net "M_W_reg_dest", 3 0, L_0x6000001c24e0;  1 drivers
v0x6000000e4ab0_0 .net "M_X_A_en", 0 0, L_0x600001b3f090;  1 drivers
v0x6000000e4b40_0 .net "M_X_B_en", 0 0, L_0x600001b3f410;  1 drivers
v0x6000000e4bd0_0 .net "M_mem", 15 0, L_0x6000001cdcc0;  1 drivers
v0x6000000e4c60_0 .net "NVZ_out", 2 0, L_0x600000129400;  1 drivers
v0x6000000e4cf0_0 .net "NVZflag", 2 0, L_0x6000001c1860;  1 drivers
v0x6000000e4d80_0 .net "X_ALUOut", 15 0, L_0x6000001c0140;  1 drivers
v0x6000000e4e10_0 .net8 "X_M_ALUOut", 15 0, p0x7f9f3586dce8;  0 drivers, strength-aware
v0x6000000e4ea0_0 .net "X_M_MemRead", 0 0, v0x6000003d2f40_0;  1 drivers
v0x6000000e4f30_0 .net "X_M_MemWrite", 0 0, v0x6000003d32a0_0;  1 drivers
v0x6000000e4fc0_0 .net "X_M_MemtoReg", 0 0, L_0x600001b7d8f0;  1 drivers
v0x6000000e5050_0 .net "X_M_RegWrite", 0 0, v0x6000003d3960_0;  1 drivers
v0x6000000e50e0_0 .net "X_M_SavePC", 0 0, L_0x600001b7d960;  1 drivers
o0x7f9f35886dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c540 .island tran;
p0x7f9f35886dd8 .port I0x60000310c540, o0x7f9f35886dd8;
v0x6000000e5170_0 .net8 "X_M_aluB", 15 0, p0x7f9f35886dd8;  0 drivers, strength-aware
v0x6000000e5200_0 .net "X_M_halt", 0 0, L_0x600001b7d9d0;  1 drivers
v0x6000000e5290_0 .net8 "X_M_instruction", 15 0, p0x7f9f35871e58;  0 drivers, strength-aware
o0x7f9f3587a538 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x6000000e5320_0 .net "X_M_newPC", 15 0, o0x7f9f3587a538;  0 drivers
o0x7f9f3587e0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310ca80 .island tran;
p0x7f9f3587e0a8 .port I0x60000310ca80, o0x7f9f3587e0a8;
v0x6000000e53b0_0 .net8 "X_M_oldPC", 15 0, p0x7f9f3587e0a8;  0 drivers, strength-aware
v0x6000000e5440_0 .net "X_M_reg_dest", 3 0, L_0x600000173f20;  1 drivers
v0x6000000e54d0_0 .net "X_M_reg_source2", 3 0, L_0x6000001d4280;  1 drivers
v0x6000000e5560_0 .net "X_X_A_en", 0 0, L_0x600001b3ea70;  1 drivers
v0x6000000e55f0_0 .net "X_X_B_en", 0 0, L_0x600001b3ebc0;  1 drivers
v0x6000000e5680_0 .net *"_ivl_10", 0 0, L_0x600001b16bc0;  1 drivers
L_0x7f9f37331d40 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x6000000e5710_0 .net/2u *"_ivl_100", 3 0, L_0x7f9f37331d40;  1 drivers
v0x6000000e57a0_0 .net *"_ivl_102", 0 0, L_0x600000177340;  1 drivers
v0x6000000e5830_0 .net *"_ivl_105", 7 0, L_0x6000001772a0;  1 drivers
L_0x7f9f37331d88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e58c0_0 .net/2u *"_ivl_106", 7 0, L_0x7f9f37331d88;  1 drivers
v0x6000000e5950_0 .net *"_ivl_108", 15 0, L_0x600000174000;  1 drivers
v0x6000000e59e0_0 .net *"_ivl_110", 16 0, L_0x60000014bf20;  1 drivers
L_0x7f9f37331dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e5a70_0 .net *"_ivl_113", 0 0, L_0x7f9f37331dd0;  1 drivers
L_0x7f9f37331e18 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e5b00_0 .net/2u *"_ivl_114", 11 0, L_0x7f9f37331e18;  1 drivers
v0x6000000e5b90_0 .net *"_ivl_117", 3 0, L_0x60000014be80;  1 drivers
v0x6000000e5c20_0 .net *"_ivl_118", 15 0, L_0x60000014bde0;  1 drivers
v0x6000000e5cb0_0 .net *"_ivl_12", 0 0, L_0x600001b16c30;  1 drivers
v0x6000000e5d40_0 .net *"_ivl_120", 16 0, L_0x60000014bd40;  1 drivers
L_0x7f9f37331e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e5dd0_0 .net *"_ivl_123", 0 0, L_0x7f9f37331e60;  1 drivers
v0x6000000e5e60_0 .net *"_ivl_124", 16 0, L_0x60000014bca0;  1 drivers
v0x6000000e5ef0_0 .net *"_ivl_126", 16 0, L_0x60000014bc00;  1 drivers
v0x6000000e5f80_0 .net *"_ivl_128", 16 0, L_0x60000014bb60;  1 drivers
v0x6000000e6010_0 .net *"_ivl_133", 3 0, L_0x60000014ba20;  1 drivers
v0x6000000e60a0_0 .net *"_ivl_139", 0 0, L_0x6000001292c0;  1 drivers
v0x6000000e6130_0 .net *"_ivl_16", 0 0, L_0x600001b16d10;  1 drivers
v0x6000000e61c0_0 .net *"_ivl_168", 0 0, L_0x6000001d7840;  1 drivers
v0x6000000e6250_0 .net *"_ivl_169", 0 0, L_0x600001b0c0e0;  1 drivers
v0x6000000e62e0_0 .net/2u *"_ivl_171", 15 0, L_0x7f9f37332dd8;  1 drivers
v0x6000000e6370_0 .net *"_ivl_173", 15 0, L_0x600001b0c150;  1 drivers
v0x6000000e6400_0 .net *"_ivl_176", 0 0, L_0x6000001d77a0;  1 drivers
v0x6000000e6490_0 .net *"_ivl_177", 0 0, L_0x600001b0c1c0;  1 drivers
v0x6000000e6520_0 .net *"_ivl_179", 0 0, L_0x600001b0c230;  1 drivers
v0x6000000e65b0_0 .net *"_ivl_18", 15 0, L_0x600000107de0;  1 drivers
v0x6000000e6640_0 .net/2u *"_ivl_181", 15 0, L_0x7f9f37332e20;  1 drivers
v0x6000000e66d0_0 .net *"_ivl_183", 15 0, L_0x600001b0c2a0;  1 drivers
v0x6000000e6760_0 .net *"_ivl_185", 15 0, L_0x6000001d78e0;  1 drivers
v0x6000000e67f0_0 .net *"_ivl_193", 15 0, L_0x6000001c2260;  1 drivers
v0x6000000e6880_0 .net *"_ivl_197", 15 0, L_0x6000001c23a0;  1 drivers
v0x6000000e6910_0 .net *"_ivl_20", 15 0, L_0x600000107e80;  1 drivers
v0x6000000e69a0_0 .net *"_ivl_213", 15 0, L_0x6000001cdd60;  1 drivers
v0x6000000e6a30_0 .net *"_ivl_33", 3 0, L_0x60000011d720;  1 drivers
L_0x7f9f37331560 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x6000000e6ac0_0 .net/2u *"_ivl_34", 3 0, L_0x7f9f37331560;  1 drivers
v0x6000000e6b50_0 .net *"_ivl_4", 0 0, L_0x600001b15960;  1 drivers
v0x6000000e6be0_0 .net *"_ivl_43", 0 0, L_0x6000001681e0;  1 drivers
v0x6000000e6c70_0 .net *"_ivl_44", 5 0, L_0x600000168140;  1 drivers
v0x6000000e6d00_0 .net *"_ivl_47", 8 0, L_0x6000001680a0;  1 drivers
L_0x7f9f37331638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e6d90_0 .net/2u *"_ivl_48", 0 0, L_0x7f9f37331638;  1 drivers
v0x6000000e6e20_0 .net *"_ivl_59", 3 0, L_0x6000001754a0;  1 drivers
v0x6000000e6eb0_0 .net *"_ivl_61", 3 0, L_0x600000177b60;  1 drivers
v0x6000000e6f40_0 .net *"_ivl_64", 0 0, L_0x600001b79c70;  1 drivers
v0x6000000e6fd0_0 .net *"_ivl_67", 3 0, L_0x600000177a20;  1 drivers
v0x6000000e7060_0 .net *"_ivl_69", 3 0, L_0x600000177980;  1 drivers
v0x6000000e70f0_0 .net *"_ivl_72", 0 0, L_0x600001b79c00;  1 drivers
L_0x7f9f37331bd8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e7180_0 .net/2u *"_ivl_74", 11 0, L_0x7f9f37331bd8;  1 drivers
v0x6000000e7210_0 .net *"_ivl_77", 3 0, L_0x600000177840;  1 drivers
L_0x7f9f37331c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e72a0_0 .net/2u *"_ivl_78", 0 0, L_0x7f9f37331c20;  1 drivers
v0x6000000e7330_0 .net *"_ivl_80", 16 0, L_0x6000001777a0;  1 drivers
v0x6000000e73c0_0 .net *"_ivl_83", 3 0, L_0x600000177700;  1 drivers
L_0x7f9f37331c68 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6000000e7450_0 .net/2u *"_ivl_84", 3 0, L_0x7f9f37331c68;  1 drivers
v0x6000000e74e0_0 .net *"_ivl_86", 0 0, L_0x600000177660;  1 drivers
L_0x7f9f37331cb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000000e7570_0 .net/2u *"_ivl_88", 7 0, L_0x7f9f37331cb0;  1 drivers
v0x6000000e7600_0 .net *"_ivl_91", 7 0, L_0x600000177520;  1 drivers
v0x6000000e7690_0 .net *"_ivl_92", 15 0, L_0x600000177480;  1 drivers
v0x6000000e7720_0 .net *"_ivl_94", 16 0, L_0x6000001775c0;  1 drivers
L_0x7f9f37331cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000000e77b0_0 .net *"_ivl_97", 0 0, L_0x7f9f37331cf8;  1 drivers
v0x6000000e7840_0 .net *"_ivl_99", 3 0, L_0x6000001773e0;  1 drivers
v0x6000000e78d0_0 .net "addr", 15 0, L_0x600001b39b90;  1 drivers
v0x6000000e7960_0 .net "aluA", 15 0, L_0x6000001d7980;  1 drivers
v0x6000000e79f0_0 .net "aluB", 15 0, L_0x6000001d7a20;  1 drivers
v0x6000000e7a80_0 .net "branchAdd", 15 0, L_0x60000016bf20;  1 drivers
o0x7f9f358936d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x6000000e7b10_0 .net "branch_inst", 0 0, o0x7f9f358936d8;  0 drivers
v0x6000000e7ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  1 drivers
v0x6000000e7c30_0 .net "cond", 2 0, L_0x6000001294a0;  1 drivers
v0x6000000e7cc0_0 .net "do_branch", 0 0, L_0x600001b56c30;  1 drivers
v0x6000000e7d50_0 .net "flagNV", 0 0, L_0x60000012ab20;  1 drivers
v0x6000000e7de0_0 .net "flagZ", 0 0, L_0x600000172800;  1 drivers
v0x6000000e7e70_0 .net "flush", 0 0, L_0x600001b00930;  1 drivers
v0x6000000e7f00_0 .net8 "halt", 0 0, RS_0x7f9f3589bf28;  2 drivers
v0x6000000e0000_0 .net "hlt", 0 0, L_0x600001b14770;  alias, 1 drivers
v0x6000000e0090_0 .net "instruction", 15 0, L_0x60000011d7c0;  1 drivers
v0x6000000e0120_0 .net "memData_In", 15 0, L_0x6000001cd9a0;  1 drivers
v0x6000000e01b0_0 .net "nextPC", 15 0, L_0x600000107f20;  1 drivers
v0x6000000e0240_0 .net "pc", 15 0, L_0x600001b14700;  alias, 1 drivers
v0x6000000e02d0_0 .net "pcBranch", 15 0, L_0x600000162940;  1 drivers
v0x6000000e0360_0 .net "pcInc", 15 0, L_0x600000168280;  1 drivers
v0x6000000e03f0_0 .net "programCount", 15 0, L_0x600000107d40;  1 drivers
v0x6000000e0480_0 .net "reg1Forward", 15 0, L_0x6000001c2300;  1 drivers
v0x6000000e0510_0 .net "reg2Forward", 15 0, L_0x6000001c2440;  1 drivers
v0x6000000e05a0_0 .net "reg_dest", 3 0, L_0x60000014a580;  1 drivers
v0x6000000e0630_0 .net "reg_source1", 3 0, L_0x600000177ac0;  1 drivers
v0x6000000e06c0_0 .net "reg_source2", 3 0, L_0x6000001778e0;  1 drivers
v0x6000000e0750_0 .net "rst_n", 0 0, v0x6000000e1170_0;  1 drivers
v0x6000000e07e0_0 .net "stall", 0 0, L_0x600001b008c0;  1 drivers
v0x6000000e0870_0 .net "stall_if_id", 0 0, o0x7f9f37322898;  0 drivers
v0x6000000e0900_0 .net "writeback_data", 15 0, L_0x6000001cde00;  1 drivers
L_0x600000107de0 .functor MUXZ 16, L_0x600000162940, L_0x600000128820, L_0x600000129ae0, C4<>;
L_0x600000107e80 .functor MUXZ 16, L_0x600000168280, L_0x600000107de0, L_0x600001b56c30, C4<>;
L_0x600000107f20 .functor MUXZ 16, L_0x600000107d40, L_0x600000107e80, L_0x600001b16d10, C4<>;
L_0x60000011d720 .part L_0x60000011d7c0, 12, 4;
L_0x60000011d680 .cmp/eq 4, L_0x60000011d720, L_0x7f9f37331560;
L_0x6000001681e0 .part L_0x60000011d7c0, 8, 1;
LS_0x600000168140_0_0 .concat [ 1 1 1 1], L_0x6000001681e0, L_0x6000001681e0, L_0x6000001681e0, L_0x6000001681e0;
LS_0x600000168140_0_4 .concat [ 1 1 0 0], L_0x6000001681e0, L_0x6000001681e0;
L_0x600000168140 .concat [ 4 2 0 0], LS_0x600000168140_0_0, LS_0x600000168140_0_4;
L_0x6000001680a0 .part L_0x60000011d7c0, 0, 9;
L_0x60000016bf20 .concat [ 1 9 6 0], L_0x7f9f37331638, L_0x6000001680a0, L_0x600000168140;
L_0x6000001754a0 .part p0x7f9f35861b08, 8, 4;
L_0x600000177b60 .part p0x7f9f35861b08, 4, 4;
L_0x600000177ac0 .functor MUXZ 4, L_0x600000177b60, L_0x6000001754a0, L_0x60000012a800, C4<>;
L_0x600000177a20 .part p0x7f9f35861b08, 8, 4;
L_0x600000177980 .part p0x7f9f35861b08, 0, 4;
L_0x6000001778e0 .functor MUXZ 4, L_0x600000177980, L_0x600000177a20, L_0x600001b79c70, C4<>;
L_0x600000177840 .part p0x7f9f35861b08, 0, 4;
L_0x6000001777a0 .concat [ 1 4 12 0], L_0x7f9f37331c20, L_0x600000177840, L_0x7f9f37331bd8;
L_0x600000177700 .part p0x7f9f35861b08, 12, 4;
L_0x600000177660 .cmp/eq 4, L_0x600000177700, L_0x7f9f37331c68;
L_0x600000177520 .part p0x7f9f35861b08, 0, 8;
L_0x600000177480 .concat [ 8 8 0 0], L_0x600000177520, L_0x7f9f37331cb0;
L_0x6000001775c0 .concat [ 16 1 0 0], L_0x600000177480, L_0x7f9f37331cf8;
L_0x6000001773e0 .part p0x7f9f35861b08, 12, 4;
L_0x600000177340 .cmp/eq 4, L_0x6000001773e0, L_0x7f9f37331d40;
L_0x6000001772a0 .part p0x7f9f35861b08, 0, 8;
L_0x600000174000 .concat [ 8 8 0 0], L_0x7f9f37331d88, L_0x6000001772a0;
L_0x60000014bf20 .concat [ 16 1 0 0], L_0x600000174000, L_0x7f9f37331dd0;
L_0x60000014be80 .part p0x7f9f35861b08, 0, 4;
L_0x60000014bde0 .concat [ 4 12 0 0], L_0x60000014be80, L_0x7f9f37331e18;
L_0x60000014bd40 .concat [ 16 1 0 0], L_0x60000014bde0, L_0x7f9f37331e60;
L_0x60000014bca0 .functor MUXZ 17, L_0x60000014bd40, L_0x60000014bf20, L_0x600000177340, C4<>;
L_0x60000014bc00 .functor MUXZ 17, L_0x60000014bca0, L_0x6000001775c0, L_0x600000177660, C4<>;
L_0x60000014bb60 .functor MUXZ 17, L_0x60000014bc00, L_0x6000001777a0, L_0x600001b79c00, C4<>;
L_0x60000014bac0 .part L_0x60000014bb60, 0, 16;
L_0x60000014ba20 .part p0x7f9f35861b08, 8, 4;
L_0x60000014a580 .functor MUXZ 4, L_0x6000001778e0, L_0x60000014ba20, L_0x60000012a260, C4<>;
L_0x6000001292c0 .part p0x7f9f35861b08, 15, 1;
L_0x600000129360 .part p0x7f9f35861b08, 12, 3;
L_0x600000129400 .concat8 [ 1 1 1 0], L_0x600000129220, L_0x6000001290e0, L_0x600000128fa0;
L_0x6000001294a0 .part p0x7f9f35861b08, 9, 3;
L_0x600000129680 .part p0x7f9f35861b08, 12, 4;
L_0x600000173e80 .part p0x7f9f35861b08, 12, 4;
L_0x6000001d7840 .part p0x7f9f35861aa8, 12, 1;
L_0x6000001d77a0 .part p0x7f9f35861aa8, 12, 1;
L_0x6000001d78e0 .functor MUXZ 16, L_0x6000001c2300, L_0x600001b0c2a0, L_0x600001b0c230, C4<>;
L_0x6000001d7980 .functor MUXZ 16, L_0x6000001d78e0, L_0x600001b0c150, L_0x600001b0c0e0, C4<>;
L_0x6000001d7a20 .functor MUXZ 16, L_0x6000001c2440, p0x7f9f3585df38, v0x60000020db00_0, C4<>;
L_0x6000001c1900 .part p0x7f9f35861aa8, 12, 3;
L_0x6000001c2260 .functor MUXZ 16, p0x7f9f358563d8, L_0x6000001cde00, L_0x600001b3f090, C4<>;
L_0x6000001c2300 .functor MUXZ 16, L_0x6000001c2260, p0x7f9f3586dce8, L_0x600001b3ea70, C4<>;
L_0x6000001c23a0 .functor MUXZ 16, p0x7f9f35859f48, L_0x6000001cde00, L_0x600001b3f410, C4<>;
L_0x6000001c2440 .functor MUXZ 16, L_0x6000001c23a0, p0x7f9f3586dce8, L_0x600001b3ebc0, C4<>;
L_0x6000001cd9a0 .functor MUXZ 16, p0x7f9f35886dd8, L_0x6000001cde00, L_0x600001b3ed80, C4<>;
L_0x6000001cdd60 .functor MUXZ 16, p0x7f9f3586dc88, p0x7f9f3587a4d8, v0x600000300d80_0, C4<>;
L_0x6000001cde00 .functor MUXZ 16, L_0x6000001cdd60, p0x7f9f35876968, v0x6000003006c0_0, C4<>;
S_0x7f9f35b87410 .scope module, "ALU0" "ALU" 4 297, 5 10 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /INPUT 1 "flagNV";
    .port_info 5 /INPUT 1 "flagZ";
    .port_info 6 /OUTPUT 3 "nvz_flags";
L_0x600001b091f0 .functor XOR 16, L_0x6000001d7980, L_0x6000001d7a20, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b3dd50 .functor BUFZ 16, L_0x6000001c6800, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b3de30 .functor NOT 1, L_0x6000001c77a0, C4<0>, C4<0>, C4<0>;
L_0x600001b3dea0 .functor NOT 1, L_0x6000001c7840, C4<0>, C4<0>, C4<0>;
L_0x600001b3df10 .functor AND 1, L_0x600001b3de30, L_0x600001b3dea0, C4<1>, C4<1>;
L_0x600001b3df80 .functor NOT 1, L_0x6000001c78e0, C4<0>, C4<0>, C4<0>;
L_0x600001b3dff0 .functor NOT 1, L_0x6000001c7980, C4<0>, C4<0>, C4<0>;
L_0x600001b3e060 .functor AND 1, L_0x600001b3df80, L_0x600001b3dff0, C4<1>, C4<1>;
L_0x600001b3e140 .functor NOT 1, L_0x6000001c7a20, C4<0>, C4<0>, C4<0>;
L_0x600001b3e1b0 .functor NOT 1, L_0x6000001c7ac0, C4<0>, C4<0>, C4<0>;
L_0x600001b3e0d0 .functor NOT 1, L_0x6000001c7b60, C4<0>, C4<0>, C4<0>;
L_0x600001b3e220 .functor AND 1, L_0x600001b3e1b0, L_0x600001b3e0d0, C4<1>, C4<1>;
L_0x600001b3e290 .functor NOT 1, L_0x6000001c7c00, C4<0>, C4<0>, C4<0>;
L_0x600001b3e370 .functor NOT 1, L_0x6000001c7ca0, C4<0>, C4<0>, C4<0>;
L_0x600001b3e3e0 .functor NOT 1, L_0x6000001c0280, C4<0>, C4<0>, C4<0>;
L_0x600001b3e300 .functor NOT 1, L_0x6000001c0320, C4<0>, C4<0>, C4<0>;
L_0x600001b3e450 .functor AND 1, L_0x600001b3e3e0, L_0x600001b3e300, C4<1>, C4<1>;
L_0x600001b3e4c0 .functor OR 1, L_0x600001b090a0, L_0x600001b09180, C4<0>, C4<0>;
L_0x600001b3e530 .functor NOT 1, L_0x6000001c0500, C4<0>, C4<0>, C4<0>;
L_0x600001b3e5a0 .functor NOT 1, L_0x6000001c0640, C4<0>, C4<0>, C4<0>;
L_0x600001b3e610 .functor AND 1, L_0x600001b3e530, L_0x600001b3e5a0, C4<1>, C4<1>;
L_0x7f9f37333648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x600001b3e680 .functor XNOR 1, L_0x6000001c05a0, L_0x7f9f37333648, C4<0>, C4<0>;
L_0x600001b3e6f0 .functor NOT 1, L_0x6000001c08c0, C4<0>, C4<0>, C4<0>;
L_0x600001b3e760 .functor NOT 1, L_0x6000001c0aa0, C4<0>, C4<0>, C4<0>;
L_0x600001b3e7d0 .functor NOT 1, L_0x6000001c0b40, C4<0>, C4<0>, C4<0>;
L_0x600001b3e840 .functor AND 1, L_0x600001b3e760, L_0x600001b3e7d0, C4<1>, C4<1>;
L_0x600001b3e8b0 .functor NOT 1, L_0x6000001c0d20, C4<0>, C4<0>, C4<0>;
L_0x600001b3e920 .functor NOT 1, L_0x6000001c0f00, C4<0>, C4<0>, C4<0>;
v0x60000022f180_0 .net "A", 15 0, L_0x6000001d7980;  alias, 1 drivers
v0x60000022efd0_0 .net "ADDSUB_result", 15 0, L_0x6000001d3020;  1 drivers
v0x60000022ed90_0 .net "B", 15 0, L_0x6000001d7a20;  alias, 1 drivers
v0x60000022ebe0_0 .net "PADDSB_result", 15 0, L_0x6000001dfde0;  1 drivers
v0x60000022e910_0 .net "RED_result", 15 0, L_0x6000001c4c80;  1 drivers
v0x60000022e760_0 .net "ROR_result", 15 0, L_0x600001b3ddc0;  1 drivers
v0x60000022e520_0 .net "SLL_result", 15 0, L_0x6000001c6800;  1 drivers
v0x60000022e370_0 .net "SRA_result", 15 0, L_0x600001b3dd50;  1 drivers
v0x60000022e250_0 .net "XOR_result", 15 0, L_0x600001b091f0;  1 drivers
v0x60000022e010_0 .net *"_ivl_100", 0 0, L_0x600001b3e610;  1 drivers
L_0x7f9f373335b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000022de60_0 .net/2u *"_ivl_102", 0 0, L_0x7f9f373335b8;  1 drivers
L_0x7f9f37333600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000022dc20_0 .net/2u *"_ivl_104", 0 0, L_0x7f9f37333600;  1 drivers
v0x60000022da70_0 .net *"_ivl_107", 0 0, L_0x6000001c05a0;  1 drivers
v0x60000022d830_0 .net *"_ivl_108", 0 0, L_0x7f9f37333648;  1 drivers
v0x60000022d680_0 .net *"_ivl_110", 0 0, L_0x600001b3e680;  1 drivers
L_0x7f9f37333690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000022d440_0 .net/2u *"_ivl_112", 0 0, L_0x7f9f37333690;  1 drivers
L_0x7f9f373336d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000022d290_0 .net/2u *"_ivl_114", 15 0, L_0x7f9f373336d8;  1 drivers
v0x60000022d050_0 .net *"_ivl_116", 0 0, L_0x6000001c06e0;  1 drivers
v0x60000022cea0_0 .net *"_ivl_118", 0 0, L_0x6000001c0780;  1 drivers
v0x60000022cc60_0 .net *"_ivl_120", 2 0, L_0x6000001c0820;  1 drivers
v0x60000022cab0_0 .net *"_ivl_123", 0 0, L_0x6000001c08c0;  1 drivers
v0x60000022c870_0 .net *"_ivl_124", 0 0, L_0x600001b3e6f0;  1 drivers
L_0x7f9f37333720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000022c6c0_0 .net/2u *"_ivl_126", 0 0, L_0x7f9f37333720;  1 drivers
L_0x7f9f37333768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000223b10_0 .net/2u *"_ivl_128", 0 0, L_0x7f9f37333768;  1 drivers
L_0x7f9f373337b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000223960_0 .net/2u *"_ivl_130", 15 0, L_0x7f9f373337b0;  1 drivers
v0x600000223720_0 .net *"_ivl_132", 0 0, L_0x6000001c0960;  1 drivers
v0x600000223570_0 .net *"_ivl_134", 2 0, L_0x6000001c0a00;  1 drivers
v0x600000223330_0 .net *"_ivl_137", 0 0, L_0x6000001c0aa0;  1 drivers
v0x600000223180_0 .net *"_ivl_138", 0 0, L_0x600001b3e760;  1 drivers
v0x600000222f40_0 .net *"_ivl_141", 0 0, L_0x6000001c0b40;  1 drivers
v0x600000222d90_0 .net *"_ivl_142", 0 0, L_0x600001b3e7d0;  1 drivers
v0x600000222b50_0 .net *"_ivl_144", 0 0, L_0x600001b3e840;  1 drivers
L_0x7f9f373337f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002229a0_0 .net/2u *"_ivl_146", 0 0, L_0x7f9f373337f8;  1 drivers
L_0x7f9f37333840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000222760_0 .net/2u *"_ivl_148", 0 0, L_0x7f9f37333840;  1 drivers
L_0x7f9f37333888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002225b0_0 .net/2u *"_ivl_150", 15 0, L_0x7f9f37333888;  1 drivers
v0x600000222370_0 .net *"_ivl_152", 0 0, L_0x6000001c0be0;  1 drivers
v0x6000002221c0_0 .net *"_ivl_154", 2 0, L_0x6000001c0c80;  1 drivers
v0x600000221f80_0 .net *"_ivl_157", 0 0, L_0x6000001c0d20;  1 drivers
v0x600000221dd0_0 .net *"_ivl_158", 0 0, L_0x600001b3e8b0;  1 drivers
L_0x7f9f373338d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000221b90_0 .net/2u *"_ivl_160", 0 0, L_0x7f9f373338d0;  1 drivers
L_0x7f9f37333918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002219e0_0 .net/2u *"_ivl_162", 0 0, L_0x7f9f37333918;  1 drivers
L_0x7f9f37333960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002217a0_0 .net/2u *"_ivl_164", 15 0, L_0x7f9f37333960;  1 drivers
v0x6000002215f0_0 .net *"_ivl_166", 0 0, L_0x6000001c0dc0;  1 drivers
v0x6000002213b0_0 .net *"_ivl_168", 2 0, L_0x6000001c0e60;  1 drivers
v0x600000221200_0 .net *"_ivl_171", 0 0, L_0x6000001c0f00;  1 drivers
v0x600000220fc0_0 .net *"_ivl_172", 0 0, L_0x600001b3e920;  1 drivers
L_0x7f9f373339a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000220e10_0 .net/2u *"_ivl_174", 0 0, L_0x7f9f373339a8;  1 drivers
L_0x7f9f373339f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000220bd0_0 .net/2u *"_ivl_176", 0 0, L_0x7f9f373339f0;  1 drivers
L_0x7f9f37333a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000220a20_0 .net/2u *"_ivl_178", 15 0, L_0x7f9f37333a38;  1 drivers
v0x6000002207e0_0 .net *"_ivl_180", 0 0, L_0x6000001c0fa0;  1 drivers
v0x600000220630_0 .net *"_ivl_182", 2 0, L_0x6000001c1040;  1 drivers
L_0x7f9f37333a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002203f0_0 .net/2u *"_ivl_184", 0 0, L_0x7f9f37333a80;  1 drivers
L_0x7f9f37333ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000220240_0 .net/2u *"_ivl_186", 0 0, L_0x7f9f37333ac8;  1 drivers
L_0x7f9f37333b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000220000_0 .net/2u *"_ivl_188", 15 0, L_0x7f9f37333b10;  1 drivers
v0x60000020f960_0 .net *"_ivl_190", 0 0, L_0x6000001c10e0;  1 drivers
v0x60000020f7b0_0 .net *"_ivl_192", 2 0, L_0x6000001c1180;  1 drivers
v0x60000020f570_0 .net *"_ivl_194", 2 0, L_0x6000001c1220;  1 drivers
v0x60000020f3c0_0 .net *"_ivl_196", 2 0, L_0x6000001c12c0;  1 drivers
v0x60000020f180_0 .net *"_ivl_198", 2 0, L_0x6000001c1360;  1 drivers
v0x60000020efd0_0 .net *"_ivl_200", 2 0, L_0x6000001c1400;  1 drivers
v0x60000020ed90_0 .net *"_ivl_202", 2 0, L_0x6000001c14a0;  1 drivers
v0x60000020ebe0_0 .net *"_ivl_207", 1 0, L_0x6000001c15e0;  1 drivers
v0x60000020e9a0_0 .net *"_ivl_209", 0 0, L_0x6000001c1680;  1 drivers
v0x60000020e7f0_0 .net *"_ivl_21", 0 0, L_0x6000001c77a0;  1 drivers
v0x60000020e5b0_0 .net *"_ivl_210", 2 0, L_0x6000001c1720;  1 drivers
v0x60000020e400_0 .net *"_ivl_212", 2 0, L_0x6000001c17c0;  1 drivers
v0x60000020e1c0_0 .net *"_ivl_22", 0 0, L_0x600001b3de30;  1 drivers
v0x60000020e010_0 .net *"_ivl_25", 0 0, L_0x6000001c7840;  1 drivers
v0x60000020ddd0_0 .net *"_ivl_26", 0 0, L_0x600001b3dea0;  1 drivers
v0x60000020dc20_0 .net *"_ivl_28", 0 0, L_0x600001b3df10;  1 drivers
v0x60000020d9e0_0 .net *"_ivl_31", 0 0, L_0x6000001c78e0;  1 drivers
v0x60000020d830_0 .net *"_ivl_32", 0 0, L_0x600001b3df80;  1 drivers
v0x60000020d5f0_0 .net *"_ivl_35", 0 0, L_0x6000001c7980;  1 drivers
v0x60000020d440_0 .net *"_ivl_36", 0 0, L_0x600001b3dff0;  1 drivers
v0x60000020d200_0 .net *"_ivl_38", 0 0, L_0x600001b3e060;  1 drivers
v0x60000020d050_0 .net *"_ivl_41", 0 0, L_0x6000001c7a20;  1 drivers
v0x60000020ce10_0 .net *"_ivl_42", 0 0, L_0x600001b3e140;  1 drivers
v0x60000020cc60_0 .net *"_ivl_45", 0 0, L_0x6000001c7ac0;  1 drivers
v0x60000020ca20_0 .net *"_ivl_46", 0 0, L_0x600001b3e1b0;  1 drivers
v0x60000020c870_0 .net *"_ivl_49", 0 0, L_0x6000001c7b60;  1 drivers
v0x60000020c630_0 .net *"_ivl_50", 0 0, L_0x600001b3e0d0;  1 drivers
v0x60000020c480_0 .net *"_ivl_52", 0 0, L_0x600001b3e220;  1 drivers
v0x60000020c240_0 .net *"_ivl_55", 0 0, L_0x6000001c7c00;  1 drivers
v0x60000020c090_0 .net *"_ivl_56", 0 0, L_0x600001b3e290;  1 drivers
v0x60000020f9f0_0 .net *"_ivl_59", 0 0, L_0x6000001c7ca0;  1 drivers
v0x60000020fa80_0 .net *"_ivl_60", 0 0, L_0x600001b3e370;  1 drivers
v0x60000020f840_0 .net *"_ivl_62", 15 0, L_0x6000001c7d40;  1 drivers
v0x60000020f8d0_0 .net *"_ivl_64", 15 0, L_0x6000001c7de0;  1 drivers
v0x60000020f600_0 .net *"_ivl_66", 15 0, L_0x6000001c7f20;  1 drivers
v0x60000020f690_0 .net *"_ivl_68", 15 0, L_0x6000001c0000;  1 drivers
v0x60000020f450_0 .net *"_ivl_70", 15 0, L_0x6000001c00a0;  1 drivers
v0x60000020f4e0_0 .net *"_ivl_77", 0 0, L_0x6000001c0280;  1 drivers
v0x60000020f210_0 .net *"_ivl_78", 0 0, L_0x600001b3e3e0;  1 drivers
v0x60000020f2a0_0 .net *"_ivl_81", 0 0, L_0x6000001c0320;  1 drivers
v0x60000020f060_0 .net *"_ivl_82", 0 0, L_0x600001b3e300;  1 drivers
v0x60000020f0f0_0 .net *"_ivl_84", 0 0, L_0x600001b3e450;  1 drivers
v0x60000020ee20_0 .net *"_ivl_87", 0 0, L_0x6000001c03c0;  1 drivers
v0x60000020eeb0_0 .net *"_ivl_88", 0 0, L_0x600001b3e4c0;  1 drivers
v0x60000020ec70_0 .net *"_ivl_90", 2 0, L_0x6000001c0460;  1 drivers
v0x60000020ed00_0 .net *"_ivl_93", 0 0, L_0x6000001c0500;  1 drivers
v0x60000020ea30_0 .net *"_ivl_94", 0 0, L_0x600001b3e530;  1 drivers
v0x60000020eac0_0 .net *"_ivl_97", 0 0, L_0x6000001c0640;  1 drivers
v0x60000020e880_0 .net *"_ivl_98", 0 0, L_0x600001b3e5a0;  1 drivers
v0x60000020e910_0 .net "flagNV", 0 0, L_0x60000012ab20;  alias, 1 drivers
v0x60000020e640_0 .net "flagZ", 0 0, L_0x600000172800;  alias, 1 drivers
v0x60000020e6d0_0 .net "ifZero", 0 0, L_0x6000001d30c0;  1 drivers
v0x60000020e490_0 .net "negOvfl", 0 0, L_0x600001b09180;  1 drivers
v0x60000020e520_0 .net "nvz_flags", 2 0, L_0x6000001c1860;  alias, 1 drivers
v0x60000020e250_0 .net "opcode", 2 0, L_0x6000001c1900;  1 drivers
v0x60000020e2e0_0 .net "posOvfl", 0 0, L_0x600001b090a0;  1 drivers
v0x60000020e0a0_0 .net "result", 15 0, L_0x6000001c0140;  alias, 1 drivers
v0x60000020e130_0 .net "temp", 0 0, L_0x6000001c01e0;  1 drivers
v0x60000020de60_0 .net "tempNVZ", 2 0, L_0x6000001c1540;  1 drivers
L_0x6000001d3200 .part L_0x6000001c1900, 0, 1;
L_0x6000001c4d20 .part L_0x6000001d7980, 8, 8;
L_0x6000001c4dc0 .part L_0x6000001d7980, 0, 8;
L_0x6000001c4e60 .part L_0x6000001d7a20, 8, 8;
L_0x6000001c4f00 .part L_0x6000001d7a20, 0, 8;
L_0x6000001c68a0 .part L_0x6000001d7a20, 0, 4;
L_0x6000001c6940 .part L_0x6000001c1900, 0, 1;
L_0x6000001c7700 .part L_0x6000001d7a20, 0, 4;
L_0x6000001c77a0 .part L_0x6000001c1900, 2, 1;
L_0x6000001c7840 .part L_0x6000001c1900, 1, 1;
L_0x6000001c78e0 .part L_0x6000001c1900, 2, 1;
L_0x6000001c7980 .part L_0x6000001c1900, 0, 1;
L_0x6000001c7a20 .part L_0x6000001c1900, 2, 1;
L_0x6000001c7ac0 .part L_0x6000001c1900, 1, 1;
L_0x6000001c7b60 .part L_0x6000001c1900, 0, 1;
L_0x6000001c7c00 .part L_0x6000001c1900, 1, 1;
L_0x6000001c7ca0 .part L_0x6000001c1900, 0, 1;
L_0x6000001c7d40 .functor MUXZ 16, L_0x6000001dfde0, L_0x600001b3ddc0, L_0x600001b3e370, C4<>;
L_0x6000001c7de0 .functor MUXZ 16, L_0x6000001c7d40, L_0x600001b3dd50, L_0x600001b3e290, C4<>;
L_0x6000001c7f20 .functor MUXZ 16, L_0x6000001c7de0, L_0x6000001c6800, L_0x600001b3e220, C4<>;
L_0x6000001c0000 .functor MUXZ 16, L_0x6000001c7f20, L_0x6000001c4c80, L_0x600001b3e140, C4<>;
L_0x6000001c00a0 .functor MUXZ 16, L_0x6000001c0000, L_0x600001b091f0, L_0x600001b3e060, C4<>;
L_0x6000001c0140 .functor MUXZ 16, L_0x6000001c00a0, L_0x6000001d3020, L_0x600001b3df10, C4<>;
L_0x6000001c01e0 .reduce/xor L_0x600001b091f0;
L_0x6000001c0280 .part L_0x6000001c1900, 2, 1;
L_0x6000001c0320 .part L_0x6000001c1900, 1, 1;
L_0x6000001c03c0 .part L_0x6000001d3020, 15, 1;
L_0x6000001c0460 .concat [ 1 1 1 0], L_0x6000001d30c0, L_0x600001b3e4c0, L_0x6000001c03c0;
L_0x6000001c0500 .part L_0x6000001c1900, 2, 1;
L_0x6000001c0640 .part L_0x6000001c1900, 0, 1;
L_0x6000001c05a0 .reduce/xor L_0x600001b091f0;
L_0x6000001c06e0 .cmp/eq 16, L_0x600001b091f0, L_0x7f9f373336d8;
L_0x6000001c0780 .functor MUXZ 1, L_0x6000001c06e0, L_0x7f9f37333690, L_0x600001b3e680, C4<>;
L_0x6000001c0820 .concat [ 1 1 1 0], L_0x6000001c0780, L_0x7f9f37333600, L_0x7f9f373335b8;
L_0x6000001c08c0 .part L_0x6000001c1900, 2, 1;
L_0x6000001c0960 .cmp/eq 16, L_0x6000001c4c80, L_0x7f9f373337b0;
L_0x6000001c0a00 .concat [ 1 1 1 0], L_0x6000001c0960, L_0x7f9f37333768, L_0x7f9f37333720;
L_0x6000001c0aa0 .part L_0x6000001c1900, 1, 1;
L_0x6000001c0b40 .part L_0x6000001c1900, 0, 1;
L_0x6000001c0be0 .cmp/eq 16, L_0x6000001c6800, L_0x7f9f37333888;
L_0x6000001c0c80 .concat [ 1 1 1 0], L_0x6000001c0be0, L_0x7f9f37333840, L_0x7f9f373337f8;
L_0x6000001c0d20 .part L_0x6000001c1900, 1, 1;
L_0x6000001c0dc0 .cmp/eq 16, L_0x600001b3dd50, L_0x7f9f37333960;
L_0x6000001c0e60 .concat [ 1 1 1 0], L_0x6000001c0dc0, L_0x7f9f37333918, L_0x7f9f373338d0;
L_0x6000001c0f00 .part L_0x6000001c1900, 0, 1;
L_0x6000001c0fa0 .cmp/eq 16, L_0x600001b3ddc0, L_0x7f9f37333a38;
L_0x6000001c1040 .concat [ 1 1 1 0], L_0x6000001c0fa0, L_0x7f9f373339f0, L_0x7f9f373339a8;
L_0x6000001c10e0 .cmp/eq 16, L_0x6000001dfde0, L_0x7f9f37333b10;
L_0x6000001c1180 .concat [ 1 1 1 0], L_0x6000001c10e0, L_0x7f9f37333ac8, L_0x7f9f37333a80;
L_0x6000001c1220 .functor MUXZ 3, L_0x6000001c1180, L_0x6000001c1040, L_0x600001b3e920, C4<>;
L_0x6000001c12c0 .functor MUXZ 3, L_0x6000001c1220, L_0x6000001c0e60, L_0x600001b3e8b0, C4<>;
L_0x6000001c1360 .functor MUXZ 3, L_0x6000001c12c0, L_0x6000001c0c80, L_0x600001b3e840, C4<>;
L_0x6000001c1400 .functor MUXZ 3, L_0x6000001c1360, L_0x6000001c0a00, L_0x600001b3e6f0, C4<>;
L_0x6000001c14a0 .functor MUXZ 3, L_0x6000001c1400, L_0x6000001c0820, L_0x600001b3e610, C4<>;
L_0x6000001c1540 .functor MUXZ 3, L_0x6000001c14a0, L_0x6000001c0460, L_0x600001b3e450, C4<>;
L_0x6000001c15e0 .part L_0x6000001c1860, 1, 2;
L_0x6000001c1680 .part L_0x6000001c1540, 0, 1;
L_0x6000001c1720 .concat [ 1 2 0 0], L_0x6000001c1680, L_0x6000001c15e0;
L_0x6000001c17c0 .functor MUXZ 3, L_0x6000001c1860, L_0x6000001c1720, L_0x600000172800, C4<>;
L_0x6000001c1860 .functor MUXZ 3, L_0x6000001c17c0, L_0x6000001c1540, L_0x60000012ab20, C4<>;
S_0x7f9f35b86ec0 .scope module, "iPA_0" "PADDSB" 5 34, 6 1 0, S_0x7f9f35b87410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /OUTPUT 16 "Sum";
L_0x600001b35dc0 .functor NOT 1, L_0x6000001de260, C4<0>, C4<0>, C4<0>;
L_0x600001b35e30 .functor NOT 1, L_0x6000001de300, C4<0>, C4<0>, C4<0>;
L_0x600001b35ea0 .functor AND 1, L_0x600001b35dc0, L_0x600001b35e30, C4<1>, C4<1>;
L_0x600001b35f10 .functor AND 1, L_0x600001b35ea0, L_0x6000001de3a0, C4<1>, C4<1>;
L_0x600001b35ff0 .functor AND 1, L_0x6000001de440, L_0x6000001de4e0, C4<1>, C4<1>;
L_0x600001b36060 .functor NOT 1, L_0x6000001de580, C4<0>, C4<0>, C4<0>;
L_0x600001b360d0 .functor AND 1, L_0x600001b35ff0, L_0x600001b36060, C4<1>, C4<1>;
L_0x600001b35f80 .functor NOT 1, L_0x6000001de620, C4<0>, C4<0>, C4<0>;
L_0x600001b36140 .functor NOT 1, L_0x6000001de6c0, C4<0>, C4<0>, C4<0>;
L_0x600001b361b0 .functor AND 1, L_0x600001b35f80, L_0x600001b36140, C4<1>, C4<1>;
L_0x600001b36220 .functor AND 1, L_0x600001b361b0, L_0x6000001de760, C4<1>, C4<1>;
L_0x600001b36290 .functor AND 1, L_0x6000001de800, L_0x6000001de8a0, C4<1>, C4<1>;
L_0x600001b36300 .functor NOT 1, L_0x6000001de9e0, C4<0>, C4<0>, C4<0>;
L_0x600001b363e0 .functor AND 1, L_0x600001b36290, L_0x600001b36300, C4<1>, C4<1>;
L_0x600001b36450 .functor NOT 1, L_0x6000001dea80, C4<0>, C4<0>, C4<0>;
L_0x600001b36370 .functor NOT 1, L_0x6000001de940, C4<0>, C4<0>, C4<0>;
L_0x600001b364c0 .functor AND 1, L_0x600001b36450, L_0x600001b36370, C4<1>, C4<1>;
L_0x600001b36530 .functor AND 1, L_0x600001b364c0, L_0x6000001deb20, C4<1>, C4<1>;
L_0x600001b365a0 .functor AND 1, L_0x6000001debc0, L_0x6000001dec60, C4<1>, C4<1>;
L_0x600001b36610 .functor NOT 1, L_0x6000001deda0, C4<0>, C4<0>, C4<0>;
L_0x600001b36680 .functor AND 1, L_0x600001b365a0, L_0x600001b36610, C4<1>, C4<1>;
L_0x600001b366f0 .functor NOT 1, L_0x6000001dee40, C4<0>, C4<0>, C4<0>;
L_0x600001b36760 .functor NOT 1, L_0x6000001deee0, C4<0>, C4<0>, C4<0>;
L_0x600001b367d0 .functor AND 1, L_0x600001b366f0, L_0x600001b36760, C4<1>, C4<1>;
L_0x600001b36840 .functor AND 1, L_0x600001b367d0, L_0x6000001def80, C4<1>, C4<1>;
L_0x600001b368b0 .functor AND 1, L_0x6000001df0c0, L_0x6000001df160, C4<1>, C4<1>;
L_0x600001b36920 .functor NOT 1, L_0x6000001df200, C4<0>, C4<0>, C4<0>;
L_0x600001b36990 .functor AND 1, L_0x600001b368b0, L_0x600001b36920, C4<1>, C4<1>;
v0x600000342520_0 .net "A", 15 0, L_0x6000001d7980;  alias, 1 drivers
v0x6000003422e0_0 .net "B", 15 0, L_0x6000001d7a20;  alias, 1 drivers
v0x600000342130_0 .net "Cout0", 0 0, L_0x600001b0a300;  1 drivers
v0x600000341ef0_0 .net "Cout1", 0 0, L_0x600001b0b5d0;  1 drivers
v0x600000341d40_0 .net "Cout2", 0 0, L_0x600001b348c0;  1 drivers
v0x600000341b00_0 .net "Cout3", 0 0, L_0x600001b35b90;  1 drivers
v0x600000341950_0 .net "Sum", 15 0, L_0x6000001dfde0;  alias, 1 drivers
v0x600000341710_0 .net *"_ivl_103", 0 0, L_0x6000001debc0;  1 drivers
v0x600000341560_0 .net *"_ivl_105", 0 0, L_0x6000001dec60;  1 drivers
v0x600000341320_0 .net *"_ivl_106", 0 0, L_0x600001b365a0;  1 drivers
v0x600000341170_0 .net *"_ivl_109", 0 0, L_0x6000001deda0;  1 drivers
v0x600000340f30_0 .net *"_ivl_110", 0 0, L_0x600001b36610;  1 drivers
v0x600000340d80_0 .net *"_ivl_112", 0 0, L_0x600001b36680;  1 drivers
v0x600000340b40_0 .net *"_ivl_118", 0 0, L_0x6000001dee40;  1 drivers
v0x600000340990_0 .net *"_ivl_119", 0 0, L_0x600001b366f0;  1 drivers
v0x600000340750_0 .net *"_ivl_122", 0 0, L_0x6000001deee0;  1 drivers
v0x6000003405a0_0 .net *"_ivl_123", 0 0, L_0x600001b36760;  1 drivers
v0x600000340360_0 .net *"_ivl_125", 0 0, L_0x600001b367d0;  1 drivers
v0x6000003401b0_0 .net *"_ivl_128", 0 0, L_0x6000001def80;  1 drivers
v0x600000343330_0 .net *"_ivl_129", 0 0, L_0x600001b36840;  1 drivers
v0x6000003433c0_0 .net *"_ivl_135", 0 0, L_0x6000001df0c0;  1 drivers
v0x600000343180_0 .net *"_ivl_137", 0 0, L_0x6000001df160;  1 drivers
v0x600000343210_0 .net *"_ivl_138", 0 0, L_0x600001b368b0;  1 drivers
v0x600000342f40_0 .net *"_ivl_141", 0 0, L_0x6000001df200;  1 drivers
v0x600000342fd0_0 .net *"_ivl_142", 0 0, L_0x600001b36920;  1 drivers
v0x600000342d90_0 .net *"_ivl_144", 0 0, L_0x600001b36990;  1 drivers
v0x600000342e20_0 .net *"_ivl_149", 0 0, L_0x6000001df2a0;  1 drivers
L_0x7f9f37333060 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000342b50_0 .net/2u *"_ivl_150", 15 0, L_0x7f9f37333060;  1 drivers
v0x600000342be0_0 .net *"_ivl_153", 0 0, L_0x6000001df340;  1 drivers
L_0x7f9f373330a8 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000003429a0_0 .net/2u *"_ivl_154", 15 0, L_0x7f9f373330a8;  1 drivers
v0x600000342a30_0 .net *"_ivl_156", 15 0, L_0x6000001df3e0;  1 drivers
L_0x7f9f373330f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000342760_0 .net *"_ivl_159", 11 0, L_0x7f9f373330f0;  1 drivers
v0x6000003427f0_0 .net *"_ivl_160", 15 0, L_0x6000001df480;  1 drivers
v0x6000003425b0_0 .net *"_ivl_162", 15 0, L_0x6000001df520;  1 drivers
v0x600000342640_0 .net *"_ivl_165", 3 0, L_0x6000001df5c0;  1 drivers
v0x600000342370_0 .net *"_ivl_169", 0 0, L_0x6000001df660;  1 drivers
L_0x7f9f37333138 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000342400_0 .net/2u *"_ivl_170", 15 0, L_0x7f9f37333138;  1 drivers
v0x6000003421c0_0 .net *"_ivl_173", 0 0, L_0x6000001df700;  1 drivers
L_0x7f9f37333180 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000342250_0 .net/2u *"_ivl_174", 15 0, L_0x7f9f37333180;  1 drivers
v0x600000341f80_0 .net *"_ivl_176", 15 0, L_0x6000001df7a0;  1 drivers
L_0x7f9f373331c8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000342010_0 .net *"_ivl_179", 11 0, L_0x7f9f373331c8;  1 drivers
v0x600000341dd0_0 .net *"_ivl_180", 15 0, L_0x6000001df840;  1 drivers
v0x600000341e60_0 .net *"_ivl_182", 15 0, L_0x6000001df8e0;  1 drivers
v0x600000341b90_0 .net *"_ivl_185", 3 0, L_0x6000001df980;  1 drivers
v0x600000341c20_0 .net *"_ivl_189", 0 0, L_0x6000001dfa20;  1 drivers
L_0x7f9f37333210 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x6000003419e0_0 .net/2u *"_ivl_190", 15 0, L_0x7f9f37333210;  1 drivers
v0x600000341a70_0 .net *"_ivl_193", 0 0, L_0x6000001dfac0;  1 drivers
L_0x7f9f37333258 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000003417a0_0 .net/2u *"_ivl_194", 15 0, L_0x7f9f37333258;  1 drivers
v0x600000341830_0 .net *"_ivl_196", 15 0, L_0x6000001dfb60;  1 drivers
L_0x7f9f373332a0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003415f0_0 .net *"_ivl_199", 11 0, L_0x7f9f373332a0;  1 drivers
v0x600000341680_0 .net *"_ivl_200", 15 0, L_0x6000001dfc00;  1 drivers
v0x6000003413b0_0 .net *"_ivl_202", 15 0, L_0x6000001dfca0;  1 drivers
v0x600000341440_0 .net *"_ivl_205", 3 0, L_0x6000001dfd40;  1 drivers
v0x600000341200_0 .net *"_ivl_210", 0 0, L_0x6000001dfe80;  1 drivers
L_0x7f9f373332e8 .functor BUFT 1, C4<0000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600000341290_0 .net/2u *"_ivl_211", 15 0, L_0x7f9f373332e8;  1 drivers
v0x600000340fc0_0 .net *"_ivl_214", 0 0, L_0x6000001dff20;  1 drivers
L_0x7f9f37333330 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600000341050_0 .net/2u *"_ivl_215", 15 0, L_0x7f9f37333330;  1 drivers
v0x600000340e10_0 .net *"_ivl_217", 15 0, L_0x6000001d8000;  1 drivers
L_0x7f9f37333378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000340ea0_0 .net *"_ivl_220", 11 0, L_0x7f9f37333378;  1 drivers
v0x600000340bd0_0 .net *"_ivl_221", 15 0, L_0x6000001d80a0;  1 drivers
v0x600000340c60_0 .net *"_ivl_223", 15 0, L_0x6000001d8140;  1 drivers
v0x600000340a20_0 .net *"_ivl_226", 3 0, L_0x6000001d81e0;  1 drivers
v0x600000340ab0_0 .net *"_ivl_27", 0 0, L_0x6000001de260;  1 drivers
v0x6000003407e0_0 .net *"_ivl_28", 0 0, L_0x600001b35dc0;  1 drivers
v0x600000340870_0 .net *"_ivl_31", 0 0, L_0x6000001de300;  1 drivers
v0x600000340630_0 .net *"_ivl_32", 0 0, L_0x600001b35e30;  1 drivers
v0x6000003406c0_0 .net *"_ivl_34", 0 0, L_0x600001b35ea0;  1 drivers
v0x6000003403f0_0 .net *"_ivl_37", 0 0, L_0x6000001de3a0;  1 drivers
v0x600000340480_0 .net *"_ivl_38", 0 0, L_0x600001b35f10;  1 drivers
v0x600000340240_0 .net *"_ivl_43", 0 0, L_0x6000001de440;  1 drivers
v0x6000003402d0_0 .net *"_ivl_45", 0 0, L_0x6000001de4e0;  1 drivers
v0x600000340000_0 .net *"_ivl_46", 0 0, L_0x600001b35ff0;  1 drivers
v0x600000340090_0 .net *"_ivl_49", 0 0, L_0x6000001de580;  1 drivers
v0x600000347f00_0 .net *"_ivl_50", 0 0, L_0x600001b36060;  1 drivers
v0x600000347d50_0 .net *"_ivl_52", 0 0, L_0x600001b360d0;  1 drivers
v0x600000347b10_0 .net *"_ivl_57", 0 0, L_0x6000001de620;  1 drivers
v0x600000347960_0 .net *"_ivl_58", 0 0, L_0x600001b35f80;  1 drivers
v0x600000347720_0 .net *"_ivl_61", 0 0, L_0x6000001de6c0;  1 drivers
v0x600000347570_0 .net *"_ivl_62", 0 0, L_0x600001b36140;  1 drivers
v0x600000346910_0 .net *"_ivl_64", 0 0, L_0x600001b361b0;  1 drivers
v0x600000346760_0 .net *"_ivl_67", 0 0, L_0x6000001de760;  1 drivers
v0x600000346520_0 .net *"_ivl_68", 0 0, L_0x600001b36220;  1 drivers
v0x600000346370_0 .net *"_ivl_73", 0 0, L_0x6000001de800;  1 drivers
v0x600000346130_0 .net *"_ivl_75", 0 0, L_0x6000001de8a0;  1 drivers
v0x600000345f80_0 .net *"_ivl_76", 0 0, L_0x600001b36290;  1 drivers
v0x600000345d40_0 .net *"_ivl_79", 0 0, L_0x6000001de9e0;  1 drivers
v0x600000345b90_0 .net *"_ivl_80", 0 0, L_0x600001b36300;  1 drivers
v0x600000345950_0 .net *"_ivl_82", 0 0, L_0x600001b363e0;  1 drivers
v0x6000003457a0_0 .net *"_ivl_87", 0 0, L_0x6000001dea80;  1 drivers
v0x600000345560_0 .net *"_ivl_88", 0 0, L_0x600001b36450;  1 drivers
v0x6000003453b0_0 .net *"_ivl_91", 0 0, L_0x6000001de940;  1 drivers
v0x600000345170_0 .net *"_ivl_92", 0 0, L_0x600001b36370;  1 drivers
v0x600000344fc0_0 .net *"_ivl_94", 0 0, L_0x600001b364c0;  1 drivers
v0x600000344d80_0 .net *"_ivl_97", 0 0, L_0x6000001deb20;  1 drivers
v0x600000344bd0_0 .net *"_ivl_98", 0 0, L_0x600001b36530;  1 drivers
v0x600000344990_0 .net "negOvfl", 3 0, L_0x6000001df020;  1 drivers
v0x6000003447e0_0 .net "posOvfl", 3 0, L_0x6000001ded00;  1 drivers
v0x6000003445a0_0 .net "tempHalfByte0", 3 0, L_0x6000001d3ca0;  1 drivers
v0x6000003443f0_0 .net "tempHalfByte1", 3 0, L_0x6000001dc8c0;  1 drivers
v0x6000003441b0_0 .net "tempHalfByte2", 3 0, L_0x6000001dd4a0;  1 drivers
v0x600000344000_0 .net "tempHalfByte3", 3 0, L_0x6000001de080;  1 drivers
L_0x6000001d3d40 .part L_0x6000001d7980, 0, 4;
L_0x6000001d3de0 .part L_0x6000001d7a20, 0, 4;
L_0x6000001dc960 .part L_0x6000001d7980, 4, 4;
L_0x6000001dca00 .part L_0x6000001d7a20, 4, 4;
L_0x6000001dd540 .part L_0x6000001d7980, 8, 4;
L_0x6000001dd5e0 .part L_0x6000001d7a20, 8, 4;
L_0x6000001de120 .part L_0x6000001d7980, 12, 4;
L_0x6000001de1c0 .part L_0x6000001d7a20, 12, 4;
L_0x6000001de260 .part L_0x6000001d7980, 3, 1;
L_0x6000001de300 .part L_0x6000001d7a20, 3, 1;
L_0x6000001de3a0 .part L_0x6000001d3ca0, 3, 1;
L_0x6000001de440 .part L_0x6000001d7980, 3, 1;
L_0x6000001de4e0 .part L_0x6000001d7a20, 3, 1;
L_0x6000001de580 .part L_0x6000001d3ca0, 3, 1;
L_0x6000001de620 .part L_0x6000001d7980, 7, 1;
L_0x6000001de6c0 .part L_0x6000001d7a20, 7, 1;
L_0x6000001de760 .part L_0x6000001dc8c0, 3, 1;
L_0x6000001de800 .part L_0x6000001d7980, 7, 1;
L_0x6000001de8a0 .part L_0x6000001d7a20, 7, 1;
L_0x6000001de9e0 .part L_0x6000001dc8c0, 3, 1;
L_0x6000001dea80 .part L_0x6000001d7980, 11, 1;
L_0x6000001de940 .part L_0x6000001d7a20, 11, 1;
L_0x6000001deb20 .part L_0x6000001dd4a0, 3, 1;
L_0x6000001debc0 .part L_0x6000001d7980, 11, 1;
L_0x6000001dec60 .part L_0x6000001d7a20, 11, 1;
L_0x6000001deda0 .part L_0x6000001dd4a0, 3, 1;
L_0x6000001ded00 .concat8 [ 1 1 1 1], L_0x600001b35f10, L_0x600001b36220, L_0x600001b36530, L_0x600001b36840;
L_0x6000001dee40 .part L_0x6000001d7980, 15, 1;
L_0x6000001deee0 .part L_0x6000001d7a20, 15, 1;
L_0x6000001def80 .part L_0x6000001de080, 3, 1;
L_0x6000001df020 .concat8 [ 1 1 1 1], L_0x600001b360d0, L_0x600001b363e0, L_0x600001b36680, L_0x600001b36990;
L_0x6000001df0c0 .part L_0x6000001d7980, 15, 1;
L_0x6000001df160 .part L_0x6000001d7a20, 15, 1;
L_0x6000001df200 .part L_0x6000001de080, 3, 1;
L_0x6000001df2a0 .part L_0x6000001ded00, 0, 1;
L_0x6000001df340 .part L_0x6000001df020, 0, 1;
L_0x6000001df3e0 .concat [ 4 12 0 0], L_0x6000001d3ca0, L_0x7f9f373330f0;
L_0x6000001df480 .functor MUXZ 16, L_0x6000001df3e0, L_0x7f9f373330a8, L_0x6000001df340, C4<>;
L_0x6000001df520 .functor MUXZ 16, L_0x6000001df480, L_0x7f9f37333060, L_0x6000001df2a0, C4<>;
L_0x6000001df5c0 .part L_0x6000001df520, 0, 4;
L_0x6000001df660 .part L_0x6000001ded00, 1, 1;
L_0x6000001df700 .part L_0x6000001df020, 1, 1;
L_0x6000001df7a0 .concat [ 4 12 0 0], L_0x6000001dc8c0, L_0x7f9f373331c8;
L_0x6000001df840 .functor MUXZ 16, L_0x6000001df7a0, L_0x7f9f37333180, L_0x6000001df700, C4<>;
L_0x6000001df8e0 .functor MUXZ 16, L_0x6000001df840, L_0x7f9f37333138, L_0x6000001df660, C4<>;
L_0x6000001df980 .part L_0x6000001df8e0, 0, 4;
L_0x6000001dfa20 .part L_0x6000001ded00, 2, 1;
L_0x6000001dfac0 .part L_0x6000001df020, 2, 1;
L_0x6000001dfb60 .concat [ 4 12 0 0], L_0x6000001dd4a0, L_0x7f9f373332a0;
L_0x6000001dfc00 .functor MUXZ 16, L_0x6000001dfb60, L_0x7f9f37333258, L_0x6000001dfac0, C4<>;
L_0x6000001dfca0 .functor MUXZ 16, L_0x6000001dfc00, L_0x7f9f37333210, L_0x6000001dfa20, C4<>;
L_0x6000001dfd40 .part L_0x6000001dfca0, 0, 4;
L_0x6000001dfde0 .concat8 [ 4 4 4 4], L_0x6000001df5c0, L_0x6000001df980, L_0x6000001dfd40, L_0x6000001d81e0;
L_0x6000001dfe80 .part L_0x6000001ded00, 3, 1;
L_0x6000001dff20 .part L_0x6000001df020, 3, 1;
L_0x6000001d8000 .concat [ 4 12 0 0], L_0x6000001de080, L_0x7f9f37333378;
L_0x6000001d80a0 .functor MUXZ 16, L_0x6000001d8000, L_0x7f9f37333330, L_0x6000001dff20, C4<>;
L_0x6000001d8140 .functor MUXZ 16, L_0x6000001d80a0, L_0x7f9f373332e8, L_0x6000001dfe80, C4<>;
L_0x6000001d81e0 .part L_0x6000001d8140, 0, 4;
S_0x7f9f35b86970 .scope module, "CLA4_0" "CLA_4bit" 6 13, 7 1 0, S_0x7f9f35b86ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b09260 .functor XOR 1, L_0x6000001d32a0, L_0x6000001d3340, C4<0>, C4<0>;
L_0x600001b092d0 .functor XOR 1, L_0x6000001d33e0, L_0x6000001d3480, C4<0>, C4<0>;
L_0x600001b09340 .functor XOR 1, L_0x6000001d3520, L_0x6000001d35c0, C4<0>, C4<0>;
L_0x600001b093b0 .functor XOR 1, L_0x6000001d3660, L_0x6000001d3700, C4<0>, C4<0>;
L_0x600001b09420 .functor AND 1, L_0x6000001d37a0, L_0x6000001d3840, C4<1>, C4<1>;
L_0x600001b09490 .functor AND 1, L_0x6000001d38e0, L_0x6000001d3980, C4<1>, C4<1>;
L_0x600001b09570 .functor AND 1, L_0x6000001d3a20, L_0x6000001d3ac0, C4<1>, C4<1>;
L_0x600001b09500 .functor AND 1, L_0x6000001d3b60, L_0x6000001d3c00, C4<1>, C4<1>;
L_0x7f9f37332f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b095e0 .functor AND 1, L_0x7f9f37332f40, L_0x600001b09260, C4<1>, C4<1>;
L_0x600001b09650 .functor OR 1, L_0x600001b09420, L_0x600001b095e0, C4<0>, C4<0>;
L_0x600001b096c0 .functor AND 1, L_0x600001b09420, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b09730 .functor OR 1, L_0x600001b09490, L_0x600001b096c0, C4<0>, C4<0>;
L_0x600001b097a0 .functor AND 1, L_0x7f9f37332f40, L_0x600001b09260, C4<1>, C4<1>;
L_0x600001b09880 .functor AND 1, L_0x600001b097a0, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b098f0 .functor OR 1, L_0x600001b09730, L_0x600001b09880, C4<0>, C4<0>;
L_0x600001b09810 .functor AND 1, L_0x600001b09490, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b09960 .functor OR 1, L_0x600001b09570, L_0x600001b09810, C4<0>, C4<0>;
L_0x600001b099d0 .functor AND 1, L_0x600001b09420, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b09a40 .functor AND 1, L_0x600001b099d0, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b09ab0 .functor OR 1, L_0x600001b09960, L_0x600001b09a40, C4<0>, C4<0>;
L_0x600001b09b20 .functor AND 1, L_0x7f9f37332f40, L_0x600001b09260, C4<1>, C4<1>;
L_0x600001b09b90 .functor AND 1, L_0x600001b09b20, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b09c00 .functor AND 1, L_0x600001b09b90, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b09c70 .functor OR 1, L_0x600001b09ab0, L_0x600001b09c00, C4<0>, C4<0>;
L_0x600001b09ce0 .functor AND 1, L_0x600001b09570, L_0x600001b093b0, C4<1>, C4<1>;
L_0x600001b09d50 .functor OR 1, L_0x600001b09500, L_0x600001b09ce0, C4<0>, C4<0>;
L_0x600001b09dc0 .functor AND 1, L_0x600001b09490, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b09e30 .functor AND 1, L_0x600001b09dc0, L_0x600001b093b0, C4<1>, C4<1>;
L_0x600001b09ea0 .functor OR 1, L_0x600001b09d50, L_0x600001b09e30, C4<0>, C4<0>;
L_0x600001b09f10 .functor AND 1, L_0x600001b09420, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b09f80 .functor AND 1, L_0x600001b09f10, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b09ff0 .functor AND 1, L_0x600001b09f80, L_0x600001b093b0, C4<1>, C4<1>;
L_0x600001b0a060 .functor OR 1, L_0x600001b09ea0, L_0x600001b09ff0, C4<0>, C4<0>;
L_0x600001b0a0d0 .functor AND 1, L_0x7f9f37332f40, L_0x600001b09260, C4<1>, C4<1>;
L_0x600001b0a140 .functor AND 1, L_0x600001b0a0d0, L_0x600001b092d0, C4<1>, C4<1>;
L_0x600001b0a1b0 .functor AND 1, L_0x600001b0a140, L_0x600001b09340, C4<1>, C4<1>;
L_0x600001b0a220 .functor AND 1, L_0x600001b0a1b0, L_0x600001b093b0, C4<1>, C4<1>;
L_0x600001b0a290 .functor OR 1, L_0x600001b0a060, L_0x600001b0a220, C4<0>, C4<0>;
L_0x600001b0a300 .functor BUFZ 1, L_0x600001b0a290, C4<0>, C4<0>, C4<0>;
L_0x600001b0a370 .functor XOR 1, L_0x600001b09260, L_0x7f9f37332f40, C4<0>, C4<0>;
L_0x600001b0a3e0 .functor XOR 1, L_0x600001b092d0, L_0x600001b09650, C4<0>, C4<0>;
L_0x600001b0a450 .functor XOR 1, L_0x600001b09340, L_0x600001b098f0, C4<0>, C4<0>;
L_0x600001b0a4c0 .functor XOR 1, L_0x600001b093b0, L_0x600001b09c70, C4<0>, C4<0>;
v0x600000376ac0_0 .net "A", 3 0, L_0x6000001d3d40;  1 drivers
v0x600000376910_0 .net "B", 3 0, L_0x6000001d3de0;  1 drivers
v0x6000003766d0_0 .net "C0", 0 0, L_0x600001b09650;  1 drivers
v0x600000376520_0 .net "C1", 0 0, L_0x600001b098f0;  1 drivers
v0x6000003762e0_0 .net "C2", 0 0, L_0x600001b09c70;  1 drivers
v0x600000376130_0 .net "C3", 0 0, L_0x600001b0a290;  1 drivers
v0x600000375ef0_0 .net "Cin", 0 0, L_0x7f9f37332f40;  1 drivers
v0x600000375d40_0 .net "Cout", 0 0, L_0x600001b0a300;  alias, 1 drivers
v0x600000375b00_0 .net "G0", 0 0, L_0x600001b09420;  1 drivers
v0x600000375950_0 .net "G1", 0 0, L_0x600001b09490;  1 drivers
v0x600000375710_0 .net "G2", 0 0, L_0x600001b09570;  1 drivers
v0x600000375560_0 .net "G3", 0 0, L_0x600001b09500;  1 drivers
v0x600000375320_0 .net "P0", 0 0, L_0x600001b09260;  1 drivers
v0x600000375170_0 .net "P1", 0 0, L_0x600001b092d0;  1 drivers
v0x600000374f30_0 .net "P2", 0 0, L_0x600001b09340;  1 drivers
v0x600000374d80_0 .net "P3", 0 0, L_0x600001b093b0;  1 drivers
v0x600000374b40_0 .net "Sum", 3 0, L_0x6000001d3ca0;  alias, 1 drivers
v0x600000374990_0 .net *"_ivl_1", 0 0, L_0x6000001d32a0;  1 drivers
v0x600000374750_0 .net *"_ivl_100", 0 0, L_0x600001b0a140;  1 drivers
v0x6000003745a0_0 .net *"_ivl_102", 0 0, L_0x600001b0a1b0;  1 drivers
v0x600000374360_0 .net *"_ivl_104", 0 0, L_0x600001b0a220;  1 drivers
v0x6000003741b0_0 .net *"_ivl_112", 0 0, L_0x600001b0a370;  1 drivers
v0x600000376b50_0 .net *"_ivl_116", 0 0, L_0x600001b0a3e0;  1 drivers
v0x600000376be0_0 .net *"_ivl_120", 0 0, L_0x600001b0a450;  1 drivers
v0x6000003769a0_0 .net *"_ivl_125", 0 0, L_0x600001b0a4c0;  1 drivers
v0x600000376a30_0 .net *"_ivl_13", 0 0, L_0x6000001d3520;  1 drivers
v0x600000376760_0 .net *"_ivl_15", 0 0, L_0x6000001d35c0;  1 drivers
v0x6000003767f0_0 .net *"_ivl_19", 0 0, L_0x6000001d3660;  1 drivers
v0x6000003765b0_0 .net *"_ivl_21", 0 0, L_0x6000001d3700;  1 drivers
v0x600000376640_0 .net *"_ivl_25", 0 0, L_0x6000001d37a0;  1 drivers
v0x600000376370_0 .net *"_ivl_27", 0 0, L_0x6000001d3840;  1 drivers
v0x600000376400_0 .net *"_ivl_3", 0 0, L_0x6000001d3340;  1 drivers
v0x6000003761c0_0 .net *"_ivl_31", 0 0, L_0x6000001d38e0;  1 drivers
v0x600000376250_0 .net *"_ivl_33", 0 0, L_0x6000001d3980;  1 drivers
v0x600000375f80_0 .net *"_ivl_37", 0 0, L_0x6000001d3a20;  1 drivers
v0x600000376010_0 .net *"_ivl_39", 0 0, L_0x6000001d3ac0;  1 drivers
v0x600000375dd0_0 .net *"_ivl_43", 0 0, L_0x6000001d3b60;  1 drivers
v0x600000375e60_0 .net *"_ivl_45", 0 0, L_0x6000001d3c00;  1 drivers
v0x600000375b90_0 .net *"_ivl_48", 0 0, L_0x600001b095e0;  1 drivers
v0x600000375c20_0 .net *"_ivl_52", 0 0, L_0x600001b096c0;  1 drivers
v0x6000003759e0_0 .net *"_ivl_54", 0 0, L_0x600001b09730;  1 drivers
v0x600000375a70_0 .net *"_ivl_56", 0 0, L_0x600001b097a0;  1 drivers
v0x6000003757a0_0 .net *"_ivl_58", 0 0, L_0x600001b09880;  1 drivers
v0x600000375830_0 .net *"_ivl_62", 0 0, L_0x600001b09810;  1 drivers
v0x6000003755f0_0 .net *"_ivl_64", 0 0, L_0x600001b09960;  1 drivers
v0x600000375680_0 .net *"_ivl_66", 0 0, L_0x600001b099d0;  1 drivers
v0x6000003753b0_0 .net *"_ivl_68", 0 0, L_0x600001b09a40;  1 drivers
v0x600000375440_0 .net *"_ivl_7", 0 0, L_0x6000001d33e0;  1 drivers
v0x600000375200_0 .net *"_ivl_70", 0 0, L_0x600001b09ab0;  1 drivers
v0x600000375290_0 .net *"_ivl_72", 0 0, L_0x600001b09b20;  1 drivers
v0x600000374fc0_0 .net *"_ivl_74", 0 0, L_0x600001b09b90;  1 drivers
v0x600000375050_0 .net *"_ivl_76", 0 0, L_0x600001b09c00;  1 drivers
v0x600000374e10_0 .net *"_ivl_80", 0 0, L_0x600001b09ce0;  1 drivers
v0x600000374ea0_0 .net *"_ivl_82", 0 0, L_0x600001b09d50;  1 drivers
v0x600000374bd0_0 .net *"_ivl_84", 0 0, L_0x600001b09dc0;  1 drivers
v0x600000374c60_0 .net *"_ivl_86", 0 0, L_0x600001b09e30;  1 drivers
v0x600000374a20_0 .net *"_ivl_88", 0 0, L_0x600001b09ea0;  1 drivers
v0x600000374ab0_0 .net *"_ivl_9", 0 0, L_0x6000001d3480;  1 drivers
v0x6000003747e0_0 .net *"_ivl_90", 0 0, L_0x600001b09f10;  1 drivers
v0x600000374870_0 .net *"_ivl_92", 0 0, L_0x600001b09f80;  1 drivers
v0x600000374630_0 .net *"_ivl_94", 0 0, L_0x600001b09ff0;  1 drivers
v0x6000003746c0_0 .net *"_ivl_96", 0 0, L_0x600001b0a060;  1 drivers
v0x6000003743f0_0 .net *"_ivl_98", 0 0, L_0x600001b0a0d0;  1 drivers
L_0x6000001d32a0 .part L_0x6000001d3d40, 0, 1;
L_0x6000001d3340 .part L_0x6000001d3de0, 0, 1;
L_0x6000001d33e0 .part L_0x6000001d3d40, 1, 1;
L_0x6000001d3480 .part L_0x6000001d3de0, 1, 1;
L_0x6000001d3520 .part L_0x6000001d3d40, 2, 1;
L_0x6000001d35c0 .part L_0x6000001d3de0, 2, 1;
L_0x6000001d3660 .part L_0x6000001d3d40, 3, 1;
L_0x6000001d3700 .part L_0x6000001d3de0, 3, 1;
L_0x6000001d37a0 .part L_0x6000001d3d40, 0, 1;
L_0x6000001d3840 .part L_0x6000001d3de0, 0, 1;
L_0x6000001d38e0 .part L_0x6000001d3d40, 1, 1;
L_0x6000001d3980 .part L_0x6000001d3de0, 1, 1;
L_0x6000001d3a20 .part L_0x6000001d3d40, 2, 1;
L_0x6000001d3ac0 .part L_0x6000001d3de0, 2, 1;
L_0x6000001d3b60 .part L_0x6000001d3d40, 3, 1;
L_0x6000001d3c00 .part L_0x6000001d3de0, 3, 1;
L_0x6000001d3ca0 .concat8 [ 1 1 1 1], L_0x600001b0a370, L_0x600001b0a3e0, L_0x600001b0a450, L_0x600001b0a4c0;
S_0x7f9f35b85ed0 .scope module, "CLA4_1" "CLA_4bit" 6 14, 7 1 0, S_0x7f9f35b86ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0a530 .functor XOR 1, L_0x6000001d3e80, L_0x6000001d3f20, C4<0>, C4<0>;
L_0x600001b0a5a0 .functor XOR 1, L_0x6000001dc000, L_0x6000001dc0a0, C4<0>, C4<0>;
L_0x600001b0a610 .functor XOR 1, L_0x6000001dc140, L_0x6000001dc1e0, C4<0>, C4<0>;
L_0x600001b0a680 .functor XOR 1, L_0x6000001dc280, L_0x6000001dc320, C4<0>, C4<0>;
L_0x600001b0a6f0 .functor AND 1, L_0x6000001dc3c0, L_0x6000001dc460, C4<1>, C4<1>;
L_0x600001b0a760 .functor AND 1, L_0x6000001dc500, L_0x6000001dc5a0, C4<1>, C4<1>;
L_0x600001b0a840 .functor AND 1, L_0x6000001dc640, L_0x6000001dc6e0, C4<1>, C4<1>;
L_0x600001b0a7d0 .functor AND 1, L_0x6000001dc780, L_0x6000001dc820, C4<1>, C4<1>;
L_0x7f9f37332f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b0a8b0 .functor AND 1, L_0x7f9f37332f88, L_0x600001b0a530, C4<1>, C4<1>;
L_0x600001b0a920 .functor OR 1, L_0x600001b0a6f0, L_0x600001b0a8b0, C4<0>, C4<0>;
L_0x600001b0a990 .functor AND 1, L_0x600001b0a6f0, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0aa00 .functor OR 1, L_0x600001b0a760, L_0x600001b0a990, C4<0>, C4<0>;
L_0x600001b0aa70 .functor AND 1, L_0x7f9f37332f88, L_0x600001b0a530, C4<1>, C4<1>;
L_0x600001b0ab50 .functor AND 1, L_0x600001b0aa70, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0abc0 .functor OR 1, L_0x600001b0aa00, L_0x600001b0ab50, C4<0>, C4<0>;
L_0x600001b0aae0 .functor AND 1, L_0x600001b0a760, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0ac30 .functor OR 1, L_0x600001b0a840, L_0x600001b0aae0, C4<0>, C4<0>;
L_0x600001b0aca0 .functor AND 1, L_0x600001b0a6f0, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0ad10 .functor AND 1, L_0x600001b0aca0, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0ad80 .functor OR 1, L_0x600001b0ac30, L_0x600001b0ad10, C4<0>, C4<0>;
L_0x600001b0adf0 .functor AND 1, L_0x7f9f37332f88, L_0x600001b0a530, C4<1>, C4<1>;
L_0x600001b0ae60 .functor AND 1, L_0x600001b0adf0, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0aed0 .functor AND 1, L_0x600001b0ae60, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0af40 .functor OR 1, L_0x600001b0ad80, L_0x600001b0aed0, C4<0>, C4<0>;
L_0x600001b0afb0 .functor AND 1, L_0x600001b0a840, L_0x600001b0a680, C4<1>, C4<1>;
L_0x600001b0b020 .functor OR 1, L_0x600001b0a7d0, L_0x600001b0afb0, C4<0>, C4<0>;
L_0x600001b0b090 .functor AND 1, L_0x600001b0a760, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0b100 .functor AND 1, L_0x600001b0b090, L_0x600001b0a680, C4<1>, C4<1>;
L_0x600001b0b170 .functor OR 1, L_0x600001b0b020, L_0x600001b0b100, C4<0>, C4<0>;
L_0x600001b0b1e0 .functor AND 1, L_0x600001b0a6f0, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0b250 .functor AND 1, L_0x600001b0b1e0, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0b2c0 .functor AND 1, L_0x600001b0b250, L_0x600001b0a680, C4<1>, C4<1>;
L_0x600001b0b330 .functor OR 1, L_0x600001b0b170, L_0x600001b0b2c0, C4<0>, C4<0>;
L_0x600001b0b3a0 .functor AND 1, L_0x7f9f37332f88, L_0x600001b0a530, C4<1>, C4<1>;
L_0x600001b0b410 .functor AND 1, L_0x600001b0b3a0, L_0x600001b0a5a0, C4<1>, C4<1>;
L_0x600001b0b480 .functor AND 1, L_0x600001b0b410, L_0x600001b0a610, C4<1>, C4<1>;
L_0x600001b0b4f0 .functor AND 1, L_0x600001b0b480, L_0x600001b0a680, C4<1>, C4<1>;
L_0x600001b0b560 .functor OR 1, L_0x600001b0b330, L_0x600001b0b4f0, C4<0>, C4<0>;
L_0x600001b0b5d0 .functor BUFZ 1, L_0x600001b0b560, C4<0>, C4<0>, C4<0>;
L_0x600001b0b640 .functor XOR 1, L_0x600001b0a530, L_0x7f9f37332f88, C4<0>, C4<0>;
L_0x600001b0b6b0 .functor XOR 1, L_0x600001b0a5a0, L_0x600001b0a920, C4<0>, C4<0>;
L_0x600001b0b720 .functor XOR 1, L_0x600001b0a610, L_0x600001b0abc0, C4<0>, C4<0>;
L_0x600001b0b790 .functor XOR 1, L_0x600001b0a680, L_0x600001b0af40, C4<0>, C4<0>;
v0x600000374480_0 .net "A", 3 0, L_0x6000001dc960;  1 drivers
v0x600000374240_0 .net "B", 3 0, L_0x6000001dca00;  1 drivers
v0x6000003742d0_0 .net "C0", 0 0, L_0x600001b0a920;  1 drivers
v0x600000374000_0 .net "C1", 0 0, L_0x600001b0abc0;  1 drivers
v0x600000374090_0 .net "C2", 0 0, L_0x600001b0af40;  1 drivers
v0x6000003772a0_0 .net "C3", 0 0, L_0x600001b0b560;  1 drivers
v0x600000377330_0 .net "Cin", 0 0, L_0x7f9f37332f88;  1 drivers
v0x6000003773c0_0 .net "Cout", 0 0, L_0x600001b0b5d0;  alias, 1 drivers
v0x600000377450_0 .net "G0", 0 0, L_0x600001b0a6f0;  1 drivers
v0x6000003774e0_0 .net "G1", 0 0, L_0x600001b0a760;  1 drivers
v0x600000377570_0 .net "G2", 0 0, L_0x600001b0a840;  1 drivers
v0x600000377600_0 .net "G3", 0 0, L_0x600001b0a7d0;  1 drivers
v0x600000377690_0 .net "P0", 0 0, L_0x600001b0a530;  1 drivers
v0x600000377720_0 .net "P1", 0 0, L_0x600001b0a5a0;  1 drivers
v0x6000003777b0_0 .net "P2", 0 0, L_0x600001b0a610;  1 drivers
v0x600000377840_0 .net "P3", 0 0, L_0x600001b0a680;  1 drivers
v0x6000003778d0_0 .net "Sum", 3 0, L_0x6000001dc8c0;  alias, 1 drivers
v0x600000377960_0 .net *"_ivl_1", 0 0, L_0x6000001d3e80;  1 drivers
v0x6000003779f0_0 .net *"_ivl_100", 0 0, L_0x600001b0b410;  1 drivers
v0x600000377a80_0 .net *"_ivl_102", 0 0, L_0x600001b0b480;  1 drivers
v0x600000377b10_0 .net *"_ivl_104", 0 0, L_0x600001b0b4f0;  1 drivers
v0x600000377ba0_0 .net *"_ivl_112", 0 0, L_0x600001b0b640;  1 drivers
v0x600000377c30_0 .net *"_ivl_116", 0 0, L_0x600001b0b6b0;  1 drivers
v0x600000377cc0_0 .net *"_ivl_120", 0 0, L_0x600001b0b720;  1 drivers
v0x600000377d50_0 .net *"_ivl_125", 0 0, L_0x600001b0b790;  1 drivers
v0x600000377de0_0 .net *"_ivl_13", 0 0, L_0x6000001dc140;  1 drivers
v0x600000377e70_0 .net *"_ivl_15", 0 0, L_0x6000001dc1e0;  1 drivers
v0x600000377f00_0 .net *"_ivl_19", 0 0, L_0x6000001dc280;  1 drivers
v0x60000034bf00_0 .net *"_ivl_21", 0 0, L_0x6000001dc320;  1 drivers
v0x60000034bd50_0 .net *"_ivl_25", 0 0, L_0x6000001dc3c0;  1 drivers
v0x60000034bb10_0 .net *"_ivl_27", 0 0, L_0x6000001dc460;  1 drivers
v0x60000034b960_0 .net *"_ivl_3", 0 0, L_0x6000001d3f20;  1 drivers
v0x60000034b720_0 .net *"_ivl_31", 0 0, L_0x6000001dc500;  1 drivers
v0x60000034b570_0 .net *"_ivl_33", 0 0, L_0x6000001dc5a0;  1 drivers
v0x60000034b330_0 .net *"_ivl_37", 0 0, L_0x6000001dc640;  1 drivers
v0x60000034b180_0 .net *"_ivl_39", 0 0, L_0x6000001dc6e0;  1 drivers
v0x60000034a520_0 .net *"_ivl_43", 0 0, L_0x6000001dc780;  1 drivers
v0x60000034a370_0 .net *"_ivl_45", 0 0, L_0x6000001dc820;  1 drivers
v0x60000034a130_0 .net *"_ivl_48", 0 0, L_0x600001b0a8b0;  1 drivers
v0x600000349f80_0 .net *"_ivl_52", 0 0, L_0x600001b0a990;  1 drivers
v0x600000349d40_0 .net *"_ivl_54", 0 0, L_0x600001b0aa00;  1 drivers
v0x600000349b90_0 .net *"_ivl_56", 0 0, L_0x600001b0aa70;  1 drivers
v0x600000349950_0 .net *"_ivl_58", 0 0, L_0x600001b0ab50;  1 drivers
v0x6000003497a0_0 .net *"_ivl_62", 0 0, L_0x600001b0aae0;  1 drivers
v0x600000349560_0 .net *"_ivl_64", 0 0, L_0x600001b0ac30;  1 drivers
v0x6000003493b0_0 .net *"_ivl_66", 0 0, L_0x600001b0aca0;  1 drivers
v0x600000349170_0 .net *"_ivl_68", 0 0, L_0x600001b0ad10;  1 drivers
v0x600000348fc0_0 .net *"_ivl_7", 0 0, L_0x6000001dc000;  1 drivers
v0x600000348d80_0 .net *"_ivl_70", 0 0, L_0x600001b0ad80;  1 drivers
v0x600000348bd0_0 .net *"_ivl_72", 0 0, L_0x600001b0adf0;  1 drivers
v0x600000348990_0 .net *"_ivl_74", 0 0, L_0x600001b0ae60;  1 drivers
v0x6000003487e0_0 .net *"_ivl_76", 0 0, L_0x600001b0aed0;  1 drivers
v0x6000003485a0_0 .net *"_ivl_80", 0 0, L_0x600001b0afb0;  1 drivers
v0x6000003483f0_0 .net *"_ivl_82", 0 0, L_0x600001b0b020;  1 drivers
v0x6000003481b0_0 .net *"_ivl_84", 0 0, L_0x600001b0b090;  1 drivers
v0x600000348000_0 .net *"_ivl_86", 0 0, L_0x600001b0b100;  1 drivers
v0x60000034bde0_0 .net *"_ivl_88", 0 0, L_0x600001b0b170;  1 drivers
v0x60000034be70_0 .net *"_ivl_9", 0 0, L_0x6000001dc0a0;  1 drivers
v0x60000034bba0_0 .net *"_ivl_90", 0 0, L_0x600001b0b1e0;  1 drivers
v0x60000034bc30_0 .net *"_ivl_92", 0 0, L_0x600001b0b250;  1 drivers
v0x60000034b9f0_0 .net *"_ivl_94", 0 0, L_0x600001b0b2c0;  1 drivers
v0x60000034ba80_0 .net *"_ivl_96", 0 0, L_0x600001b0b330;  1 drivers
v0x60000034b7b0_0 .net *"_ivl_98", 0 0, L_0x600001b0b3a0;  1 drivers
L_0x6000001d3e80 .part L_0x6000001dc960, 0, 1;
L_0x6000001d3f20 .part L_0x6000001dca00, 0, 1;
L_0x6000001dc000 .part L_0x6000001dc960, 1, 1;
L_0x6000001dc0a0 .part L_0x6000001dca00, 1, 1;
L_0x6000001dc140 .part L_0x6000001dc960, 2, 1;
L_0x6000001dc1e0 .part L_0x6000001dca00, 2, 1;
L_0x6000001dc280 .part L_0x6000001dc960, 3, 1;
L_0x6000001dc320 .part L_0x6000001dca00, 3, 1;
L_0x6000001dc3c0 .part L_0x6000001dc960, 0, 1;
L_0x6000001dc460 .part L_0x6000001dca00, 0, 1;
L_0x6000001dc500 .part L_0x6000001dc960, 1, 1;
L_0x6000001dc5a0 .part L_0x6000001dca00, 1, 1;
L_0x6000001dc640 .part L_0x6000001dc960, 2, 1;
L_0x6000001dc6e0 .part L_0x6000001dca00, 2, 1;
L_0x6000001dc780 .part L_0x6000001dc960, 3, 1;
L_0x6000001dc820 .part L_0x6000001dca00, 3, 1;
L_0x6000001dc8c0 .concat8 [ 1 1 1 1], L_0x600001b0b640, L_0x600001b0b6b0, L_0x600001b0b720, L_0x600001b0b790;
S_0x7f9f35b85430 .scope module, "CLA4_2" "CLA_4bit" 6 15, 7 1 0, S_0x7f9f35b86ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0b800 .functor XOR 1, L_0x6000001dcaa0, L_0x6000001dcb40, C4<0>, C4<0>;
L_0x600001b0b870 .functor XOR 1, L_0x6000001dcbe0, L_0x6000001dcc80, C4<0>, C4<0>;
L_0x600001b0b8e0 .functor XOR 1, L_0x6000001dcd20, L_0x6000001dcdc0, C4<0>, C4<0>;
L_0x600001b0b950 .functor XOR 1, L_0x6000001dce60, L_0x6000001dcf00, C4<0>, C4<0>;
L_0x600001b0b9c0 .functor AND 1, L_0x6000001dcfa0, L_0x6000001dd040, C4<1>, C4<1>;
L_0x600001b0ba30 .functor AND 1, L_0x6000001dd0e0, L_0x6000001dd180, C4<1>, C4<1>;
L_0x600001b0bb10 .functor AND 1, L_0x6000001dd220, L_0x6000001dd2c0, C4<1>, C4<1>;
L_0x600001b0baa0 .functor AND 1, L_0x6000001dd360, L_0x6000001dd400, C4<1>, C4<1>;
L_0x7f9f37332fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b0bb80 .functor AND 1, L_0x7f9f37332fd0, L_0x600001b0b800, C4<1>, C4<1>;
L_0x600001b0bbf0 .functor OR 1, L_0x600001b0b9c0, L_0x600001b0bb80, C4<0>, C4<0>;
L_0x600001b0bc60 .functor AND 1, L_0x600001b0b9c0, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b0bcd0 .functor OR 1, L_0x600001b0ba30, L_0x600001b0bc60, C4<0>, C4<0>;
L_0x600001b0bd40 .functor AND 1, L_0x7f9f37332fd0, L_0x600001b0b800, C4<1>, C4<1>;
L_0x600001b0be20 .functor AND 1, L_0x600001b0bd40, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b0be90 .functor OR 1, L_0x600001b0bcd0, L_0x600001b0be20, C4<0>, C4<0>;
L_0x600001b0bdb0 .functor AND 1, L_0x600001b0ba30, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b0bf00 .functor OR 1, L_0x600001b0bb10, L_0x600001b0bdb0, C4<0>, C4<0>;
L_0x600001b0bf70 .functor AND 1, L_0x600001b0b9c0, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b34000 .functor AND 1, L_0x600001b0bf70, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b34070 .functor OR 1, L_0x600001b0bf00, L_0x600001b34000, C4<0>, C4<0>;
L_0x600001b340e0 .functor AND 1, L_0x7f9f37332fd0, L_0x600001b0b800, C4<1>, C4<1>;
L_0x600001b34150 .functor AND 1, L_0x600001b340e0, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b341c0 .functor AND 1, L_0x600001b34150, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b34230 .functor OR 1, L_0x600001b34070, L_0x600001b341c0, C4<0>, C4<0>;
L_0x600001b342a0 .functor AND 1, L_0x600001b0bb10, L_0x600001b0b950, C4<1>, C4<1>;
L_0x600001b34310 .functor OR 1, L_0x600001b0baa0, L_0x600001b342a0, C4<0>, C4<0>;
L_0x600001b34380 .functor AND 1, L_0x600001b0ba30, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b343f0 .functor AND 1, L_0x600001b34380, L_0x600001b0b950, C4<1>, C4<1>;
L_0x600001b34460 .functor OR 1, L_0x600001b34310, L_0x600001b343f0, C4<0>, C4<0>;
L_0x600001b344d0 .functor AND 1, L_0x600001b0b9c0, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b34540 .functor AND 1, L_0x600001b344d0, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b345b0 .functor AND 1, L_0x600001b34540, L_0x600001b0b950, C4<1>, C4<1>;
L_0x600001b34620 .functor OR 1, L_0x600001b34460, L_0x600001b345b0, C4<0>, C4<0>;
L_0x600001b34690 .functor AND 1, L_0x7f9f37332fd0, L_0x600001b0b800, C4<1>, C4<1>;
L_0x600001b34700 .functor AND 1, L_0x600001b34690, L_0x600001b0b870, C4<1>, C4<1>;
L_0x600001b34770 .functor AND 1, L_0x600001b34700, L_0x600001b0b8e0, C4<1>, C4<1>;
L_0x600001b347e0 .functor AND 1, L_0x600001b34770, L_0x600001b0b950, C4<1>, C4<1>;
L_0x600001b34850 .functor OR 1, L_0x600001b34620, L_0x600001b347e0, C4<0>, C4<0>;
L_0x600001b348c0 .functor BUFZ 1, L_0x600001b34850, C4<0>, C4<0>, C4<0>;
L_0x600001b34930 .functor XOR 1, L_0x600001b0b800, L_0x7f9f37332fd0, C4<0>, C4<0>;
L_0x600001b349a0 .functor XOR 1, L_0x600001b0b870, L_0x600001b0bbf0, C4<0>, C4<0>;
L_0x600001b34a10 .functor XOR 1, L_0x600001b0b8e0, L_0x600001b0be90, C4<0>, C4<0>;
L_0x600001b34a80 .functor XOR 1, L_0x600001b0b950, L_0x600001b34230, C4<0>, C4<0>;
v0x60000034b840_0 .net "A", 3 0, L_0x6000001dd540;  1 drivers
v0x60000034b600_0 .net "B", 3 0, L_0x6000001dd5e0;  1 drivers
v0x60000034b690_0 .net "C0", 0 0, L_0x600001b0bbf0;  1 drivers
v0x60000034b3c0_0 .net "C1", 0 0, L_0x600001b0be90;  1 drivers
v0x60000034b450_0 .net "C2", 0 0, L_0x600001b34230;  1 drivers
v0x60000034b210_0 .net "C3", 0 0, L_0x600001b34850;  1 drivers
v0x60000034b2a0_0 .net "Cin", 0 0, L_0x7f9f37332fd0;  1 drivers
v0x60000034a5b0_0 .net "Cout", 0 0, L_0x600001b348c0;  alias, 1 drivers
v0x60000034a640_0 .net "G0", 0 0, L_0x600001b0b9c0;  1 drivers
v0x60000034a400_0 .net "G1", 0 0, L_0x600001b0ba30;  1 drivers
v0x60000034a490_0 .net "G2", 0 0, L_0x600001b0bb10;  1 drivers
v0x60000034a1c0_0 .net "G3", 0 0, L_0x600001b0baa0;  1 drivers
v0x60000034a250_0 .net "P0", 0 0, L_0x600001b0b800;  1 drivers
v0x60000034a010_0 .net "P1", 0 0, L_0x600001b0b870;  1 drivers
v0x60000034a0a0_0 .net "P2", 0 0, L_0x600001b0b8e0;  1 drivers
v0x600000349dd0_0 .net "P3", 0 0, L_0x600001b0b950;  1 drivers
v0x600000349e60_0 .net "Sum", 3 0, L_0x6000001dd4a0;  alias, 1 drivers
v0x600000349c20_0 .net *"_ivl_1", 0 0, L_0x6000001dcaa0;  1 drivers
v0x600000349cb0_0 .net *"_ivl_100", 0 0, L_0x600001b34700;  1 drivers
v0x6000003499e0_0 .net *"_ivl_102", 0 0, L_0x600001b34770;  1 drivers
v0x600000349a70_0 .net *"_ivl_104", 0 0, L_0x600001b347e0;  1 drivers
v0x600000349830_0 .net *"_ivl_112", 0 0, L_0x600001b34930;  1 drivers
v0x6000003498c0_0 .net *"_ivl_116", 0 0, L_0x600001b349a0;  1 drivers
v0x6000003495f0_0 .net *"_ivl_120", 0 0, L_0x600001b34a10;  1 drivers
v0x600000349680_0 .net *"_ivl_125", 0 0, L_0x600001b34a80;  1 drivers
v0x600000349440_0 .net *"_ivl_13", 0 0, L_0x6000001dcd20;  1 drivers
v0x6000003494d0_0 .net *"_ivl_15", 0 0, L_0x6000001dcdc0;  1 drivers
v0x600000349200_0 .net *"_ivl_19", 0 0, L_0x6000001dce60;  1 drivers
v0x600000349290_0 .net *"_ivl_21", 0 0, L_0x6000001dcf00;  1 drivers
v0x600000349050_0 .net *"_ivl_25", 0 0, L_0x6000001dcfa0;  1 drivers
v0x6000003490e0_0 .net *"_ivl_27", 0 0, L_0x6000001dd040;  1 drivers
v0x600000348e10_0 .net *"_ivl_3", 0 0, L_0x6000001dcb40;  1 drivers
v0x600000348ea0_0 .net *"_ivl_31", 0 0, L_0x6000001dd0e0;  1 drivers
v0x600000348c60_0 .net *"_ivl_33", 0 0, L_0x6000001dd180;  1 drivers
v0x600000348cf0_0 .net *"_ivl_37", 0 0, L_0x6000001dd220;  1 drivers
v0x600000348a20_0 .net *"_ivl_39", 0 0, L_0x6000001dd2c0;  1 drivers
v0x600000348ab0_0 .net *"_ivl_43", 0 0, L_0x6000001dd360;  1 drivers
v0x600000348870_0 .net *"_ivl_45", 0 0, L_0x6000001dd400;  1 drivers
v0x600000348900_0 .net *"_ivl_48", 0 0, L_0x600001b0bb80;  1 drivers
v0x600000348630_0 .net *"_ivl_52", 0 0, L_0x600001b0bc60;  1 drivers
v0x6000003486c0_0 .net *"_ivl_54", 0 0, L_0x600001b0bcd0;  1 drivers
v0x600000348480_0 .net *"_ivl_56", 0 0, L_0x600001b0bd40;  1 drivers
v0x600000348510_0 .net *"_ivl_58", 0 0, L_0x600001b0be20;  1 drivers
v0x600000348240_0 .net *"_ivl_62", 0 0, L_0x600001b0bdb0;  1 drivers
v0x6000003482d0_0 .net *"_ivl_64", 0 0, L_0x600001b0bf00;  1 drivers
v0x600000348090_0 .net *"_ivl_66", 0 0, L_0x600001b0bf70;  1 drivers
v0x600000348120_0 .net *"_ivl_68", 0 0, L_0x600001b34000;  1 drivers
v0x60000034ec70_0 .net *"_ivl_7", 0 0, L_0x6000001dcbe0;  1 drivers
v0x60000034eac0_0 .net *"_ivl_70", 0 0, L_0x600001b34070;  1 drivers
v0x60000034e880_0 .net *"_ivl_72", 0 0, L_0x600001b340e0;  1 drivers
v0x60000034e6d0_0 .net *"_ivl_74", 0 0, L_0x600001b34150;  1 drivers
v0x60000034e490_0 .net *"_ivl_76", 0 0, L_0x600001b341c0;  1 drivers
v0x60000034e2e0_0 .net *"_ivl_80", 0 0, L_0x600001b342a0;  1 drivers
v0x60000034e0a0_0 .net *"_ivl_82", 0 0, L_0x600001b34310;  1 drivers
v0x60000034def0_0 .net *"_ivl_84", 0 0, L_0x600001b34380;  1 drivers
v0x60000034dcb0_0 .net *"_ivl_86", 0 0, L_0x600001b343f0;  1 drivers
v0x60000034db00_0 .net *"_ivl_88", 0 0, L_0x600001b34460;  1 drivers
v0x60000034d8c0_0 .net *"_ivl_9", 0 0, L_0x6000001dcc80;  1 drivers
v0x60000034d710_0 .net *"_ivl_90", 0 0, L_0x600001b344d0;  1 drivers
v0x60000034d4d0_0 .net *"_ivl_92", 0 0, L_0x600001b34540;  1 drivers
v0x60000034d320_0 .net *"_ivl_94", 0 0, L_0x600001b345b0;  1 drivers
v0x60000034d0e0_0 .net *"_ivl_96", 0 0, L_0x600001b34620;  1 drivers
v0x60000034cf30_0 .net *"_ivl_98", 0 0, L_0x600001b34690;  1 drivers
L_0x6000001dcaa0 .part L_0x6000001dd540, 0, 1;
L_0x6000001dcb40 .part L_0x6000001dd5e0, 0, 1;
L_0x6000001dcbe0 .part L_0x6000001dd540, 1, 1;
L_0x6000001dcc80 .part L_0x6000001dd5e0, 1, 1;
L_0x6000001dcd20 .part L_0x6000001dd540, 2, 1;
L_0x6000001dcdc0 .part L_0x6000001dd5e0, 2, 1;
L_0x6000001dce60 .part L_0x6000001dd540, 3, 1;
L_0x6000001dcf00 .part L_0x6000001dd5e0, 3, 1;
L_0x6000001dcfa0 .part L_0x6000001dd540, 0, 1;
L_0x6000001dd040 .part L_0x6000001dd5e0, 0, 1;
L_0x6000001dd0e0 .part L_0x6000001dd540, 1, 1;
L_0x6000001dd180 .part L_0x6000001dd5e0, 1, 1;
L_0x6000001dd220 .part L_0x6000001dd540, 2, 1;
L_0x6000001dd2c0 .part L_0x6000001dd5e0, 2, 1;
L_0x6000001dd360 .part L_0x6000001dd540, 3, 1;
L_0x6000001dd400 .part L_0x6000001dd5e0, 3, 1;
L_0x6000001dd4a0 .concat8 [ 1 1 1 1], L_0x600001b34930, L_0x600001b349a0, L_0x600001b34a10, L_0x600001b34a80;
S_0x7f9f35b84990 .scope module, "CLA4_3" "CLA_4bit" 6 16, 7 1 0, S_0x7f9f35b86ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b34af0 .functor XOR 1, L_0x6000001dd680, L_0x6000001dd720, C4<0>, C4<0>;
L_0x600001b34b60 .functor XOR 1, L_0x6000001dd7c0, L_0x6000001dd860, C4<0>, C4<0>;
L_0x600001b34bd0 .functor XOR 1, L_0x6000001dd900, L_0x6000001dd9a0, C4<0>, C4<0>;
L_0x600001b34c40 .functor XOR 1, L_0x6000001dda40, L_0x6000001ddae0, C4<0>, C4<0>;
L_0x600001b34cb0 .functor AND 1, L_0x6000001ddb80, L_0x6000001ddc20, C4<1>, C4<1>;
L_0x600001b34d20 .functor AND 1, L_0x6000001ddcc0, L_0x6000001ddd60, C4<1>, C4<1>;
L_0x600001b34e00 .functor AND 1, L_0x6000001dde00, L_0x6000001ddea0, C4<1>, C4<1>;
L_0x600001b34d90 .functor AND 1, L_0x6000001ddf40, L_0x6000001ddfe0, C4<1>, C4<1>;
L_0x7f9f37333018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b34e70 .functor AND 1, L_0x7f9f37333018, L_0x600001b34af0, C4<1>, C4<1>;
L_0x600001b34ee0 .functor OR 1, L_0x600001b34cb0, L_0x600001b34e70, C4<0>, C4<0>;
L_0x600001b34f50 .functor AND 1, L_0x600001b34cb0, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b34fc0 .functor OR 1, L_0x600001b34d20, L_0x600001b34f50, C4<0>, C4<0>;
L_0x600001b35030 .functor AND 1, L_0x7f9f37333018, L_0x600001b34af0, C4<1>, C4<1>;
L_0x600001b35110 .functor AND 1, L_0x600001b35030, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b35180 .functor OR 1, L_0x600001b34fc0, L_0x600001b35110, C4<0>, C4<0>;
L_0x600001b350a0 .functor AND 1, L_0x600001b34d20, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b351f0 .functor OR 1, L_0x600001b34e00, L_0x600001b350a0, C4<0>, C4<0>;
L_0x600001b35260 .functor AND 1, L_0x600001b34cb0, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b352d0 .functor AND 1, L_0x600001b35260, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b35340 .functor OR 1, L_0x600001b351f0, L_0x600001b352d0, C4<0>, C4<0>;
L_0x600001b353b0 .functor AND 1, L_0x7f9f37333018, L_0x600001b34af0, C4<1>, C4<1>;
L_0x600001b35420 .functor AND 1, L_0x600001b353b0, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b35490 .functor AND 1, L_0x600001b35420, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b35500 .functor OR 1, L_0x600001b35340, L_0x600001b35490, C4<0>, C4<0>;
L_0x600001b35570 .functor AND 1, L_0x600001b34e00, L_0x600001b34c40, C4<1>, C4<1>;
L_0x600001b355e0 .functor OR 1, L_0x600001b34d90, L_0x600001b35570, C4<0>, C4<0>;
L_0x600001b35650 .functor AND 1, L_0x600001b34d20, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b356c0 .functor AND 1, L_0x600001b35650, L_0x600001b34c40, C4<1>, C4<1>;
L_0x600001b35730 .functor OR 1, L_0x600001b355e0, L_0x600001b356c0, C4<0>, C4<0>;
L_0x600001b357a0 .functor AND 1, L_0x600001b34cb0, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b35810 .functor AND 1, L_0x600001b357a0, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b35880 .functor AND 1, L_0x600001b35810, L_0x600001b34c40, C4<1>, C4<1>;
L_0x600001b358f0 .functor OR 1, L_0x600001b35730, L_0x600001b35880, C4<0>, C4<0>;
L_0x600001b35960 .functor AND 1, L_0x7f9f37333018, L_0x600001b34af0, C4<1>, C4<1>;
L_0x600001b359d0 .functor AND 1, L_0x600001b35960, L_0x600001b34b60, C4<1>, C4<1>;
L_0x600001b35a40 .functor AND 1, L_0x600001b359d0, L_0x600001b34bd0, C4<1>, C4<1>;
L_0x600001b35ab0 .functor AND 1, L_0x600001b35a40, L_0x600001b34c40, C4<1>, C4<1>;
L_0x600001b35b20 .functor OR 1, L_0x600001b358f0, L_0x600001b35ab0, C4<0>, C4<0>;
L_0x600001b35b90 .functor BUFZ 1, L_0x600001b35b20, C4<0>, C4<0>, C4<0>;
L_0x600001b35c00 .functor XOR 1, L_0x600001b34af0, L_0x7f9f37333018, C4<0>, C4<0>;
L_0x600001b35c70 .functor XOR 1, L_0x600001b34b60, L_0x600001b34ee0, C4<0>, C4<0>;
L_0x600001b35ce0 .functor XOR 1, L_0x600001b34bd0, L_0x600001b35180, C4<0>, C4<0>;
L_0x600001b35d50 .functor XOR 1, L_0x600001b34c40, L_0x600001b35500, C4<0>, C4<0>;
v0x60000034ccf0_0 .net "A", 3 0, L_0x6000001de120;  1 drivers
v0x60000034cb40_0 .net "B", 3 0, L_0x6000001de1c0;  1 drivers
v0x60000034c900_0 .net "C0", 0 0, L_0x600001b34ee0;  1 drivers
v0x60000034c750_0 .net "C1", 0 0, L_0x600001b35180;  1 drivers
v0x60000034c510_0 .net "C2", 0 0, L_0x600001b35500;  1 drivers
v0x60000034c360_0 .net "C3", 0 0, L_0x600001b35b20;  1 drivers
v0x60000034c120_0 .net "Cin", 0 0, L_0x7f9f37333018;  1 drivers
v0x60000034ed00_0 .net "Cout", 0 0, L_0x600001b35b90;  alias, 1 drivers
v0x60000034ed90_0 .net "G0", 0 0, L_0x600001b34cb0;  1 drivers
v0x60000034eb50_0 .net "G1", 0 0, L_0x600001b34d20;  1 drivers
v0x60000034ebe0_0 .net "G2", 0 0, L_0x600001b34e00;  1 drivers
v0x60000034e910_0 .net "G3", 0 0, L_0x600001b34d90;  1 drivers
v0x60000034e9a0_0 .net "P0", 0 0, L_0x600001b34af0;  1 drivers
v0x60000034e760_0 .net "P1", 0 0, L_0x600001b34b60;  1 drivers
v0x60000034e7f0_0 .net "P2", 0 0, L_0x600001b34bd0;  1 drivers
v0x60000034e520_0 .net "P3", 0 0, L_0x600001b34c40;  1 drivers
v0x60000034e5b0_0 .net "Sum", 3 0, L_0x6000001de080;  alias, 1 drivers
v0x60000034e370_0 .net *"_ivl_1", 0 0, L_0x6000001dd680;  1 drivers
v0x60000034e400_0 .net *"_ivl_100", 0 0, L_0x600001b359d0;  1 drivers
v0x60000034e130_0 .net *"_ivl_102", 0 0, L_0x600001b35a40;  1 drivers
v0x60000034e1c0_0 .net *"_ivl_104", 0 0, L_0x600001b35ab0;  1 drivers
v0x60000034df80_0 .net *"_ivl_112", 0 0, L_0x600001b35c00;  1 drivers
v0x60000034e010_0 .net *"_ivl_116", 0 0, L_0x600001b35c70;  1 drivers
v0x60000034dd40_0 .net *"_ivl_120", 0 0, L_0x600001b35ce0;  1 drivers
v0x60000034ddd0_0 .net *"_ivl_125", 0 0, L_0x600001b35d50;  1 drivers
v0x60000034db90_0 .net *"_ivl_13", 0 0, L_0x6000001dd900;  1 drivers
v0x60000034dc20_0 .net *"_ivl_15", 0 0, L_0x6000001dd9a0;  1 drivers
v0x60000034d950_0 .net *"_ivl_19", 0 0, L_0x6000001dda40;  1 drivers
v0x60000034d9e0_0 .net *"_ivl_21", 0 0, L_0x6000001ddae0;  1 drivers
v0x60000034d7a0_0 .net *"_ivl_25", 0 0, L_0x6000001ddb80;  1 drivers
v0x60000034d830_0 .net *"_ivl_27", 0 0, L_0x6000001ddc20;  1 drivers
v0x60000034d560_0 .net *"_ivl_3", 0 0, L_0x6000001dd720;  1 drivers
v0x60000034d5f0_0 .net *"_ivl_31", 0 0, L_0x6000001ddcc0;  1 drivers
v0x60000034d3b0_0 .net *"_ivl_33", 0 0, L_0x6000001ddd60;  1 drivers
v0x60000034d440_0 .net *"_ivl_37", 0 0, L_0x6000001dde00;  1 drivers
v0x60000034d170_0 .net *"_ivl_39", 0 0, L_0x6000001ddea0;  1 drivers
v0x60000034d200_0 .net *"_ivl_43", 0 0, L_0x6000001ddf40;  1 drivers
v0x60000034cfc0_0 .net *"_ivl_45", 0 0, L_0x6000001ddfe0;  1 drivers
v0x60000034d050_0 .net *"_ivl_48", 0 0, L_0x600001b34e70;  1 drivers
v0x60000034cd80_0 .net *"_ivl_52", 0 0, L_0x600001b34f50;  1 drivers
v0x60000034ce10_0 .net *"_ivl_54", 0 0, L_0x600001b34fc0;  1 drivers
v0x60000034cbd0_0 .net *"_ivl_56", 0 0, L_0x600001b35030;  1 drivers
v0x60000034cc60_0 .net *"_ivl_58", 0 0, L_0x600001b35110;  1 drivers
v0x60000034c990_0 .net *"_ivl_62", 0 0, L_0x600001b350a0;  1 drivers
v0x60000034ca20_0 .net *"_ivl_64", 0 0, L_0x600001b351f0;  1 drivers
v0x60000034c7e0_0 .net *"_ivl_66", 0 0, L_0x600001b35260;  1 drivers
v0x60000034c870_0 .net *"_ivl_68", 0 0, L_0x600001b352d0;  1 drivers
v0x60000034c5a0_0 .net *"_ivl_7", 0 0, L_0x6000001dd7c0;  1 drivers
v0x60000034c630_0 .net *"_ivl_70", 0 0, L_0x600001b35340;  1 drivers
v0x60000034c3f0_0 .net *"_ivl_72", 0 0, L_0x600001b353b0;  1 drivers
v0x60000034c480_0 .net *"_ivl_74", 0 0, L_0x600001b35420;  1 drivers
v0x60000034c1b0_0 .net *"_ivl_76", 0 0, L_0x600001b35490;  1 drivers
v0x60000034c240_0 .net *"_ivl_80", 0 0, L_0x600001b35570;  1 drivers
v0x60000034c000_0 .net *"_ivl_82", 0 0, L_0x600001b355e0;  1 drivers
v0x60000034c090_0 .net *"_ivl_84", 0 0, L_0x600001b35650;  1 drivers
v0x600000343f00_0 .net *"_ivl_86", 0 0, L_0x600001b356c0;  1 drivers
v0x6000003432a0_0 .net *"_ivl_88", 0 0, L_0x600001b35730;  1 drivers
v0x6000003430f0_0 .net *"_ivl_9", 0 0, L_0x6000001dd860;  1 drivers
v0x600000342eb0_0 .net *"_ivl_90", 0 0, L_0x600001b357a0;  1 drivers
v0x600000342d00_0 .net *"_ivl_92", 0 0, L_0x600001b35810;  1 drivers
v0x600000342ac0_0 .net *"_ivl_94", 0 0, L_0x600001b35880;  1 drivers
v0x600000342910_0 .net *"_ivl_96", 0 0, L_0x600001b358f0;  1 drivers
v0x6000003426d0_0 .net *"_ivl_98", 0 0, L_0x600001b35960;  1 drivers
L_0x6000001dd680 .part L_0x6000001de120, 0, 1;
L_0x6000001dd720 .part L_0x6000001de1c0, 0, 1;
L_0x6000001dd7c0 .part L_0x6000001de120, 1, 1;
L_0x6000001dd860 .part L_0x6000001de1c0, 1, 1;
L_0x6000001dd900 .part L_0x6000001de120, 2, 1;
L_0x6000001dd9a0 .part L_0x6000001de1c0, 2, 1;
L_0x6000001dda40 .part L_0x6000001de120, 3, 1;
L_0x6000001ddae0 .part L_0x6000001de1c0, 3, 1;
L_0x6000001ddb80 .part L_0x6000001de120, 0, 1;
L_0x6000001ddc20 .part L_0x6000001de1c0, 0, 1;
L_0x6000001ddcc0 .part L_0x6000001de120, 1, 1;
L_0x6000001ddd60 .part L_0x6000001de1c0, 1, 1;
L_0x6000001dde00 .part L_0x6000001de120, 2, 1;
L_0x6000001ddea0 .part L_0x6000001de1c0, 2, 1;
L_0x6000001ddf40 .part L_0x6000001de120, 3, 1;
L_0x6000001ddfe0 .part L_0x6000001de1c0, 3, 1;
L_0x6000001de080 .concat8 [ 1 1 1 1], L_0x600001b35c00, L_0x600001b35c70, L_0x600001b35ce0, L_0x600001b35d50;
S_0x7f9f35b83ef0 .scope module, "iRED_0" "RED" 5 37, 8 9 0, S_0x7f9f35b87410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 8 "C";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 16 "Sum_ABCD";
L_0x600001b3db20 .functor XOR 1, L_0x600001b30e00, L_0x600001b333a0, C4<0>, C4<0>;
L_0x600001b3db90 .functor AND 1, L_0x600001b30e00, L_0x600001b333a0, C4<1>, C4<1>;
L_0x600001b3dc00 .functor XOR 1, L_0x600001b3db20, L_0x600001b3d8f0, C4<0>, C4<0>;
L_0x600001b3dc70 .functor AND 1, L_0x600001b3db20, L_0x600001b3d8f0, C4<1>, C4<1>;
L_0x600001b3dce0 .functor OR 1, L_0x600001b3db90, L_0x600001b3dc70, C4<0>, C4<0>;
v0x6000002fa520_0 .net "A", 7 0, L_0x6000001c4d20;  1 drivers
v0x6000002fa5b0_0 .net "B", 7 0, L_0x6000001c4dc0;  1 drivers
v0x6000002fa640_0 .net "C", 7 0, L_0x6000001c4e60;  1 drivers
v0x6000002fa6d0_0 .net "Cout0", 0 0, L_0x600001b30e00;  1 drivers
v0x6000002fa760_0 .net "Cout1", 0 0, L_0x600001b333a0;  1 drivers
v0x6000002fa7f0_0 .net "Cout2", 0 0, L_0x600001b3d8f0;  1 drivers
v0x6000002fa880_0 .net "D", 7 0, L_0x6000001c4f00;  1 drivers
v0x6000002fa910_0 .net "Sum_ABCD", 15 0, L_0x6000001c4c80;  alias, 1 drivers
v0x6000002fa9a0_0 .net *"_ivl_12", 0 0, L_0x600001b3dc70;  1 drivers
v0x6000002faa30_0 .net "bit8C", 0 0, L_0x600001b3db90;  1 drivers
v0x6000002faac0_0 .net "bit8Layer1", 0 0, L_0x600001b3db20;  1 drivers
v0x6000002fab50_0 .net "bit8Layer2", 0 0, L_0x600001b3dc00;  1 drivers
v0x6000002fabe0_0 .net "header", 6 0, L_0x6000001c4be0;  1 drivers
v0x6000002fac70_0 .net "ms", 0 0, L_0x600001b3dce0;  1 drivers
v0x6000002fad00_0 .net "sumAB", 7 0, L_0x6000001d9a40;  1 drivers
v0x6000002fad90_0 .net "sumABCD", 7 0, L_0x6000001c4b40;  1 drivers
v0x6000002fae20_0 .net "sumCD", 7 0, L_0x6000001db2a0;  1 drivers
LS_0x6000001c4be0_0_0 .concat [ 1 1 1 1], L_0x600001b3dce0, L_0x600001b3dce0, L_0x600001b3dce0, L_0x600001b3dce0;
LS_0x6000001c4be0_0_4 .concat [ 1 1 1 0], L_0x600001b3dce0, L_0x600001b3dce0, L_0x600001b3dce0;
L_0x6000001c4be0 .concat [ 4 3 0 0], LS_0x6000001c4be0_0_0, LS_0x6000001c4be0_0_4;
L_0x6000001c4c80 .concat [ 8 1 7 0], L_0x6000001c4b40, L_0x600001b3dc00, L_0x6000001c4be0;
S_0x7f9f35b839a0 .scope module, "CLA8_0" "CLA_8bit" 8 29, 9 1 0, S_0x7f9f35b83ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x60000028c360_0 .net "A", 7 0, L_0x6000001c4d20;  alias, 1 drivers
v0x60000028c1b0_0 .net "B", 7 0, L_0x6000001c4dc0;  alias, 1 drivers
v0x60000028fde0_0 .net "C0", 0 0, L_0x600001b37aa0;  1 drivers
L_0x7f9f373333c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000028fe70_0 .net "Cin", 0 0, L_0x7f9f373333c0;  1 drivers
v0x60000028fc30_0 .net "Cout", 0 0, L_0x600001b30e00;  alias, 1 drivers
v0x60000028fcc0_0 .net "Sum", 7 0, L_0x6000001d9a40;  alias, 1 drivers
L_0x6000001d8d20 .part L_0x6000001c4d20, 0, 4;
L_0x6000001d8dc0 .part L_0x6000001c4dc0, 0, 4;
L_0x6000001d9900 .part L_0x6000001c4d20, 4, 4;
L_0x6000001d99a0 .part L_0x6000001c4dc0, 4, 4;
L_0x6000001d9a40 .concat8 [ 4 4 0 0], L_0x6000001d8c80, L_0x6000001d9860;
S_0x7f9f35b83450 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35b839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b36a00 .functor XOR 1, L_0x6000001d8280, L_0x6000001d8320, C4<0>, C4<0>;
L_0x600001b36a70 .functor XOR 1, L_0x6000001d83c0, L_0x6000001d8460, C4<0>, C4<0>;
L_0x600001b36ae0 .functor XOR 1, L_0x6000001d8500, L_0x6000001d85a0, C4<0>, C4<0>;
L_0x600001b36b50 .functor XOR 1, L_0x6000001d8640, L_0x6000001d86e0, C4<0>, C4<0>;
L_0x600001b36bc0 .functor AND 1, L_0x6000001d8780, L_0x6000001d8820, C4<1>, C4<1>;
L_0x600001b36c30 .functor AND 1, L_0x6000001d88c0, L_0x6000001d8960, C4<1>, C4<1>;
L_0x600001b36d10 .functor AND 1, L_0x6000001d8a00, L_0x6000001d8aa0, C4<1>, C4<1>;
L_0x600001b36ca0 .functor AND 1, L_0x6000001d8b40, L_0x6000001d8be0, C4<1>, C4<1>;
L_0x600001b36d80 .functor AND 1, L_0x7f9f373333c0, L_0x600001b36a00, C4<1>, C4<1>;
L_0x600001b36df0 .functor OR 1, L_0x600001b36bc0, L_0x600001b36d80, C4<0>, C4<0>;
L_0x600001b36e60 .functor AND 1, L_0x600001b36bc0, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b36ed0 .functor OR 1, L_0x600001b36c30, L_0x600001b36e60, C4<0>, C4<0>;
L_0x600001b36f40 .functor AND 1, L_0x7f9f373333c0, L_0x600001b36a00, C4<1>, C4<1>;
L_0x600001b37020 .functor AND 1, L_0x600001b36f40, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b37090 .functor OR 1, L_0x600001b36ed0, L_0x600001b37020, C4<0>, C4<0>;
L_0x600001b36fb0 .functor AND 1, L_0x600001b36c30, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b37100 .functor OR 1, L_0x600001b36d10, L_0x600001b36fb0, C4<0>, C4<0>;
L_0x600001b37170 .functor AND 1, L_0x600001b36bc0, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b371e0 .functor AND 1, L_0x600001b37170, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b37250 .functor OR 1, L_0x600001b37100, L_0x600001b371e0, C4<0>, C4<0>;
L_0x600001b372c0 .functor AND 1, L_0x7f9f373333c0, L_0x600001b36a00, C4<1>, C4<1>;
L_0x600001b37330 .functor AND 1, L_0x600001b372c0, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b373a0 .functor AND 1, L_0x600001b37330, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b37410 .functor OR 1, L_0x600001b37250, L_0x600001b373a0, C4<0>, C4<0>;
L_0x600001b37480 .functor AND 1, L_0x600001b36d10, L_0x600001b36b50, C4<1>, C4<1>;
L_0x600001b374f0 .functor OR 1, L_0x600001b36ca0, L_0x600001b37480, C4<0>, C4<0>;
L_0x600001b37560 .functor AND 1, L_0x600001b36c30, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b375d0 .functor AND 1, L_0x600001b37560, L_0x600001b36b50, C4<1>, C4<1>;
L_0x600001b37640 .functor OR 1, L_0x600001b374f0, L_0x600001b375d0, C4<0>, C4<0>;
L_0x600001b376b0 .functor AND 1, L_0x600001b36bc0, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b37720 .functor AND 1, L_0x600001b376b0, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b37790 .functor AND 1, L_0x600001b37720, L_0x600001b36b50, C4<1>, C4<1>;
L_0x600001b37800 .functor OR 1, L_0x600001b37640, L_0x600001b37790, C4<0>, C4<0>;
L_0x600001b37870 .functor AND 1, L_0x7f9f373333c0, L_0x600001b36a00, C4<1>, C4<1>;
L_0x600001b378e0 .functor AND 1, L_0x600001b37870, L_0x600001b36a70, C4<1>, C4<1>;
L_0x600001b37950 .functor AND 1, L_0x600001b378e0, L_0x600001b36ae0, C4<1>, C4<1>;
L_0x600001b379c0 .functor AND 1, L_0x600001b37950, L_0x600001b36b50, C4<1>, C4<1>;
L_0x600001b37a30 .functor OR 1, L_0x600001b37800, L_0x600001b379c0, C4<0>, C4<0>;
L_0x600001b37aa0 .functor BUFZ 1, L_0x600001b37a30, C4<0>, C4<0>, C4<0>;
L_0x600001b37b10 .functor XOR 1, L_0x600001b36a00, L_0x7f9f373333c0, C4<0>, C4<0>;
L_0x600001b37b80 .functor XOR 1, L_0x600001b36a70, L_0x600001b36df0, C4<0>, C4<0>;
L_0x600001b37bf0 .functor XOR 1, L_0x600001b36ae0, L_0x600001b37090, C4<0>, C4<0>;
L_0x600001b37c60 .functor XOR 1, L_0x600001b36b50, L_0x600001b37410, C4<0>, C4<0>;
v0x600000347de0_0 .net "A", 3 0, L_0x6000001d8d20;  1 drivers
v0x600000347e70_0 .net "B", 3 0, L_0x6000001d8dc0;  1 drivers
v0x600000347ba0_0 .net "C0", 0 0, L_0x600001b36df0;  1 drivers
v0x600000347c30_0 .net "C1", 0 0, L_0x600001b37090;  1 drivers
v0x6000003479f0_0 .net "C2", 0 0, L_0x600001b37410;  1 drivers
v0x600000347a80_0 .net "C3", 0 0, L_0x600001b37a30;  1 drivers
v0x6000003477b0_0 .net "Cin", 0 0, L_0x7f9f373333c0;  alias, 1 drivers
v0x600000347840_0 .net "Cout", 0 0, L_0x600001b37aa0;  alias, 1 drivers
v0x600000347600_0 .net "G0", 0 0, L_0x600001b36bc0;  1 drivers
v0x600000347690_0 .net "G1", 0 0, L_0x600001b36c30;  1 drivers
v0x6000003469a0_0 .net "G2", 0 0, L_0x600001b36d10;  1 drivers
v0x600000346a30_0 .net "G3", 0 0, L_0x600001b36ca0;  1 drivers
v0x6000003467f0_0 .net "P0", 0 0, L_0x600001b36a00;  1 drivers
v0x600000346880_0 .net "P1", 0 0, L_0x600001b36a70;  1 drivers
v0x6000003465b0_0 .net "P2", 0 0, L_0x600001b36ae0;  1 drivers
v0x600000346640_0 .net "P3", 0 0, L_0x600001b36b50;  1 drivers
v0x600000346400_0 .net "Sum", 3 0, L_0x6000001d8c80;  1 drivers
v0x600000346490_0 .net *"_ivl_1", 0 0, L_0x6000001d8280;  1 drivers
v0x6000003461c0_0 .net *"_ivl_100", 0 0, L_0x600001b378e0;  1 drivers
v0x600000346250_0 .net *"_ivl_102", 0 0, L_0x600001b37950;  1 drivers
v0x600000346010_0 .net *"_ivl_104", 0 0, L_0x600001b379c0;  1 drivers
v0x6000003460a0_0 .net *"_ivl_112", 0 0, L_0x600001b37b10;  1 drivers
v0x600000345dd0_0 .net *"_ivl_116", 0 0, L_0x600001b37b80;  1 drivers
v0x600000345e60_0 .net *"_ivl_120", 0 0, L_0x600001b37bf0;  1 drivers
v0x600000345c20_0 .net *"_ivl_125", 0 0, L_0x600001b37c60;  1 drivers
v0x600000345cb0_0 .net *"_ivl_13", 0 0, L_0x6000001d8500;  1 drivers
v0x6000003459e0_0 .net *"_ivl_15", 0 0, L_0x6000001d85a0;  1 drivers
v0x600000345a70_0 .net *"_ivl_19", 0 0, L_0x6000001d8640;  1 drivers
v0x600000345830_0 .net *"_ivl_21", 0 0, L_0x6000001d86e0;  1 drivers
v0x6000003458c0_0 .net *"_ivl_25", 0 0, L_0x6000001d8780;  1 drivers
v0x6000003455f0_0 .net *"_ivl_27", 0 0, L_0x6000001d8820;  1 drivers
v0x600000345680_0 .net *"_ivl_3", 0 0, L_0x6000001d8320;  1 drivers
v0x600000345440_0 .net *"_ivl_31", 0 0, L_0x6000001d88c0;  1 drivers
v0x6000003454d0_0 .net *"_ivl_33", 0 0, L_0x6000001d8960;  1 drivers
v0x600000345200_0 .net *"_ivl_37", 0 0, L_0x6000001d8a00;  1 drivers
v0x600000345290_0 .net *"_ivl_39", 0 0, L_0x6000001d8aa0;  1 drivers
v0x600000345050_0 .net *"_ivl_43", 0 0, L_0x6000001d8b40;  1 drivers
v0x6000003450e0_0 .net *"_ivl_45", 0 0, L_0x6000001d8be0;  1 drivers
v0x600000344e10_0 .net *"_ivl_48", 0 0, L_0x600001b36d80;  1 drivers
v0x600000344ea0_0 .net *"_ivl_52", 0 0, L_0x600001b36e60;  1 drivers
v0x600000344c60_0 .net *"_ivl_54", 0 0, L_0x600001b36ed0;  1 drivers
v0x600000344cf0_0 .net *"_ivl_56", 0 0, L_0x600001b36f40;  1 drivers
v0x600000344a20_0 .net *"_ivl_58", 0 0, L_0x600001b37020;  1 drivers
v0x600000344ab0_0 .net *"_ivl_62", 0 0, L_0x600001b36fb0;  1 drivers
v0x600000344870_0 .net *"_ivl_64", 0 0, L_0x600001b37100;  1 drivers
v0x600000344900_0 .net *"_ivl_66", 0 0, L_0x600001b37170;  1 drivers
v0x600000344630_0 .net *"_ivl_68", 0 0, L_0x600001b371e0;  1 drivers
v0x6000003446c0_0 .net *"_ivl_7", 0 0, L_0x6000001d83c0;  1 drivers
v0x600000344480_0 .net *"_ivl_70", 0 0, L_0x600001b37250;  1 drivers
v0x600000344510_0 .net *"_ivl_72", 0 0, L_0x600001b372c0;  1 drivers
v0x600000344240_0 .net *"_ivl_74", 0 0, L_0x600001b37330;  1 drivers
v0x6000003442d0_0 .net *"_ivl_76", 0 0, L_0x600001b373a0;  1 drivers
v0x600000344090_0 .net *"_ivl_80", 0 0, L_0x600001b37480;  1 drivers
v0x600000344120_0 .net *"_ivl_82", 0 0, L_0x600001b374f0;  1 drivers
v0x600000358510_0 .net *"_ivl_84", 0 0, L_0x600001b37560;  1 drivers
v0x600000358360_0 .net *"_ivl_86", 0 0, L_0x600001b375d0;  1 drivers
v0x600000358120_0 .net *"_ivl_88", 0 0, L_0x600001b37640;  1 drivers
v0x6000003585a0_0 .net *"_ivl_9", 0 0, L_0x6000001d8460;  1 drivers
v0x600000358630_0 .net *"_ivl_90", 0 0, L_0x600001b376b0;  1 drivers
v0x6000003583f0_0 .net *"_ivl_92", 0 0, L_0x600001b37720;  1 drivers
v0x600000358480_0 .net *"_ivl_94", 0 0, L_0x600001b37790;  1 drivers
v0x6000003581b0_0 .net *"_ivl_96", 0 0, L_0x600001b37800;  1 drivers
v0x600000358240_0 .net *"_ivl_98", 0 0, L_0x600001b37870;  1 drivers
L_0x6000001d8280 .part L_0x6000001d8d20, 0, 1;
L_0x6000001d8320 .part L_0x6000001d8dc0, 0, 1;
L_0x6000001d83c0 .part L_0x6000001d8d20, 1, 1;
L_0x6000001d8460 .part L_0x6000001d8dc0, 1, 1;
L_0x6000001d8500 .part L_0x6000001d8d20, 2, 1;
L_0x6000001d85a0 .part L_0x6000001d8dc0, 2, 1;
L_0x6000001d8640 .part L_0x6000001d8d20, 3, 1;
L_0x6000001d86e0 .part L_0x6000001d8dc0, 3, 1;
L_0x6000001d8780 .part L_0x6000001d8d20, 0, 1;
L_0x6000001d8820 .part L_0x6000001d8dc0, 0, 1;
L_0x6000001d88c0 .part L_0x6000001d8d20, 1, 1;
L_0x6000001d8960 .part L_0x6000001d8dc0, 1, 1;
L_0x6000001d8a00 .part L_0x6000001d8d20, 2, 1;
L_0x6000001d8aa0 .part L_0x6000001d8dc0, 2, 1;
L_0x6000001d8b40 .part L_0x6000001d8d20, 3, 1;
L_0x6000001d8be0 .part L_0x6000001d8dc0, 3, 1;
L_0x6000001d8c80 .concat8 [ 1 1 1 1], L_0x600001b37b10, L_0x600001b37b80, L_0x600001b37bf0, L_0x600001b37c60;
S_0x7f9f35b829b0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35b839a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b37cd0 .functor XOR 1, L_0x6000001d8e60, L_0x6000001d8f00, C4<0>, C4<0>;
L_0x600001b37d40 .functor XOR 1, L_0x6000001d8fa0, L_0x6000001d9040, C4<0>, C4<0>;
L_0x600001b37db0 .functor XOR 1, L_0x6000001d90e0, L_0x6000001d9180, C4<0>, C4<0>;
L_0x600001b37e20 .functor XOR 1, L_0x6000001d9220, L_0x6000001d92c0, C4<0>, C4<0>;
L_0x600001b37e90 .functor AND 1, L_0x6000001d9360, L_0x6000001d9400, C4<1>, C4<1>;
L_0x600001b37f00 .functor AND 1, L_0x6000001d94a0, L_0x6000001d9540, C4<1>, C4<1>;
L_0x600001b30000 .functor AND 1, L_0x6000001d95e0, L_0x6000001d9680, C4<1>, C4<1>;
L_0x600001b30070 .functor AND 1, L_0x6000001d9720, L_0x6000001d97c0, C4<1>, C4<1>;
L_0x600001b300e0 .functor AND 1, L_0x600001b37aa0, L_0x600001b37cd0, C4<1>, C4<1>;
L_0x600001b30150 .functor OR 1, L_0x600001b37e90, L_0x600001b300e0, C4<0>, C4<0>;
L_0x600001b301c0 .functor AND 1, L_0x600001b37e90, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b30230 .functor OR 1, L_0x600001b37f00, L_0x600001b301c0, C4<0>, C4<0>;
L_0x600001b302a0 .functor AND 1, L_0x600001b37aa0, L_0x600001b37cd0, C4<1>, C4<1>;
L_0x600001b30380 .functor AND 1, L_0x600001b302a0, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b303f0 .functor OR 1, L_0x600001b30230, L_0x600001b30380, C4<0>, C4<0>;
L_0x600001b30310 .functor AND 1, L_0x600001b37f00, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b30460 .functor OR 1, L_0x600001b30000, L_0x600001b30310, C4<0>, C4<0>;
L_0x600001b304d0 .functor AND 1, L_0x600001b37e90, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b30540 .functor AND 1, L_0x600001b304d0, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b305b0 .functor OR 1, L_0x600001b30460, L_0x600001b30540, C4<0>, C4<0>;
L_0x600001b30620 .functor AND 1, L_0x600001b37aa0, L_0x600001b37cd0, C4<1>, C4<1>;
L_0x600001b30690 .functor AND 1, L_0x600001b30620, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b30700 .functor AND 1, L_0x600001b30690, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b30770 .functor OR 1, L_0x600001b305b0, L_0x600001b30700, C4<0>, C4<0>;
L_0x600001b307e0 .functor AND 1, L_0x600001b30000, L_0x600001b37e20, C4<1>, C4<1>;
L_0x600001b30850 .functor OR 1, L_0x600001b30070, L_0x600001b307e0, C4<0>, C4<0>;
L_0x600001b308c0 .functor AND 1, L_0x600001b37f00, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b30930 .functor AND 1, L_0x600001b308c0, L_0x600001b37e20, C4<1>, C4<1>;
L_0x600001b309a0 .functor OR 1, L_0x600001b30850, L_0x600001b30930, C4<0>, C4<0>;
L_0x600001b30a10 .functor AND 1, L_0x600001b37e90, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b30a80 .functor AND 1, L_0x600001b30a10, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b30af0 .functor AND 1, L_0x600001b30a80, L_0x600001b37e20, C4<1>, C4<1>;
L_0x600001b30b60 .functor OR 1, L_0x600001b309a0, L_0x600001b30af0, C4<0>, C4<0>;
L_0x600001b30bd0 .functor AND 1, L_0x600001b37aa0, L_0x600001b37cd0, C4<1>, C4<1>;
L_0x600001b30c40 .functor AND 1, L_0x600001b30bd0, L_0x600001b37d40, C4<1>, C4<1>;
L_0x600001b30cb0 .functor AND 1, L_0x600001b30c40, L_0x600001b37db0, C4<1>, C4<1>;
L_0x600001b30d20 .functor AND 1, L_0x600001b30cb0, L_0x600001b37e20, C4<1>, C4<1>;
L_0x600001b30d90 .functor OR 1, L_0x600001b30b60, L_0x600001b30d20, C4<0>, C4<0>;
L_0x600001b30e00 .functor BUFZ 1, L_0x600001b30d90, C4<0>, C4<0>, C4<0>;
L_0x600001b30e70 .functor XOR 1, L_0x600001b37cd0, L_0x600001b37aa0, C4<0>, C4<0>;
L_0x600001b30ee0 .functor XOR 1, L_0x600001b37d40, L_0x600001b30150, C4<0>, C4<0>;
L_0x600001b30f50 .functor XOR 1, L_0x600001b37db0, L_0x600001b303f0, C4<0>, C4<0>;
L_0x600001b30fc0 .functor XOR 1, L_0x600001b37e20, L_0x600001b30770, C4<0>, C4<0>;
v0x600000358000_0 .net "A", 3 0, L_0x6000001d9900;  1 drivers
v0x600000358090_0 .net "B", 3 0, L_0x6000001d99a0;  1 drivers
v0x60000035ff00_0 .net "C0", 0 0, L_0x600001b30150;  1 drivers
v0x6000002894d0_0 .net "C1", 0 0, L_0x600001b303f0;  1 drivers
v0x600000289320_0 .net "C2", 0 0, L_0x600001b30770;  1 drivers
v0x6000002890e0_0 .net "C3", 0 0, L_0x600001b30d90;  1 drivers
v0x600000288f30_0 .net "Cin", 0 0, L_0x600001b37aa0;  alias, 1 drivers
v0x600000288cf0_0 .net "Cout", 0 0, L_0x600001b30e00;  alias, 1 drivers
v0x600000288b40_0 .net "G0", 0 0, L_0x600001b37e90;  1 drivers
v0x600000288900_0 .net "G1", 0 0, L_0x600001b37f00;  1 drivers
v0x600000288750_0 .net "G2", 0 0, L_0x600001b30000;  1 drivers
v0x600000288510_0 .net "G3", 0 0, L_0x600001b30070;  1 drivers
v0x600000288360_0 .net "P0", 0 0, L_0x600001b37cd0;  1 drivers
v0x600000288120_0 .net "P1", 0 0, L_0x600001b37d40;  1 drivers
v0x600000289560_0 .net "P2", 0 0, L_0x600001b37db0;  1 drivers
v0x6000002895f0_0 .net "P3", 0 0, L_0x600001b37e20;  1 drivers
v0x6000002893b0_0 .net "Sum", 3 0, L_0x6000001d9860;  1 drivers
v0x600000289440_0 .net *"_ivl_1", 0 0, L_0x6000001d8e60;  1 drivers
v0x600000289170_0 .net *"_ivl_100", 0 0, L_0x600001b30c40;  1 drivers
v0x600000289200_0 .net *"_ivl_102", 0 0, L_0x600001b30cb0;  1 drivers
v0x600000288fc0_0 .net *"_ivl_104", 0 0, L_0x600001b30d20;  1 drivers
v0x600000289050_0 .net *"_ivl_112", 0 0, L_0x600001b30e70;  1 drivers
v0x600000288d80_0 .net *"_ivl_116", 0 0, L_0x600001b30ee0;  1 drivers
v0x600000288e10_0 .net *"_ivl_120", 0 0, L_0x600001b30f50;  1 drivers
v0x600000288bd0_0 .net *"_ivl_125", 0 0, L_0x600001b30fc0;  1 drivers
v0x600000288c60_0 .net *"_ivl_13", 0 0, L_0x6000001d90e0;  1 drivers
v0x600000288990_0 .net *"_ivl_15", 0 0, L_0x6000001d9180;  1 drivers
v0x600000288a20_0 .net *"_ivl_19", 0 0, L_0x6000001d9220;  1 drivers
v0x6000002887e0_0 .net *"_ivl_21", 0 0, L_0x6000001d92c0;  1 drivers
v0x600000288870_0 .net *"_ivl_25", 0 0, L_0x6000001d9360;  1 drivers
v0x6000002885a0_0 .net *"_ivl_27", 0 0, L_0x6000001d9400;  1 drivers
v0x600000288630_0 .net *"_ivl_3", 0 0, L_0x6000001d8f00;  1 drivers
v0x6000002883f0_0 .net *"_ivl_31", 0 0, L_0x6000001d94a0;  1 drivers
v0x600000288480_0 .net *"_ivl_33", 0 0, L_0x6000001d9540;  1 drivers
v0x6000002881b0_0 .net *"_ivl_37", 0 0, L_0x6000001d95e0;  1 drivers
v0x600000288240_0 .net *"_ivl_39", 0 0, L_0x6000001d9680;  1 drivers
v0x600000288000_0 .net *"_ivl_43", 0 0, L_0x6000001d9720;  1 drivers
v0x600000288090_0 .net *"_ivl_45", 0 0, L_0x6000001d97c0;  1 drivers
v0x60000028fd50_0 .net *"_ivl_48", 0 0, L_0x600001b300e0;  1 drivers
v0x60000028fba0_0 .net *"_ivl_52", 0 0, L_0x600001b301c0;  1 drivers
v0x60000028f960_0 .net *"_ivl_54", 0 0, L_0x600001b30230;  1 drivers
v0x60000028f7b0_0 .net *"_ivl_56", 0 0, L_0x600001b302a0;  1 drivers
v0x60000028f570_0 .net *"_ivl_58", 0 0, L_0x600001b30380;  1 drivers
v0x60000028f3c0_0 .net *"_ivl_62", 0 0, L_0x600001b30310;  1 drivers
v0x60000028f180_0 .net *"_ivl_64", 0 0, L_0x600001b30460;  1 drivers
v0x60000028efd0_0 .net *"_ivl_66", 0 0, L_0x600001b304d0;  1 drivers
v0x60000028ed90_0 .net *"_ivl_68", 0 0, L_0x600001b30540;  1 drivers
v0x60000028ebe0_0 .net *"_ivl_7", 0 0, L_0x6000001d8fa0;  1 drivers
v0x60000028e9a0_0 .net *"_ivl_70", 0 0, L_0x600001b305b0;  1 drivers
v0x60000028e7f0_0 .net *"_ivl_72", 0 0, L_0x600001b30620;  1 drivers
v0x60000028db90_0 .net *"_ivl_74", 0 0, L_0x600001b30690;  1 drivers
v0x60000028d9e0_0 .net *"_ivl_76", 0 0, L_0x600001b30700;  1 drivers
v0x60000028d7a0_0 .net *"_ivl_80", 0 0, L_0x600001b307e0;  1 drivers
v0x60000028d5f0_0 .net *"_ivl_82", 0 0, L_0x600001b30850;  1 drivers
v0x60000028d3b0_0 .net *"_ivl_84", 0 0, L_0x600001b308c0;  1 drivers
v0x60000028d200_0 .net *"_ivl_86", 0 0, L_0x600001b30930;  1 drivers
v0x60000028cfc0_0 .net *"_ivl_88", 0 0, L_0x600001b309a0;  1 drivers
v0x60000028ce10_0 .net *"_ivl_9", 0 0, L_0x6000001d9040;  1 drivers
v0x60000028cd80_0 .net *"_ivl_90", 0 0, L_0x600001b30a10;  1 drivers
v0x60000028cb40_0 .net *"_ivl_92", 0 0, L_0x600001b30a80;  1 drivers
v0x60000028c990_0 .net *"_ivl_94", 0 0, L_0x600001b30af0;  1 drivers
v0x60000028c750_0 .net *"_ivl_96", 0 0, L_0x600001b30b60;  1 drivers
v0x60000028c5a0_0 .net *"_ivl_98", 0 0, L_0x600001b30bd0;  1 drivers
L_0x6000001d8e60 .part L_0x6000001d9900, 0, 1;
L_0x6000001d8f00 .part L_0x6000001d99a0, 0, 1;
L_0x6000001d8fa0 .part L_0x6000001d9900, 1, 1;
L_0x6000001d9040 .part L_0x6000001d99a0, 1, 1;
L_0x6000001d90e0 .part L_0x6000001d9900, 2, 1;
L_0x6000001d9180 .part L_0x6000001d99a0, 2, 1;
L_0x6000001d9220 .part L_0x6000001d9900, 3, 1;
L_0x6000001d92c0 .part L_0x6000001d99a0, 3, 1;
L_0x6000001d9360 .part L_0x6000001d9900, 0, 1;
L_0x6000001d9400 .part L_0x6000001d99a0, 0, 1;
L_0x6000001d94a0 .part L_0x6000001d9900, 1, 1;
L_0x6000001d9540 .part L_0x6000001d99a0, 1, 1;
L_0x6000001d95e0 .part L_0x6000001d9900, 2, 1;
L_0x6000001d9680 .part L_0x6000001d99a0, 2, 1;
L_0x6000001d9720 .part L_0x6000001d9900, 3, 1;
L_0x6000001d97c0 .part L_0x6000001d99a0, 3, 1;
L_0x6000001d9860 .concat8 [ 1 1 1 1], L_0x600001b30e70, L_0x600001b30ee0, L_0x600001b30f50, L_0x600001b30fc0;
S_0x7f9f35b81f10 .scope module, "CLA8_1" "CLA_8bit" 8 30, 9 1 0, S_0x7f9f35b83ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000280480_0 .net "A", 7 0, L_0x6000001c4e60;  alias, 1 drivers
v0x600000280510_0 .net "B", 7 0, L_0x6000001c4f00;  alias, 1 drivers
v0x600000280240_0 .net "C0", 0 0, L_0x600001b320d0;  1 drivers
L_0x7f9f37333408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002802d0_0 .net "Cin", 0 0, L_0x7f9f37333408;  1 drivers
v0x600000280090_0 .net "Cout", 0 0, L_0x600001b333a0;  alias, 1 drivers
v0x600000280120_0 .net "Sum", 7 0, L_0x6000001db2a0;  alias, 1 drivers
L_0x6000001da580 .part L_0x6000001c4e60, 0, 4;
L_0x6000001da620 .part L_0x6000001c4f00, 0, 4;
L_0x6000001db160 .part L_0x6000001c4e60, 4, 4;
L_0x6000001db200 .part L_0x6000001c4f00, 4, 4;
L_0x6000001db2a0 .concat8 [ 4 4 0 0], L_0x6000001da4e0, L_0x6000001db0c0;
S_0x7f9f35b819c0 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35b81f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b31030 .functor XOR 1, L_0x6000001d9ae0, L_0x6000001d9b80, C4<0>, C4<0>;
L_0x600001b310a0 .functor XOR 1, L_0x6000001d9c20, L_0x6000001d9cc0, C4<0>, C4<0>;
L_0x600001b31110 .functor XOR 1, L_0x6000001d9d60, L_0x6000001d9e00, C4<0>, C4<0>;
L_0x600001b31180 .functor XOR 1, L_0x6000001d9ea0, L_0x6000001d9f40, C4<0>, C4<0>;
L_0x600001b311f0 .functor AND 1, L_0x6000001d9fe0, L_0x6000001da080, C4<1>, C4<1>;
L_0x600001b31260 .functor AND 1, L_0x6000001da120, L_0x6000001da1c0, C4<1>, C4<1>;
L_0x600001b31340 .functor AND 1, L_0x6000001da260, L_0x6000001da300, C4<1>, C4<1>;
L_0x600001b312d0 .functor AND 1, L_0x6000001da3a0, L_0x6000001da440, C4<1>, C4<1>;
L_0x600001b313b0 .functor AND 1, L_0x7f9f37333408, L_0x600001b31030, C4<1>, C4<1>;
L_0x600001b31420 .functor OR 1, L_0x600001b311f0, L_0x600001b313b0, C4<0>, C4<0>;
L_0x600001b31490 .functor AND 1, L_0x600001b311f0, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b31500 .functor OR 1, L_0x600001b31260, L_0x600001b31490, C4<0>, C4<0>;
L_0x600001b31570 .functor AND 1, L_0x7f9f37333408, L_0x600001b31030, C4<1>, C4<1>;
L_0x600001b31650 .functor AND 1, L_0x600001b31570, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b316c0 .functor OR 1, L_0x600001b31500, L_0x600001b31650, C4<0>, C4<0>;
L_0x600001b315e0 .functor AND 1, L_0x600001b31260, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31730 .functor OR 1, L_0x600001b31340, L_0x600001b315e0, C4<0>, C4<0>;
L_0x600001b317a0 .functor AND 1, L_0x600001b311f0, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b31810 .functor AND 1, L_0x600001b317a0, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31880 .functor OR 1, L_0x600001b31730, L_0x600001b31810, C4<0>, C4<0>;
L_0x600001b318f0 .functor AND 1, L_0x7f9f37333408, L_0x600001b31030, C4<1>, C4<1>;
L_0x600001b31960 .functor AND 1, L_0x600001b318f0, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b319d0 .functor AND 1, L_0x600001b31960, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31a40 .functor OR 1, L_0x600001b31880, L_0x600001b319d0, C4<0>, C4<0>;
L_0x600001b31ab0 .functor AND 1, L_0x600001b31340, L_0x600001b31180, C4<1>, C4<1>;
L_0x600001b31b20 .functor OR 1, L_0x600001b312d0, L_0x600001b31ab0, C4<0>, C4<0>;
L_0x600001b31b90 .functor AND 1, L_0x600001b31260, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31c00 .functor AND 1, L_0x600001b31b90, L_0x600001b31180, C4<1>, C4<1>;
L_0x600001b31c70 .functor OR 1, L_0x600001b31b20, L_0x600001b31c00, C4<0>, C4<0>;
L_0x600001b31ce0 .functor AND 1, L_0x600001b311f0, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b31d50 .functor AND 1, L_0x600001b31ce0, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31dc0 .functor AND 1, L_0x600001b31d50, L_0x600001b31180, C4<1>, C4<1>;
L_0x600001b31e30 .functor OR 1, L_0x600001b31c70, L_0x600001b31dc0, C4<0>, C4<0>;
L_0x600001b31ea0 .functor AND 1, L_0x7f9f37333408, L_0x600001b31030, C4<1>, C4<1>;
L_0x600001b31f10 .functor AND 1, L_0x600001b31ea0, L_0x600001b310a0, C4<1>, C4<1>;
L_0x600001b31f80 .functor AND 1, L_0x600001b31f10, L_0x600001b31110, C4<1>, C4<1>;
L_0x600001b31ff0 .functor AND 1, L_0x600001b31f80, L_0x600001b31180, C4<1>, C4<1>;
L_0x600001b32060 .functor OR 1, L_0x600001b31e30, L_0x600001b31ff0, C4<0>, C4<0>;
L_0x600001b320d0 .functor BUFZ 1, L_0x600001b32060, C4<0>, C4<0>, C4<0>;
L_0x600001b32140 .functor XOR 1, L_0x600001b31030, L_0x7f9f37333408, C4<0>, C4<0>;
L_0x600001b321b0 .functor XOR 1, L_0x600001b310a0, L_0x600001b31420, C4<0>, C4<0>;
L_0x600001b32220 .functor XOR 1, L_0x600001b31110, L_0x600001b316c0, C4<0>, C4<0>;
L_0x600001b32290 .functor XOR 1, L_0x600001b31180, L_0x600001b31a40, C4<0>, C4<0>;
v0x60000028f9f0_0 .net "A", 3 0, L_0x6000001da580;  1 drivers
v0x60000028fa80_0 .net "B", 3 0, L_0x6000001da620;  1 drivers
v0x60000028f840_0 .net "C0", 0 0, L_0x600001b31420;  1 drivers
v0x60000028f8d0_0 .net "C1", 0 0, L_0x600001b316c0;  1 drivers
v0x60000028f600_0 .net "C2", 0 0, L_0x600001b31a40;  1 drivers
v0x60000028f690_0 .net "C3", 0 0, L_0x600001b32060;  1 drivers
v0x60000028f450_0 .net "Cin", 0 0, L_0x7f9f37333408;  alias, 1 drivers
v0x60000028f4e0_0 .net "Cout", 0 0, L_0x600001b320d0;  alias, 1 drivers
v0x60000028f210_0 .net "G0", 0 0, L_0x600001b311f0;  1 drivers
v0x60000028f2a0_0 .net "G1", 0 0, L_0x600001b31260;  1 drivers
v0x60000028f060_0 .net "G2", 0 0, L_0x600001b31340;  1 drivers
v0x60000028f0f0_0 .net "G3", 0 0, L_0x600001b312d0;  1 drivers
v0x60000028ee20_0 .net "P0", 0 0, L_0x600001b31030;  1 drivers
v0x60000028eeb0_0 .net "P1", 0 0, L_0x600001b310a0;  1 drivers
v0x60000028ec70_0 .net "P2", 0 0, L_0x600001b31110;  1 drivers
v0x60000028ed00_0 .net "P3", 0 0, L_0x600001b31180;  1 drivers
v0x60000028ea30_0 .net "Sum", 3 0, L_0x6000001da4e0;  1 drivers
v0x60000028eac0_0 .net *"_ivl_1", 0 0, L_0x6000001d9ae0;  1 drivers
v0x60000028e880_0 .net *"_ivl_100", 0 0, L_0x600001b31f10;  1 drivers
v0x60000028e910_0 .net *"_ivl_102", 0 0, L_0x600001b31f80;  1 drivers
v0x60000028dc20_0 .net *"_ivl_104", 0 0, L_0x600001b31ff0;  1 drivers
v0x60000028dcb0_0 .net *"_ivl_112", 0 0, L_0x600001b32140;  1 drivers
v0x60000028da70_0 .net *"_ivl_116", 0 0, L_0x600001b321b0;  1 drivers
v0x60000028db00_0 .net *"_ivl_120", 0 0, L_0x600001b32220;  1 drivers
v0x60000028d830_0 .net *"_ivl_125", 0 0, L_0x600001b32290;  1 drivers
v0x60000028d8c0_0 .net *"_ivl_13", 0 0, L_0x6000001d9d60;  1 drivers
v0x60000028d680_0 .net *"_ivl_15", 0 0, L_0x6000001d9e00;  1 drivers
v0x60000028d710_0 .net *"_ivl_19", 0 0, L_0x6000001d9ea0;  1 drivers
v0x60000028d440_0 .net *"_ivl_21", 0 0, L_0x6000001d9f40;  1 drivers
v0x60000028d4d0_0 .net *"_ivl_25", 0 0, L_0x6000001d9fe0;  1 drivers
v0x60000028d290_0 .net *"_ivl_27", 0 0, L_0x6000001da080;  1 drivers
v0x60000028d320_0 .net *"_ivl_3", 0 0, L_0x6000001d9b80;  1 drivers
v0x60000028d050_0 .net *"_ivl_31", 0 0, L_0x6000001da120;  1 drivers
v0x60000028d0e0_0 .net *"_ivl_33", 0 0, L_0x6000001da1c0;  1 drivers
v0x60000028cea0_0 .net *"_ivl_37", 0 0, L_0x6000001da260;  1 drivers
v0x60000028cf30_0 .net *"_ivl_39", 0 0, L_0x6000001da300;  1 drivers
v0x60000028cbd0_0 .net *"_ivl_43", 0 0, L_0x6000001da3a0;  1 drivers
v0x60000028cc60_0 .net *"_ivl_45", 0 0, L_0x6000001da440;  1 drivers
v0x60000028ca20_0 .net *"_ivl_48", 0 0, L_0x600001b313b0;  1 drivers
v0x60000028cab0_0 .net *"_ivl_52", 0 0, L_0x600001b31490;  1 drivers
v0x60000028c7e0_0 .net *"_ivl_54", 0 0, L_0x600001b31500;  1 drivers
v0x60000028c870_0 .net *"_ivl_56", 0 0, L_0x600001b31570;  1 drivers
v0x60000028c630_0 .net *"_ivl_58", 0 0, L_0x600001b31650;  1 drivers
v0x60000028c6c0_0 .net *"_ivl_62", 0 0, L_0x600001b315e0;  1 drivers
v0x60000028c3f0_0 .net *"_ivl_64", 0 0, L_0x600001b31730;  1 drivers
v0x60000028c480_0 .net *"_ivl_66", 0 0, L_0x600001b317a0;  1 drivers
v0x60000028c240_0 .net *"_ivl_68", 0 0, L_0x600001b31810;  1 drivers
v0x60000028c2d0_0 .net *"_ivl_7", 0 0, L_0x6000001d9c20;  1 drivers
v0x60000028c000_0 .net *"_ivl_70", 0 0, L_0x600001b31880;  1 drivers
v0x60000028c090_0 .net *"_ivl_72", 0 0, L_0x600001b318f0;  1 drivers
v0x600000283f00_0 .net *"_ivl_74", 0 0, L_0x600001b31960;  1 drivers
v0x600000283d50_0 .net *"_ivl_76", 0 0, L_0x600001b319d0;  1 drivers
v0x600000283b10_0 .net *"_ivl_80", 0 0, L_0x600001b31ab0;  1 drivers
v0x600000283960_0 .net *"_ivl_82", 0 0, L_0x600001b31b20;  1 drivers
v0x600000283720_0 .net *"_ivl_84", 0 0, L_0x600001b31b90;  1 drivers
v0x600000283570_0 .net *"_ivl_86", 0 0, L_0x600001b31c00;  1 drivers
v0x600000283330_0 .net *"_ivl_88", 0 0, L_0x600001b31c70;  1 drivers
v0x600000283180_0 .net *"_ivl_9", 0 0, L_0x6000001d9cc0;  1 drivers
v0x600000282f40_0 .net *"_ivl_90", 0 0, L_0x600001b31ce0;  1 drivers
v0x600000282d90_0 .net *"_ivl_92", 0 0, L_0x600001b31d50;  1 drivers
v0x600000282b50_0 .net *"_ivl_94", 0 0, L_0x600001b31dc0;  1 drivers
v0x6000002829a0_0 .net *"_ivl_96", 0 0, L_0x600001b31e30;  1 drivers
v0x600000282760_0 .net *"_ivl_98", 0 0, L_0x600001b31ea0;  1 drivers
L_0x6000001d9ae0 .part L_0x6000001da580, 0, 1;
L_0x6000001d9b80 .part L_0x6000001da620, 0, 1;
L_0x6000001d9c20 .part L_0x6000001da580, 1, 1;
L_0x6000001d9cc0 .part L_0x6000001da620, 1, 1;
L_0x6000001d9d60 .part L_0x6000001da580, 2, 1;
L_0x6000001d9e00 .part L_0x6000001da620, 2, 1;
L_0x6000001d9ea0 .part L_0x6000001da580, 3, 1;
L_0x6000001d9f40 .part L_0x6000001da620, 3, 1;
L_0x6000001d9fe0 .part L_0x6000001da580, 0, 1;
L_0x6000001da080 .part L_0x6000001da620, 0, 1;
L_0x6000001da120 .part L_0x6000001da580, 1, 1;
L_0x6000001da1c0 .part L_0x6000001da620, 1, 1;
L_0x6000001da260 .part L_0x6000001da580, 2, 1;
L_0x6000001da300 .part L_0x6000001da620, 2, 1;
L_0x6000001da3a0 .part L_0x6000001da580, 3, 1;
L_0x6000001da440 .part L_0x6000001da620, 3, 1;
L_0x6000001da4e0 .concat8 [ 1 1 1 1], L_0x600001b32140, L_0x600001b321b0, L_0x600001b32220, L_0x600001b32290;
S_0x7f9f35b80f20 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35b81f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b32300 .functor XOR 1, L_0x6000001da6c0, L_0x6000001da760, C4<0>, C4<0>;
L_0x600001b32370 .functor XOR 1, L_0x6000001da800, L_0x6000001da8a0, C4<0>, C4<0>;
L_0x600001b323e0 .functor XOR 1, L_0x6000001da940, L_0x6000001da9e0, C4<0>, C4<0>;
L_0x600001b32450 .functor XOR 1, L_0x6000001daa80, L_0x6000001dab20, C4<0>, C4<0>;
L_0x600001b324c0 .functor AND 1, L_0x6000001dabc0, L_0x6000001dac60, C4<1>, C4<1>;
L_0x600001b32530 .functor AND 1, L_0x6000001dad00, L_0x6000001dada0, C4<1>, C4<1>;
L_0x600001b32610 .functor AND 1, L_0x6000001dae40, L_0x6000001daee0, C4<1>, C4<1>;
L_0x600001b325a0 .functor AND 1, L_0x6000001daf80, L_0x6000001db020, C4<1>, C4<1>;
L_0x600001b32680 .functor AND 1, L_0x600001b320d0, L_0x600001b32300, C4<1>, C4<1>;
L_0x600001b326f0 .functor OR 1, L_0x600001b324c0, L_0x600001b32680, C4<0>, C4<0>;
L_0x600001b32760 .functor AND 1, L_0x600001b324c0, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b327d0 .functor OR 1, L_0x600001b32530, L_0x600001b32760, C4<0>, C4<0>;
L_0x600001b32840 .functor AND 1, L_0x600001b320d0, L_0x600001b32300, C4<1>, C4<1>;
L_0x600001b32920 .functor AND 1, L_0x600001b32840, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b32990 .functor OR 1, L_0x600001b327d0, L_0x600001b32920, C4<0>, C4<0>;
L_0x600001b328b0 .functor AND 1, L_0x600001b32530, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b32a00 .functor OR 1, L_0x600001b32610, L_0x600001b328b0, C4<0>, C4<0>;
L_0x600001b32a70 .functor AND 1, L_0x600001b324c0, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b32ae0 .functor AND 1, L_0x600001b32a70, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b32b50 .functor OR 1, L_0x600001b32a00, L_0x600001b32ae0, C4<0>, C4<0>;
L_0x600001b32bc0 .functor AND 1, L_0x600001b320d0, L_0x600001b32300, C4<1>, C4<1>;
L_0x600001b32c30 .functor AND 1, L_0x600001b32bc0, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b32ca0 .functor AND 1, L_0x600001b32c30, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b32d10 .functor OR 1, L_0x600001b32b50, L_0x600001b32ca0, C4<0>, C4<0>;
L_0x600001b32d80 .functor AND 1, L_0x600001b32610, L_0x600001b32450, C4<1>, C4<1>;
L_0x600001b32df0 .functor OR 1, L_0x600001b325a0, L_0x600001b32d80, C4<0>, C4<0>;
L_0x600001b32e60 .functor AND 1, L_0x600001b32530, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b32ed0 .functor AND 1, L_0x600001b32e60, L_0x600001b32450, C4<1>, C4<1>;
L_0x600001b32f40 .functor OR 1, L_0x600001b32df0, L_0x600001b32ed0, C4<0>, C4<0>;
L_0x600001b32fb0 .functor AND 1, L_0x600001b324c0, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b33020 .functor AND 1, L_0x600001b32fb0, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b33090 .functor AND 1, L_0x600001b33020, L_0x600001b32450, C4<1>, C4<1>;
L_0x600001b33100 .functor OR 1, L_0x600001b32f40, L_0x600001b33090, C4<0>, C4<0>;
L_0x600001b33170 .functor AND 1, L_0x600001b320d0, L_0x600001b32300, C4<1>, C4<1>;
L_0x600001b331e0 .functor AND 1, L_0x600001b33170, L_0x600001b32370, C4<1>, C4<1>;
L_0x600001b33250 .functor AND 1, L_0x600001b331e0, L_0x600001b323e0, C4<1>, C4<1>;
L_0x600001b332c0 .functor AND 1, L_0x600001b33250, L_0x600001b32450, C4<1>, C4<1>;
L_0x600001b33330 .functor OR 1, L_0x600001b33100, L_0x600001b332c0, C4<0>, C4<0>;
L_0x600001b333a0 .functor BUFZ 1, L_0x600001b33330, C4<0>, C4<0>, C4<0>;
L_0x600001b33410 .functor XOR 1, L_0x600001b32300, L_0x600001b320d0, C4<0>, C4<0>;
L_0x600001b33480 .functor XOR 1, L_0x600001b32370, L_0x600001b326f0, C4<0>, C4<0>;
L_0x600001b334f0 .functor XOR 1, L_0x600001b323e0, L_0x600001b32990, C4<0>, C4<0>;
L_0x600001b33560 .functor XOR 1, L_0x600001b32450, L_0x600001b32d10, C4<0>, C4<0>;
v0x6000002825b0_0 .net "A", 3 0, L_0x6000001db160;  1 drivers
v0x600000281950_0 .net "B", 3 0, L_0x6000001db200;  1 drivers
v0x6000002817a0_0 .net "C0", 0 0, L_0x600001b326f0;  1 drivers
v0x600000281560_0 .net "C1", 0 0, L_0x600001b32990;  1 drivers
v0x6000002813b0_0 .net "C2", 0 0, L_0x600001b32d10;  1 drivers
v0x600000281170_0 .net "C3", 0 0, L_0x600001b33330;  1 drivers
v0x600000280fc0_0 .net "Cin", 0 0, L_0x600001b320d0;  alias, 1 drivers
v0x600000280d80_0 .net "Cout", 0 0, L_0x600001b333a0;  alias, 1 drivers
v0x600000280bd0_0 .net "G0", 0 0, L_0x600001b324c0;  1 drivers
v0x600000280990_0 .net "G1", 0 0, L_0x600001b32530;  1 drivers
v0x6000002807e0_0 .net "G2", 0 0, L_0x600001b32610;  1 drivers
v0x6000002805a0_0 .net "G3", 0 0, L_0x600001b325a0;  1 drivers
v0x6000002803f0_0 .net "P0", 0 0, L_0x600001b32300;  1 drivers
v0x6000002801b0_0 .net "P1", 0 0, L_0x600001b32370;  1 drivers
v0x600000280000_0 .net "P2", 0 0, L_0x600001b323e0;  1 drivers
v0x600000283de0_0 .net "P3", 0 0, L_0x600001b32450;  1 drivers
v0x600000283e70_0 .net "Sum", 3 0, L_0x6000001db0c0;  1 drivers
v0x600000283ba0_0 .net *"_ivl_1", 0 0, L_0x6000001da6c0;  1 drivers
v0x600000283c30_0 .net *"_ivl_100", 0 0, L_0x600001b331e0;  1 drivers
v0x6000002839f0_0 .net *"_ivl_102", 0 0, L_0x600001b33250;  1 drivers
v0x600000283a80_0 .net *"_ivl_104", 0 0, L_0x600001b332c0;  1 drivers
v0x6000002837b0_0 .net *"_ivl_112", 0 0, L_0x600001b33410;  1 drivers
v0x600000283840_0 .net *"_ivl_116", 0 0, L_0x600001b33480;  1 drivers
v0x600000283600_0 .net *"_ivl_120", 0 0, L_0x600001b334f0;  1 drivers
v0x600000283690_0 .net *"_ivl_125", 0 0, L_0x600001b33560;  1 drivers
v0x6000002833c0_0 .net *"_ivl_13", 0 0, L_0x6000001da940;  1 drivers
v0x600000283450_0 .net *"_ivl_15", 0 0, L_0x6000001da9e0;  1 drivers
v0x600000283210_0 .net *"_ivl_19", 0 0, L_0x6000001daa80;  1 drivers
v0x6000002832a0_0 .net *"_ivl_21", 0 0, L_0x6000001dab20;  1 drivers
v0x600000282fd0_0 .net *"_ivl_25", 0 0, L_0x6000001dabc0;  1 drivers
v0x600000283060_0 .net *"_ivl_27", 0 0, L_0x6000001dac60;  1 drivers
v0x600000282e20_0 .net *"_ivl_3", 0 0, L_0x6000001da760;  1 drivers
v0x600000282eb0_0 .net *"_ivl_31", 0 0, L_0x6000001dad00;  1 drivers
v0x600000282be0_0 .net *"_ivl_33", 0 0, L_0x6000001dada0;  1 drivers
v0x600000282c70_0 .net *"_ivl_37", 0 0, L_0x6000001dae40;  1 drivers
v0x600000282a30_0 .net *"_ivl_39", 0 0, L_0x6000001daee0;  1 drivers
v0x600000282ac0_0 .net *"_ivl_43", 0 0, L_0x6000001daf80;  1 drivers
v0x6000002827f0_0 .net *"_ivl_45", 0 0, L_0x6000001db020;  1 drivers
v0x600000282880_0 .net *"_ivl_48", 0 0, L_0x600001b32680;  1 drivers
v0x600000282640_0 .net *"_ivl_52", 0 0, L_0x600001b32760;  1 drivers
v0x6000002826d0_0 .net *"_ivl_54", 0 0, L_0x600001b327d0;  1 drivers
v0x6000002819e0_0 .net *"_ivl_56", 0 0, L_0x600001b32840;  1 drivers
v0x600000281a70_0 .net *"_ivl_58", 0 0, L_0x600001b32920;  1 drivers
v0x600000281830_0 .net *"_ivl_62", 0 0, L_0x600001b328b0;  1 drivers
v0x6000002818c0_0 .net *"_ivl_64", 0 0, L_0x600001b32a00;  1 drivers
v0x6000002815f0_0 .net *"_ivl_66", 0 0, L_0x600001b32a70;  1 drivers
v0x600000281680_0 .net *"_ivl_68", 0 0, L_0x600001b32ae0;  1 drivers
v0x600000281440_0 .net *"_ivl_7", 0 0, L_0x6000001da800;  1 drivers
v0x6000002814d0_0 .net *"_ivl_70", 0 0, L_0x600001b32b50;  1 drivers
v0x600000281200_0 .net *"_ivl_72", 0 0, L_0x600001b32bc0;  1 drivers
v0x600000281290_0 .net *"_ivl_74", 0 0, L_0x600001b32c30;  1 drivers
v0x600000281050_0 .net *"_ivl_76", 0 0, L_0x600001b32ca0;  1 drivers
v0x6000002810e0_0 .net *"_ivl_80", 0 0, L_0x600001b32d80;  1 drivers
v0x600000280e10_0 .net *"_ivl_82", 0 0, L_0x600001b32df0;  1 drivers
v0x600000280ea0_0 .net *"_ivl_84", 0 0, L_0x600001b32e60;  1 drivers
v0x600000280c60_0 .net *"_ivl_86", 0 0, L_0x600001b32ed0;  1 drivers
v0x600000280cf0_0 .net *"_ivl_88", 0 0, L_0x600001b32f40;  1 drivers
v0x600000280a20_0 .net *"_ivl_9", 0 0, L_0x6000001da8a0;  1 drivers
v0x600000280ab0_0 .net *"_ivl_90", 0 0, L_0x600001b32fb0;  1 drivers
v0x600000280870_0 .net *"_ivl_92", 0 0, L_0x600001b33020;  1 drivers
v0x600000280900_0 .net *"_ivl_94", 0 0, L_0x600001b33090;  1 drivers
v0x600000280630_0 .net *"_ivl_96", 0 0, L_0x600001b33100;  1 drivers
v0x6000002806c0_0 .net *"_ivl_98", 0 0, L_0x600001b33170;  1 drivers
L_0x6000001da6c0 .part L_0x6000001db160, 0, 1;
L_0x6000001da760 .part L_0x6000001db200, 0, 1;
L_0x6000001da800 .part L_0x6000001db160, 1, 1;
L_0x6000001da8a0 .part L_0x6000001db200, 1, 1;
L_0x6000001da940 .part L_0x6000001db160, 2, 1;
L_0x6000001da9e0 .part L_0x6000001db200, 2, 1;
L_0x6000001daa80 .part L_0x6000001db160, 3, 1;
L_0x6000001dab20 .part L_0x6000001db200, 3, 1;
L_0x6000001dabc0 .part L_0x6000001db160, 0, 1;
L_0x6000001dac60 .part L_0x6000001db200, 0, 1;
L_0x6000001dad00 .part L_0x6000001db160, 1, 1;
L_0x6000001dada0 .part L_0x6000001db200, 1, 1;
L_0x6000001dae40 .part L_0x6000001db160, 2, 1;
L_0x6000001daee0 .part L_0x6000001db200, 2, 1;
L_0x6000001daf80 .part L_0x6000001db160, 3, 1;
L_0x6000001db020 .part L_0x6000001db200, 3, 1;
L_0x6000001db0c0 .concat8 [ 1 1 1 1], L_0x600001b33410, L_0x600001b33480, L_0x600001b334f0, L_0x600001b33560;
S_0x7f9f35b80480 .scope module, "CLA8_2" "CLA_8bit" 8 33, 9 1 0, S_0x7f9f35b83ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000002fa1c0_0 .net "A", 7 0, L_0x6000001d9a40;  alias, 1 drivers
v0x6000002fa250_0 .net "B", 7 0, L_0x6000001db2a0;  alias, 1 drivers
v0x6000002fa2e0_0 .net "C0", 0 0, L_0x600001b3c620;  1 drivers
L_0x7f9f37333450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002fa370_0 .net "Cin", 0 0, L_0x7f9f37333450;  1 drivers
v0x6000002fa400_0 .net "Cout", 0 0, L_0x600001b3d8f0;  alias, 1 drivers
v0x6000002fa490_0 .net "Sum", 7 0, L_0x6000001c4b40;  alias, 1 drivers
L_0x6000001dbde0 .part L_0x6000001d9a40, 0, 4;
L_0x6000001dbe80 .part L_0x6000001db2a0, 0, 4;
L_0x6000001c4a00 .part L_0x6000001d9a40, 4, 4;
L_0x6000001c4aa0 .part L_0x6000001db2a0, 4, 4;
L_0x6000001c4b40 .concat8 [ 4 4 0 0], L_0x6000001dbd40, L_0x6000001c4960;
S_0x7f9f35b7ff30 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35b80480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b335d0 .functor XOR 1, L_0x6000001db340, L_0x6000001db3e0, C4<0>, C4<0>;
L_0x600001b33640 .functor XOR 1, L_0x6000001db480, L_0x6000001db520, C4<0>, C4<0>;
L_0x600001b336b0 .functor XOR 1, L_0x6000001db5c0, L_0x6000001db660, C4<0>, C4<0>;
L_0x600001b33720 .functor XOR 1, L_0x6000001db700, L_0x6000001db7a0, C4<0>, C4<0>;
L_0x600001b33790 .functor AND 1, L_0x6000001db840, L_0x6000001db8e0, C4<1>, C4<1>;
L_0x600001b33800 .functor AND 1, L_0x6000001db980, L_0x6000001dba20, C4<1>, C4<1>;
L_0x600001b338e0 .functor AND 1, L_0x6000001dbac0, L_0x6000001dbb60, C4<1>, C4<1>;
L_0x600001b33870 .functor AND 1, L_0x6000001dbc00, L_0x6000001dbca0, C4<1>, C4<1>;
L_0x600001b33950 .functor AND 1, L_0x7f9f37333450, L_0x600001b335d0, C4<1>, C4<1>;
L_0x600001b339c0 .functor OR 1, L_0x600001b33790, L_0x600001b33950, C4<0>, C4<0>;
L_0x600001b33a30 .functor AND 1, L_0x600001b33790, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b33aa0 .functor OR 1, L_0x600001b33800, L_0x600001b33a30, C4<0>, C4<0>;
L_0x600001b33b10 .functor AND 1, L_0x7f9f37333450, L_0x600001b335d0, C4<1>, C4<1>;
L_0x600001b33bf0 .functor AND 1, L_0x600001b33b10, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b33c60 .functor OR 1, L_0x600001b33aa0, L_0x600001b33bf0, C4<0>, C4<0>;
L_0x600001b33b80 .functor AND 1, L_0x600001b33800, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b33cd0 .functor OR 1, L_0x600001b338e0, L_0x600001b33b80, C4<0>, C4<0>;
L_0x600001b33d40 .functor AND 1, L_0x600001b33790, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b33db0 .functor AND 1, L_0x600001b33d40, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b33e20 .functor OR 1, L_0x600001b33cd0, L_0x600001b33db0, C4<0>, C4<0>;
L_0x600001b33e90 .functor AND 1, L_0x7f9f37333450, L_0x600001b335d0, C4<1>, C4<1>;
L_0x600001b33f00 .functor AND 1, L_0x600001b33e90, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b33f70 .functor AND 1, L_0x600001b33f00, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b37f70 .functor OR 1, L_0x600001b33e20, L_0x600001b33f70, C4<0>, C4<0>;
L_0x600001b3c000 .functor AND 1, L_0x600001b338e0, L_0x600001b33720, C4<1>, C4<1>;
L_0x600001b3c070 .functor OR 1, L_0x600001b33870, L_0x600001b3c000, C4<0>, C4<0>;
L_0x600001b3c0e0 .functor AND 1, L_0x600001b33800, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b3c150 .functor AND 1, L_0x600001b3c0e0, L_0x600001b33720, C4<1>, C4<1>;
L_0x600001b3c1c0 .functor OR 1, L_0x600001b3c070, L_0x600001b3c150, C4<0>, C4<0>;
L_0x600001b3c230 .functor AND 1, L_0x600001b33790, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b3c2a0 .functor AND 1, L_0x600001b3c230, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b3c310 .functor AND 1, L_0x600001b3c2a0, L_0x600001b33720, C4<1>, C4<1>;
L_0x600001b3c380 .functor OR 1, L_0x600001b3c1c0, L_0x600001b3c310, C4<0>, C4<0>;
L_0x600001b3c3f0 .functor AND 1, L_0x7f9f37333450, L_0x600001b335d0, C4<1>, C4<1>;
L_0x600001b3c460 .functor AND 1, L_0x600001b3c3f0, L_0x600001b33640, C4<1>, C4<1>;
L_0x600001b3c4d0 .functor AND 1, L_0x600001b3c460, L_0x600001b336b0, C4<1>, C4<1>;
L_0x600001b3c540 .functor AND 1, L_0x600001b3c4d0, L_0x600001b33720, C4<1>, C4<1>;
L_0x600001b3c5b0 .functor OR 1, L_0x600001b3c380, L_0x600001b3c540, C4<0>, C4<0>;
L_0x600001b3c620 .functor BUFZ 1, L_0x600001b3c5b0, C4<0>, C4<0>, C4<0>;
L_0x600001b3c690 .functor XOR 1, L_0x600001b335d0, L_0x7f9f37333450, C4<0>, C4<0>;
L_0x600001b3c700 .functor XOR 1, L_0x600001b33640, L_0x600001b339c0, C4<0>, C4<0>;
L_0x600001b3c770 .functor XOR 1, L_0x600001b336b0, L_0x600001b33c60, C4<0>, C4<0>;
L_0x600001b3c7e0 .functor XOR 1, L_0x600001b33720, L_0x600001b37f70, C4<0>, C4<0>;
v0x600000286640_0 .net "A", 3 0, L_0x6000001dbde0;  1 drivers
v0x600000286400_0 .net "B", 3 0, L_0x6000001dbe80;  1 drivers
v0x600000286250_0 .net "C0", 0 0, L_0x600001b339c0;  1 drivers
v0x600000286010_0 .net "C1", 0 0, L_0x600001b33c60;  1 drivers
v0x600000285e60_0 .net "C2", 0 0, L_0x600001b37f70;  1 drivers
v0x600000285c20_0 .net "C3", 0 0, L_0x600001b3c5b0;  1 drivers
v0x600000285a70_0 .net "Cin", 0 0, L_0x7f9f37333450;  alias, 1 drivers
v0x600000285830_0 .net "Cout", 0 0, L_0x600001b3c620;  alias, 1 drivers
v0x600000285680_0 .net "G0", 0 0, L_0x600001b33790;  1 drivers
v0x600000284a20_0 .net "G1", 0 0, L_0x600001b33800;  1 drivers
v0x600000284870_0 .net "G2", 0 0, L_0x600001b338e0;  1 drivers
v0x600000284630_0 .net "G3", 0 0, L_0x600001b33870;  1 drivers
v0x600000284480_0 .net "P0", 0 0, L_0x600001b335d0;  1 drivers
v0x600000284240_0 .net "P1", 0 0, L_0x600001b33640;  1 drivers
v0x600000284090_0 .net "P2", 0 0, L_0x600001b336b0;  1 drivers
v0x6000002866d0_0 .net "P3", 0 0, L_0x600001b33720;  1 drivers
v0x600000286760_0 .net "Sum", 3 0, L_0x6000001dbd40;  1 drivers
v0x600000286490_0 .net *"_ivl_1", 0 0, L_0x6000001db340;  1 drivers
v0x600000286520_0 .net *"_ivl_100", 0 0, L_0x600001b3c460;  1 drivers
v0x6000002862e0_0 .net *"_ivl_102", 0 0, L_0x600001b3c4d0;  1 drivers
v0x600000286370_0 .net *"_ivl_104", 0 0, L_0x600001b3c540;  1 drivers
v0x6000002860a0_0 .net *"_ivl_112", 0 0, L_0x600001b3c690;  1 drivers
v0x600000286130_0 .net *"_ivl_116", 0 0, L_0x600001b3c700;  1 drivers
v0x600000285ef0_0 .net *"_ivl_120", 0 0, L_0x600001b3c770;  1 drivers
v0x600000285f80_0 .net *"_ivl_125", 0 0, L_0x600001b3c7e0;  1 drivers
v0x600000285cb0_0 .net *"_ivl_13", 0 0, L_0x6000001db5c0;  1 drivers
v0x600000285d40_0 .net *"_ivl_15", 0 0, L_0x6000001db660;  1 drivers
v0x600000285b00_0 .net *"_ivl_19", 0 0, L_0x6000001db700;  1 drivers
v0x600000285b90_0 .net *"_ivl_21", 0 0, L_0x6000001db7a0;  1 drivers
v0x6000002858c0_0 .net *"_ivl_25", 0 0, L_0x6000001db840;  1 drivers
v0x600000285950_0 .net *"_ivl_27", 0 0, L_0x6000001db8e0;  1 drivers
v0x600000285710_0 .net *"_ivl_3", 0 0, L_0x6000001db3e0;  1 drivers
v0x6000002857a0_0 .net *"_ivl_31", 0 0, L_0x6000001db980;  1 drivers
v0x600000284ab0_0 .net *"_ivl_33", 0 0, L_0x6000001dba20;  1 drivers
v0x600000284b40_0 .net *"_ivl_37", 0 0, L_0x6000001dbac0;  1 drivers
v0x600000284900_0 .net *"_ivl_39", 0 0, L_0x6000001dbb60;  1 drivers
v0x600000284990_0 .net *"_ivl_43", 0 0, L_0x6000001dbc00;  1 drivers
v0x6000002846c0_0 .net *"_ivl_45", 0 0, L_0x6000001dbca0;  1 drivers
v0x600000284750_0 .net *"_ivl_48", 0 0, L_0x600001b33950;  1 drivers
v0x600000284510_0 .net *"_ivl_52", 0 0, L_0x600001b33a30;  1 drivers
v0x6000002845a0_0 .net *"_ivl_54", 0 0, L_0x600001b33aa0;  1 drivers
v0x6000002842d0_0 .net *"_ivl_56", 0 0, L_0x600001b33b10;  1 drivers
v0x600000284360_0 .net *"_ivl_58", 0 0, L_0x600001b33bf0;  1 drivers
v0x600000284120_0 .net *"_ivl_62", 0 0, L_0x600001b33b80;  1 drivers
v0x6000002841b0_0 .net *"_ivl_64", 0 0, L_0x600001b33cd0;  1 drivers
v0x60000029bde0_0 .net *"_ivl_66", 0 0, L_0x600001b33d40;  1 drivers
v0x60000029bc30_0 .net *"_ivl_68", 0 0, L_0x600001b33db0;  1 drivers
v0x60000029b9f0_0 .net *"_ivl_7", 0 0, L_0x6000001db480;  1 drivers
v0x60000029b840_0 .net *"_ivl_70", 0 0, L_0x600001b33e20;  1 drivers
v0x60000029b600_0 .net *"_ivl_72", 0 0, L_0x600001b33e90;  1 drivers
v0x60000029b450_0 .net *"_ivl_74", 0 0, L_0x600001b33f00;  1 drivers
v0x60000029b210_0 .net *"_ivl_76", 0 0, L_0x600001b33f70;  1 drivers
v0x60000029b060_0 .net *"_ivl_80", 0 0, L_0x600001b3c000;  1 drivers
v0x60000029ae20_0 .net *"_ivl_82", 0 0, L_0x600001b3c070;  1 drivers
v0x60000029ac70_0 .net *"_ivl_84", 0 0, L_0x600001b3c0e0;  1 drivers
v0x60000029aa30_0 .net *"_ivl_86", 0 0, L_0x600001b3c150;  1 drivers
v0x60000029a880_0 .net *"_ivl_88", 0 0, L_0x600001b3c1c0;  1 drivers
v0x60000029a640_0 .net *"_ivl_9", 0 0, L_0x6000001db520;  1 drivers
v0x60000029a490_0 .net *"_ivl_90", 0 0, L_0x600001b3c230;  1 drivers
v0x60000029a250_0 .net *"_ivl_92", 0 0, L_0x600001b3c2a0;  1 drivers
v0x60000029a0a0_0 .net *"_ivl_94", 0 0, L_0x600001b3c310;  1 drivers
v0x600000299e60_0 .net *"_ivl_96", 0 0, L_0x600001b3c380;  1 drivers
v0x600000299cb0_0 .net *"_ivl_98", 0 0, L_0x600001b3c3f0;  1 drivers
L_0x6000001db340 .part L_0x6000001dbde0, 0, 1;
L_0x6000001db3e0 .part L_0x6000001dbe80, 0, 1;
L_0x6000001db480 .part L_0x6000001dbde0, 1, 1;
L_0x6000001db520 .part L_0x6000001dbe80, 1, 1;
L_0x6000001db5c0 .part L_0x6000001dbde0, 2, 1;
L_0x6000001db660 .part L_0x6000001dbe80, 2, 1;
L_0x6000001db700 .part L_0x6000001dbde0, 3, 1;
L_0x6000001db7a0 .part L_0x6000001dbe80, 3, 1;
L_0x6000001db840 .part L_0x6000001dbde0, 0, 1;
L_0x6000001db8e0 .part L_0x6000001dbe80, 0, 1;
L_0x6000001db980 .part L_0x6000001dbde0, 1, 1;
L_0x6000001dba20 .part L_0x6000001dbe80, 1, 1;
L_0x6000001dbac0 .part L_0x6000001dbde0, 2, 1;
L_0x6000001dbb60 .part L_0x6000001dbe80, 2, 1;
L_0x6000001dbc00 .part L_0x6000001dbde0, 3, 1;
L_0x6000001dbca0 .part L_0x6000001dbe80, 3, 1;
L_0x6000001dbd40 .concat8 [ 1 1 1 1], L_0x600001b3c690, L_0x600001b3c700, L_0x600001b3c770, L_0x600001b3c7e0;
S_0x7f9f35b7f490 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35b80480;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b3c850 .functor XOR 1, L_0x6000001dbf20, L_0x6000001c4000, C4<0>, C4<0>;
L_0x600001b3c8c0 .functor XOR 1, L_0x6000001c40a0, L_0x6000001c4140, C4<0>, C4<0>;
L_0x600001b3c930 .functor XOR 1, L_0x6000001c41e0, L_0x6000001c4280, C4<0>, C4<0>;
L_0x600001b3c9a0 .functor XOR 1, L_0x6000001c4320, L_0x6000001c43c0, C4<0>, C4<0>;
L_0x600001b3ca10 .functor AND 1, L_0x6000001c4460, L_0x6000001c4500, C4<1>, C4<1>;
L_0x600001b3ca80 .functor AND 1, L_0x6000001c45a0, L_0x6000001c4640, C4<1>, C4<1>;
L_0x600001b3cb60 .functor AND 1, L_0x6000001c46e0, L_0x6000001c4780, C4<1>, C4<1>;
L_0x600001b3caf0 .functor AND 1, L_0x6000001c4820, L_0x6000001c48c0, C4<1>, C4<1>;
L_0x600001b3cbd0 .functor AND 1, L_0x600001b3c620, L_0x600001b3c850, C4<1>, C4<1>;
L_0x600001b3cc40 .functor OR 1, L_0x600001b3ca10, L_0x600001b3cbd0, C4<0>, C4<0>;
L_0x600001b3ccb0 .functor AND 1, L_0x600001b3ca10, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3cd20 .functor OR 1, L_0x600001b3ca80, L_0x600001b3ccb0, C4<0>, C4<0>;
L_0x600001b3cd90 .functor AND 1, L_0x600001b3c620, L_0x600001b3c850, C4<1>, C4<1>;
L_0x600001b3ce70 .functor AND 1, L_0x600001b3cd90, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3cee0 .functor OR 1, L_0x600001b3cd20, L_0x600001b3ce70, C4<0>, C4<0>;
L_0x600001b3ce00 .functor AND 1, L_0x600001b3ca80, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3cf50 .functor OR 1, L_0x600001b3cb60, L_0x600001b3ce00, C4<0>, C4<0>;
L_0x600001b3cfc0 .functor AND 1, L_0x600001b3ca10, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3d030 .functor AND 1, L_0x600001b3cfc0, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3d0a0 .functor OR 1, L_0x600001b3cf50, L_0x600001b3d030, C4<0>, C4<0>;
L_0x600001b3d110 .functor AND 1, L_0x600001b3c620, L_0x600001b3c850, C4<1>, C4<1>;
L_0x600001b3d180 .functor AND 1, L_0x600001b3d110, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3d1f0 .functor AND 1, L_0x600001b3d180, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3d260 .functor OR 1, L_0x600001b3d0a0, L_0x600001b3d1f0, C4<0>, C4<0>;
L_0x600001b3d2d0 .functor AND 1, L_0x600001b3cb60, L_0x600001b3c9a0, C4<1>, C4<1>;
L_0x600001b3d340 .functor OR 1, L_0x600001b3caf0, L_0x600001b3d2d0, C4<0>, C4<0>;
L_0x600001b3d3b0 .functor AND 1, L_0x600001b3ca80, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3d420 .functor AND 1, L_0x600001b3d3b0, L_0x600001b3c9a0, C4<1>, C4<1>;
L_0x600001b3d490 .functor OR 1, L_0x600001b3d340, L_0x600001b3d420, C4<0>, C4<0>;
L_0x600001b3d500 .functor AND 1, L_0x600001b3ca10, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3d570 .functor AND 1, L_0x600001b3d500, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3d5e0 .functor AND 1, L_0x600001b3d570, L_0x600001b3c9a0, C4<1>, C4<1>;
L_0x600001b3d650 .functor OR 1, L_0x600001b3d490, L_0x600001b3d5e0, C4<0>, C4<0>;
L_0x600001b3d6c0 .functor AND 1, L_0x600001b3c620, L_0x600001b3c850, C4<1>, C4<1>;
L_0x600001b3d730 .functor AND 1, L_0x600001b3d6c0, L_0x600001b3c8c0, C4<1>, C4<1>;
L_0x600001b3d7a0 .functor AND 1, L_0x600001b3d730, L_0x600001b3c930, C4<1>, C4<1>;
L_0x600001b3d810 .functor AND 1, L_0x600001b3d7a0, L_0x600001b3c9a0, C4<1>, C4<1>;
L_0x600001b3d880 .functor OR 1, L_0x600001b3d650, L_0x600001b3d810, C4<0>, C4<0>;
L_0x600001b3d8f0 .functor BUFZ 1, L_0x600001b3d880, C4<0>, C4<0>, C4<0>;
L_0x600001b3d960 .functor XOR 1, L_0x600001b3c850, L_0x600001b3c620, C4<0>, C4<0>;
L_0x600001b3d9d0 .functor XOR 1, L_0x600001b3c8c0, L_0x600001b3cc40, C4<0>, C4<0>;
L_0x600001b3da40 .functor XOR 1, L_0x600001b3c930, L_0x600001b3cee0, C4<0>, C4<0>;
L_0x600001b3dab0 .functor XOR 1, L_0x600001b3c9a0, L_0x600001b3d260, C4<0>, C4<0>;
v0x600000299a70_0 .net "A", 3 0, L_0x6000001c4a00;  1 drivers
v0x6000002998c0_0 .net "B", 3 0, L_0x6000001c4aa0;  1 drivers
v0x600000299680_0 .net "C0", 0 0, L_0x600001b3cc40;  1 drivers
v0x6000002994d0_0 .net "C1", 0 0, L_0x600001b3cee0;  1 drivers
v0x600000299290_0 .net "C2", 0 0, L_0x600001b3d260;  1 drivers
v0x6000002990e0_0 .net "C3", 0 0, L_0x600001b3d880;  1 drivers
v0x600000298ea0_0 .net "Cin", 0 0, L_0x600001b3c620;  alias, 1 drivers
v0x600000298cf0_0 .net "Cout", 0 0, L_0x600001b3d8f0;  alias, 1 drivers
v0x600000298090_0 .net "G0", 0 0, L_0x600001b3ca10;  1 drivers
v0x60000029fe70_0 .net "G1", 0 0, L_0x600001b3ca80;  1 drivers
v0x60000029fc30_0 .net "G2", 0 0, L_0x600001b3cb60;  1 drivers
v0x60000029fa80_0 .net "G3", 0 0, L_0x600001b3caf0;  1 drivers
v0x60000029f840_0 .net "P0", 0 0, L_0x600001b3c850;  1 drivers
v0x6000002f83f0_0 .net "P1", 0 0, L_0x600001b3c8c0;  1 drivers
v0x6000002f8120_0 .net "P2", 0 0, L_0x600001b3c930;  1 drivers
v0x6000002f8480_0 .net "P3", 0 0, L_0x600001b3c9a0;  1 drivers
v0x6000002f8510_0 .net "Sum", 3 0, L_0x6000001c4960;  1 drivers
v0x6000002f82d0_0 .net *"_ivl_1", 0 0, L_0x6000001dbf20;  1 drivers
v0x6000002f8360_0 .net *"_ivl_100", 0 0, L_0x600001b3d730;  1 drivers
v0x6000002f8900_0 .net *"_ivl_102", 0 0, L_0x600001b3d7a0;  1 drivers
v0x6000002f8990_0 .net *"_ivl_104", 0 0, L_0x600001b3d810;  1 drivers
v0x6000002f8a20_0 .net *"_ivl_112", 0 0, L_0x600001b3d960;  1 drivers
v0x6000002f8ab0_0 .net *"_ivl_116", 0 0, L_0x600001b3d9d0;  1 drivers
v0x6000002f8b40_0 .net *"_ivl_120", 0 0, L_0x600001b3da40;  1 drivers
v0x6000002f8bd0_0 .net *"_ivl_125", 0 0, L_0x600001b3dab0;  1 drivers
v0x6000002f8c60_0 .net *"_ivl_13", 0 0, L_0x6000001c41e0;  1 drivers
v0x6000002f8cf0_0 .net *"_ivl_15", 0 0, L_0x6000001c4280;  1 drivers
v0x6000002f8d80_0 .net *"_ivl_19", 0 0, L_0x6000001c4320;  1 drivers
v0x6000002f8e10_0 .net *"_ivl_21", 0 0, L_0x6000001c43c0;  1 drivers
v0x6000002f8ea0_0 .net *"_ivl_25", 0 0, L_0x6000001c4460;  1 drivers
v0x6000002f8f30_0 .net *"_ivl_27", 0 0, L_0x6000001c4500;  1 drivers
v0x6000002f8fc0_0 .net *"_ivl_3", 0 0, L_0x6000001c4000;  1 drivers
v0x6000002f9050_0 .net *"_ivl_31", 0 0, L_0x6000001c45a0;  1 drivers
v0x6000002f90e0_0 .net *"_ivl_33", 0 0, L_0x6000001c4640;  1 drivers
v0x6000002f9170_0 .net *"_ivl_37", 0 0, L_0x6000001c46e0;  1 drivers
v0x6000002f9200_0 .net *"_ivl_39", 0 0, L_0x6000001c4780;  1 drivers
v0x6000002f9290_0 .net *"_ivl_43", 0 0, L_0x6000001c4820;  1 drivers
v0x6000002f9320_0 .net *"_ivl_45", 0 0, L_0x6000001c48c0;  1 drivers
v0x6000002f93b0_0 .net *"_ivl_48", 0 0, L_0x600001b3cbd0;  1 drivers
v0x6000002f9440_0 .net *"_ivl_52", 0 0, L_0x600001b3ccb0;  1 drivers
v0x6000002f94d0_0 .net *"_ivl_54", 0 0, L_0x600001b3cd20;  1 drivers
v0x6000002f9560_0 .net *"_ivl_56", 0 0, L_0x600001b3cd90;  1 drivers
v0x6000002f95f0_0 .net *"_ivl_58", 0 0, L_0x600001b3ce70;  1 drivers
v0x6000002f9680_0 .net *"_ivl_62", 0 0, L_0x600001b3ce00;  1 drivers
v0x6000002f9710_0 .net *"_ivl_64", 0 0, L_0x600001b3cf50;  1 drivers
v0x6000002f97a0_0 .net *"_ivl_66", 0 0, L_0x600001b3cfc0;  1 drivers
v0x6000002f9830_0 .net *"_ivl_68", 0 0, L_0x600001b3d030;  1 drivers
v0x6000002f98c0_0 .net *"_ivl_7", 0 0, L_0x6000001c40a0;  1 drivers
v0x6000002f9950_0 .net *"_ivl_70", 0 0, L_0x600001b3d0a0;  1 drivers
v0x6000002f99e0_0 .net *"_ivl_72", 0 0, L_0x600001b3d110;  1 drivers
v0x6000002f9a70_0 .net *"_ivl_74", 0 0, L_0x600001b3d180;  1 drivers
v0x6000002f9b00_0 .net *"_ivl_76", 0 0, L_0x600001b3d1f0;  1 drivers
v0x6000002f9b90_0 .net *"_ivl_80", 0 0, L_0x600001b3d2d0;  1 drivers
v0x6000002f9c20_0 .net *"_ivl_82", 0 0, L_0x600001b3d340;  1 drivers
v0x6000002f9cb0_0 .net *"_ivl_84", 0 0, L_0x600001b3d3b0;  1 drivers
v0x6000002f9d40_0 .net *"_ivl_86", 0 0, L_0x600001b3d420;  1 drivers
v0x6000002f9dd0_0 .net *"_ivl_88", 0 0, L_0x600001b3d490;  1 drivers
v0x6000002f9e60_0 .net *"_ivl_9", 0 0, L_0x6000001c4140;  1 drivers
v0x6000002f9ef0_0 .net *"_ivl_90", 0 0, L_0x600001b3d500;  1 drivers
v0x6000002f9f80_0 .net *"_ivl_92", 0 0, L_0x600001b3d570;  1 drivers
v0x6000002fa010_0 .net *"_ivl_94", 0 0, L_0x600001b3d5e0;  1 drivers
v0x6000002fa0a0_0 .net *"_ivl_96", 0 0, L_0x600001b3d650;  1 drivers
v0x6000002fa130_0 .net *"_ivl_98", 0 0, L_0x600001b3d6c0;  1 drivers
L_0x6000001dbf20 .part L_0x6000001c4a00, 0, 1;
L_0x6000001c4000 .part L_0x6000001c4aa0, 0, 1;
L_0x6000001c40a0 .part L_0x6000001c4a00, 1, 1;
L_0x6000001c4140 .part L_0x6000001c4aa0, 1, 1;
L_0x6000001c41e0 .part L_0x6000001c4a00, 2, 1;
L_0x6000001c4280 .part L_0x6000001c4aa0, 2, 1;
L_0x6000001c4320 .part L_0x6000001c4a00, 3, 1;
L_0x6000001c43c0 .part L_0x6000001c4aa0, 3, 1;
L_0x6000001c4460 .part L_0x6000001c4a00, 0, 1;
L_0x6000001c4500 .part L_0x6000001c4aa0, 0, 1;
L_0x6000001c45a0 .part L_0x6000001c4a00, 1, 1;
L_0x6000001c4640 .part L_0x6000001c4aa0, 1, 1;
L_0x6000001c46e0 .part L_0x6000001c4a00, 2, 1;
L_0x6000001c4780 .part L_0x6000001c4aa0, 2, 1;
L_0x6000001c4820 .part L_0x6000001c4a00, 3, 1;
L_0x6000001c48c0 .part L_0x6000001c4aa0, 3, 1;
L_0x6000001c4960 .concat8 [ 1 1 1 1], L_0x600001b3d960, L_0x600001b3d9d0, L_0x600001b3da40, L_0x600001b3dab0;
S_0x7f9f35cf76e0 .scope module, "iROR_0" "ROR" 5 46, 10 6 0, S_0x7f9f35b87410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "Shift_In";
    .port_info 1 /INPUT 4 "Shift_Val";
    .port_info 2 /OUTPUT 16 "Shift_Out";
L_0x600001b3ddc0 .functor BUFZ 16, L_0x6000001c7660, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x6000002faeb0_0 .net "Shift_In", 15 0, L_0x6000001d7980;  alias, 1 drivers
v0x6000002faf40_0 .net "Shift_Out", 15 0, L_0x600001b3ddc0;  alias, 1 drivers
v0x6000002fafd0_0 .net "Shift_Val", 3 0, L_0x6000001c7700;  1 drivers
v0x6000002fb060_0 .net *"_ivl_1", 0 0, L_0x6000001c69e0;  1 drivers
v0x6000002fb0f0_0 .net *"_ivl_11", 0 0, L_0x6000001c6d00;  1 drivers
v0x6000002fb180_0 .net *"_ivl_13", 1 0, L_0x6000001c6da0;  1 drivers
v0x6000002fb210_0 .net *"_ivl_15", 13 0, L_0x6000001c6e40;  1 drivers
v0x6000002fb2a0_0 .net *"_ivl_16", 15 0, L_0x6000001c6ee0;  1 drivers
v0x6000002fb330_0 .net *"_ivl_21", 0 0, L_0x6000001c7020;  1 drivers
v0x6000002fb3c0_0 .net *"_ivl_23", 3 0, L_0x6000001c70c0;  1 drivers
v0x6000002fb450_0 .net *"_ivl_25", 11 0, L_0x6000001c7160;  1 drivers
v0x6000002fb4e0_0 .net *"_ivl_26", 15 0, L_0x6000001c7200;  1 drivers
v0x6000002fb570_0 .net *"_ivl_3", 0 0, L_0x6000001c6a80;  1 drivers
v0x6000002fb600_0 .net *"_ivl_31", 0 0, L_0x6000001c7340;  1 drivers
v0x6000002fb690_0 .net *"_ivl_33", 7 0, L_0x6000001c73e0;  1 drivers
v0x6000002fb720_0 .net *"_ivl_35", 7 0, L_0x6000001c7480;  1 drivers
v0x6000002fb7b0_0 .net *"_ivl_36", 15 0, L_0x6000001c7520;  1 drivers
v0x6000002fb840_0 .net *"_ivl_5", 14 0, L_0x6000001c6b20;  1 drivers
v0x6000002fb8d0_0 .net *"_ivl_6", 15 0, L_0x6000001c6bc0;  1 drivers
v0x6000002fb960_0 .net "rorbit0", 15 0, L_0x6000001c6c60;  1 drivers
v0x6000002fb9f0_0 .net "rorbit1", 15 0, L_0x6000001c6f80;  1 drivers
v0x6000002fba80_0 .net "rorbit2", 15 0, L_0x6000001c72a0;  1 drivers
v0x6000002fbb10_0 .net "rorbit3", 15 0, L_0x6000001c7660;  1 drivers
L_0x6000001c69e0 .part L_0x6000001c7700, 0, 1;
L_0x6000001c6a80 .part L_0x6000001d7980, 0, 1;
L_0x6000001c6b20 .part L_0x6000001d7980, 1, 15;
L_0x6000001c6bc0 .concat [ 15 1 0 0], L_0x6000001c6b20, L_0x6000001c6a80;
L_0x6000001c6c60 .functor MUXZ 16, L_0x6000001d7980, L_0x6000001c6bc0, L_0x6000001c69e0, C4<>;
L_0x6000001c6d00 .part L_0x6000001c7700, 1, 1;
L_0x6000001c6da0 .part L_0x6000001c6c60, 0, 2;
L_0x6000001c6e40 .part L_0x6000001c6c60, 2, 14;
L_0x6000001c6ee0 .concat [ 14 2 0 0], L_0x6000001c6e40, L_0x6000001c6da0;
L_0x6000001c6f80 .functor MUXZ 16, L_0x6000001c6c60, L_0x6000001c6ee0, L_0x6000001c6d00, C4<>;
L_0x6000001c7020 .part L_0x6000001c7700, 2, 1;
L_0x6000001c70c0 .part L_0x6000001c6f80, 0, 4;
L_0x6000001c7160 .part L_0x6000001c6f80, 4, 12;
L_0x6000001c7200 .concat [ 12 4 0 0], L_0x6000001c7160, L_0x6000001c70c0;
L_0x6000001c72a0 .functor MUXZ 16, L_0x6000001c6f80, L_0x6000001c7200, L_0x6000001c7020, C4<>;
L_0x6000001c7340 .part L_0x6000001c7700, 3, 1;
L_0x6000001c73e0 .part L_0x6000001c72a0, 0, 8;
L_0x6000001c7480 .part L_0x6000001c72a0, 8, 8;
L_0x6000001c7520 .concat [ 8 8 0 0], L_0x6000001c7480, L_0x6000001c73e0;
L_0x6000001c7660 .functor MUXZ 16, L_0x6000001c72a0, L_0x6000001c7520, L_0x6000001c7340, C4<>;
S_0x7f9f35ccb640 .scope module, "iSAS16_0" "SATADDSUB_16bit" 5 27, 11 7 0, S_0x7f9f35b87410;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "sub";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "posOvfl";
    .port_info 5 /OUTPUT 1 "negOvfl";
    .port_info 6 /OUTPUT 1 "ifZero";
L_0x600001b0c310 .functor NOT 16, L_0x6000001d7a20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x600001b08ee0 .functor NOT 1, L_0x6000001d2bc0, C4<0>, C4<0>, C4<0>;
L_0x600001b08f50 .functor NOT 1, L_0x6000001d2c60, C4<0>, C4<0>, C4<0>;
L_0x600001b08fc0 .functor AND 1, L_0x600001b08ee0, L_0x600001b08f50, C4<1>, C4<1>;
L_0x600001b090a0 .functor AND 1, L_0x600001b08fc0, L_0x6000001d2d00, C4<1>, C4<1>;
L_0x600001b09030 .functor AND 1, L_0x6000001d2da0, L_0x6000001d2e40, C4<1>, C4<1>;
L_0x600001b09110 .functor NOT 1, L_0x6000001d2ee0, C4<0>, C4<0>, C4<0>;
L_0x600001b09180 .functor AND 1, L_0x600001b09030, L_0x600001b09110, C4<1>, C4<1>;
v0x6000002d1b00_0 .net "A", 15 0, L_0x6000001d7980;  alias, 1 drivers
v0x6000002d18c0_0 .net "B", 15 0, L_0x6000001d7a20;  alias, 1 drivers
v0x6000002d1710_0 .net "Cout0", 0 0, L_0x600001b0d420;  1 drivers
v0x6000002d14d0_0 .net "Cout1", 0 0, L_0x600001b0e6f0;  1 drivers
v0x6000002d1320_0 .net "Cout2", 0 0, L_0x600001b0f9c0;  1 drivers
v0x6000002d10e0_0 .net "Cout3", 0 0, L_0x600001b08cb0;  1 drivers
v0x6000002d0f30_0 .net "Sum", 15 0, L_0x6000001d3020;  alias, 1 drivers
v0x6000002d0cf0_0 .net *"_ivl_30", 0 0, L_0x6000001d2bc0;  1 drivers
v0x6000002d0b40_0 .net *"_ivl_31", 0 0, L_0x600001b08ee0;  1 drivers
v0x6000002d0900_0 .net *"_ivl_34", 0 0, L_0x6000001d2c60;  1 drivers
v0x6000002d0750_0 .net *"_ivl_35", 0 0, L_0x600001b08f50;  1 drivers
v0x6000002d0510_0 .net *"_ivl_37", 0 0, L_0x600001b08fc0;  1 drivers
v0x6000002d0360_0 .net *"_ivl_40", 0 0, L_0x6000001d2d00;  1 drivers
v0x6000002d77b0_0 .net *"_ivl_44", 0 0, L_0x6000001d2da0;  1 drivers
v0x6000002d7600_0 .net *"_ivl_46", 0 0, L_0x6000001d2e40;  1 drivers
v0x6000002d73c0_0 .net *"_ivl_47", 0 0, L_0x600001b09030;  1 drivers
v0x6000002d7210_0 .net *"_ivl_50", 0 0, L_0x6000001d2ee0;  1 drivers
v0x6000002d6fd0_0 .net *"_ivl_51", 0 0, L_0x600001b09110;  1 drivers
L_0x7f9f37332e68 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000002d6e20_0 .net/2u *"_ivl_55", 15 0, L_0x7f9f37332e68;  1 drivers
L_0x7f9f37332eb0 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d6be0_0 .net/2u *"_ivl_57", 15 0, L_0x7f9f37332eb0;  1 drivers
v0x6000002d6a30_0 .net *"_ivl_59", 15 0, L_0x6000001d2f80;  1 drivers
L_0x7f9f37332ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000002d67f0_0 .net/2u *"_ivl_63", 15 0, L_0x7f9f37332ef8;  1 drivers
v0x6000002d6640_0 .net "ifZero", 0 0, L_0x6000001d30c0;  alias, 1 drivers
v0x6000002d6400_0 .net "inputB", 15 0, L_0x6000001d7ac0;  1 drivers
v0x6000002d6250_0 .net "negOvfl", 0 0, L_0x600001b09180;  alias, 1 drivers
v0x6000002d6010_0 .net "notB", 15 0, L_0x600001b0c310;  1 drivers
v0x6000002d5e60_0 .net "posOvfl", 0 0, L_0x600001b090a0;  alias, 1 drivers
v0x6000002d5c20_0 .net "sub", 0 0, L_0x6000001d3200;  1 drivers
v0x6000002d5a70_0 .net "tempSum", 15 0, L_0x6000001d2b20;  1 drivers
L_0x6000001d7ac0 .functor MUXZ 16, L_0x6000001d7a20, L_0x600001b0c310, L_0x6000001d3200, C4<>;
L_0x6000001d0640 .part L_0x6000001d7980, 0, 4;
L_0x6000001d06e0 .part L_0x6000001d7ac0, 0, 4;
L_0x6000001d1220 .part L_0x6000001d7980, 4, 4;
L_0x6000001d12c0 .part L_0x6000001d7ac0, 4, 4;
L_0x6000001d1e00 .part L_0x6000001d7980, 8, 4;
L_0x6000001d1ea0 .part L_0x6000001d7ac0, 8, 4;
L_0x6000001d29e0 .part L_0x6000001d7980, 12, 4;
L_0x6000001d2a80 .part L_0x6000001d7ac0, 12, 4;
L_0x6000001d2b20 .concat8 [ 4 4 4 4], L_0x6000001d05a0, L_0x6000001d1180, L_0x6000001d1d60, L_0x6000001d2940;
L_0x6000001d2bc0 .part L_0x6000001d7980, 15, 1;
L_0x6000001d2c60 .part L_0x6000001d7a20, 15, 1;
L_0x6000001d2d00 .part L_0x6000001d2b20, 15, 1;
L_0x6000001d2da0 .part L_0x6000001d7980, 15, 1;
L_0x6000001d2e40 .part L_0x6000001d7a20, 15, 1;
L_0x6000001d2ee0 .part L_0x6000001d2b20, 15, 1;
L_0x6000001d2f80 .functor MUXZ 16, L_0x6000001d2b20, L_0x7f9f37332eb0, L_0x600001b09180, C4<>;
L_0x6000001d3020 .functor MUXZ 16, L_0x6000001d2f80, L_0x7f9f37332e68, L_0x600001b090a0, C4<>;
L_0x6000001d30c0 .cmp/eq 16, L_0x6000001d3020, L_0x7f9f37332ef8;
S_0x7f9f35cc2f50 .scope module, "CLA4_0" "CLA_4bit" 11 23, 7 1 0, S_0x7f9f35ccb640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0c380 .functor XOR 1, L_0x6000001d7b60, L_0x6000001d7c00, C4<0>, C4<0>;
L_0x600001b0c3f0 .functor XOR 1, L_0x6000001d7ca0, L_0x6000001d7d40, C4<0>, C4<0>;
L_0x600001b0c460 .functor XOR 1, L_0x6000001d7de0, L_0x6000001d7e80, C4<0>, C4<0>;
L_0x600001b0c4d0 .functor XOR 1, L_0x6000001d7f20, L_0x6000001d0000, C4<0>, C4<0>;
L_0x600001b0c540 .functor AND 1, L_0x6000001d00a0, L_0x6000001d0140, C4<1>, C4<1>;
L_0x600001b0c5b0 .functor AND 1, L_0x6000001d01e0, L_0x6000001d0280, C4<1>, C4<1>;
L_0x600001b0c690 .functor AND 1, L_0x6000001d0320, L_0x6000001d03c0, C4<1>, C4<1>;
L_0x600001b0c620 .functor AND 1, L_0x6000001d0460, L_0x6000001d0500, C4<1>, C4<1>;
L_0x600001b0c700 .functor AND 1, L_0x6000001d3200, L_0x600001b0c380, C4<1>, C4<1>;
L_0x600001b0c770 .functor OR 1, L_0x600001b0c540, L_0x600001b0c700, C4<0>, C4<0>;
L_0x600001b0c7e0 .functor AND 1, L_0x600001b0c540, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0c850 .functor OR 1, L_0x600001b0c5b0, L_0x600001b0c7e0, C4<0>, C4<0>;
L_0x600001b0c8c0 .functor AND 1, L_0x6000001d3200, L_0x600001b0c380, C4<1>, C4<1>;
L_0x600001b0c9a0 .functor AND 1, L_0x600001b0c8c0, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0ca10 .functor OR 1, L_0x600001b0c850, L_0x600001b0c9a0, C4<0>, C4<0>;
L_0x600001b0c930 .functor AND 1, L_0x600001b0c5b0, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0ca80 .functor OR 1, L_0x600001b0c690, L_0x600001b0c930, C4<0>, C4<0>;
L_0x600001b0caf0 .functor AND 1, L_0x600001b0c540, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0cb60 .functor AND 1, L_0x600001b0caf0, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0cbd0 .functor OR 1, L_0x600001b0ca80, L_0x600001b0cb60, C4<0>, C4<0>;
L_0x600001b0cc40 .functor AND 1, L_0x6000001d3200, L_0x600001b0c380, C4<1>, C4<1>;
L_0x600001b0ccb0 .functor AND 1, L_0x600001b0cc40, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0cd20 .functor AND 1, L_0x600001b0ccb0, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0cd90 .functor OR 1, L_0x600001b0cbd0, L_0x600001b0cd20, C4<0>, C4<0>;
L_0x600001b0ce00 .functor AND 1, L_0x600001b0c690, L_0x600001b0c4d0, C4<1>, C4<1>;
L_0x600001b0ce70 .functor OR 1, L_0x600001b0c620, L_0x600001b0ce00, C4<0>, C4<0>;
L_0x600001b0cee0 .functor AND 1, L_0x600001b0c5b0, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0cf50 .functor AND 1, L_0x600001b0cee0, L_0x600001b0c4d0, C4<1>, C4<1>;
L_0x600001b0cfc0 .functor OR 1, L_0x600001b0ce70, L_0x600001b0cf50, C4<0>, C4<0>;
L_0x600001b0d030 .functor AND 1, L_0x600001b0c540, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0d0a0 .functor AND 1, L_0x600001b0d030, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0d110 .functor AND 1, L_0x600001b0d0a0, L_0x600001b0c4d0, C4<1>, C4<1>;
L_0x600001b0d180 .functor OR 1, L_0x600001b0cfc0, L_0x600001b0d110, C4<0>, C4<0>;
L_0x600001b0d1f0 .functor AND 1, L_0x6000001d3200, L_0x600001b0c380, C4<1>, C4<1>;
L_0x600001b0d260 .functor AND 1, L_0x600001b0d1f0, L_0x600001b0c3f0, C4<1>, C4<1>;
L_0x600001b0d2d0 .functor AND 1, L_0x600001b0d260, L_0x600001b0c460, C4<1>, C4<1>;
L_0x600001b0d340 .functor AND 1, L_0x600001b0d2d0, L_0x600001b0c4d0, C4<1>, C4<1>;
L_0x600001b0d3b0 .functor OR 1, L_0x600001b0d180, L_0x600001b0d340, C4<0>, C4<0>;
L_0x600001b0d420 .functor BUFZ 1, L_0x600001b0d3b0, C4<0>, C4<0>, C4<0>;
L_0x600001b0d490 .functor XOR 1, L_0x600001b0c380, L_0x6000001d3200, C4<0>, C4<0>;
L_0x600001b0d500 .functor XOR 1, L_0x600001b0c3f0, L_0x600001b0c770, C4<0>, C4<0>;
L_0x600001b0d570 .functor XOR 1, L_0x600001b0c460, L_0x600001b0ca10, C4<0>, C4<0>;
L_0x600001b0d5e0 .functor XOR 1, L_0x600001b0c4d0, L_0x600001b0cd90, C4<0>, C4<0>;
v0x6000002fbba0_0 .net "A", 3 0, L_0x6000001d0640;  1 drivers
v0x6000002fbc30_0 .net "B", 3 0, L_0x6000001d06e0;  1 drivers
v0x6000002fbcc0_0 .net "C0", 0 0, L_0x600001b0c770;  1 drivers
v0x6000002fbd50_0 .net "C1", 0 0, L_0x600001b0ca10;  1 drivers
v0x6000002fbde0_0 .net "C2", 0 0, L_0x600001b0cd90;  1 drivers
v0x6000002fbe70_0 .net "C3", 0 0, L_0x600001b0d3b0;  1 drivers
v0x6000002fbf00_0 .net "Cin", 0 0, L_0x6000001d3200;  alias, 1 drivers
v0x6000002ffde0_0 .net "Cout", 0 0, L_0x600001b0d420;  alias, 1 drivers
v0x6000002ffc30_0 .net "G0", 0 0, L_0x600001b0c540;  1 drivers
v0x6000002ff9f0_0 .net "G1", 0 0, L_0x600001b0c5b0;  1 drivers
v0x6000002ff840_0 .net "G2", 0 0, L_0x600001b0c690;  1 drivers
v0x6000002ff600_0 .net "G3", 0 0, L_0x600001b0c620;  1 drivers
v0x6000002ff450_0 .net "P0", 0 0, L_0x600001b0c380;  1 drivers
v0x6000002ff210_0 .net "P1", 0 0, L_0x600001b0c3f0;  1 drivers
v0x6000002ff060_0 .net "P2", 0 0, L_0x600001b0c460;  1 drivers
v0x6000002fee20_0 .net "P3", 0 0, L_0x600001b0c4d0;  1 drivers
v0x6000002fec70_0 .net "Sum", 3 0, L_0x6000001d05a0;  1 drivers
v0x6000002fea30_0 .net *"_ivl_1", 0 0, L_0x6000001d7b60;  1 drivers
v0x6000002fe880_0 .net *"_ivl_100", 0 0, L_0x600001b0d260;  1 drivers
v0x6000002fe640_0 .net *"_ivl_102", 0 0, L_0x600001b0d2d0;  1 drivers
v0x6000002fe490_0 .net *"_ivl_104", 0 0, L_0x600001b0d340;  1 drivers
v0x6000002fe250_0 .net *"_ivl_112", 0 0, L_0x600001b0d490;  1 drivers
v0x6000002fe0a0_0 .net *"_ivl_116", 0 0, L_0x600001b0d500;  1 drivers
v0x6000002fde60_0 .net *"_ivl_120", 0 0, L_0x600001b0d570;  1 drivers
v0x6000002fdcb0_0 .net *"_ivl_125", 0 0, L_0x600001b0d5e0;  1 drivers
v0x6000002fda70_0 .net *"_ivl_13", 0 0, L_0x6000001d7de0;  1 drivers
v0x6000002fd8c0_0 .net *"_ivl_15", 0 0, L_0x6000001d7e80;  1 drivers
v0x6000002fd680_0 .net *"_ivl_19", 0 0, L_0x6000001d7f20;  1 drivers
v0x6000002fd4d0_0 .net *"_ivl_21", 0 0, L_0x6000001d0000;  1 drivers
v0x6000002fd290_0 .net *"_ivl_25", 0 0, L_0x6000001d00a0;  1 drivers
v0x6000002fd0e0_0 .net *"_ivl_27", 0 0, L_0x6000001d0140;  1 drivers
v0x6000002fcea0_0 .net *"_ivl_3", 0 0, L_0x6000001d7c00;  1 drivers
v0x6000002fccf0_0 .net *"_ivl_31", 0 0, L_0x6000001d01e0;  1 drivers
v0x6000002fcab0_0 .net *"_ivl_33", 0 0, L_0x6000001d0280;  1 drivers
v0x6000002fc900_0 .net *"_ivl_37", 0 0, L_0x6000001d0320;  1 drivers
v0x6000002fc6c0_0 .net *"_ivl_39", 0 0, L_0x6000001d03c0;  1 drivers
v0x6000002fc510_0 .net *"_ivl_43", 0 0, L_0x6000001d0460;  1 drivers
v0x6000002fc2d0_0 .net *"_ivl_45", 0 0, L_0x6000001d0500;  1 drivers
v0x6000002fc120_0 .net *"_ivl_48", 0 0, L_0x600001b0c700;  1 drivers
v0x6000002f7f00_0 .net *"_ivl_52", 0 0, L_0x600001b0c7e0;  1 drivers
v0x6000002f7d50_0 .net *"_ivl_54", 0 0, L_0x600001b0c850;  1 drivers
v0x6000002f7b10_0 .net *"_ivl_56", 0 0, L_0x600001b0c8c0;  1 drivers
v0x6000002f7960_0 .net *"_ivl_58", 0 0, L_0x600001b0c9a0;  1 drivers
v0x6000002f77b0_0 .net *"_ivl_62", 0 0, L_0x600001b0c930;  1 drivers
v0x6000002f7570_0 .net *"_ivl_64", 0 0, L_0x600001b0ca80;  1 drivers
v0x6000002f73c0_0 .net *"_ivl_66", 0 0, L_0x600001b0caf0;  1 drivers
v0x6000002f7180_0 .net *"_ivl_68", 0 0, L_0x600001b0cb60;  1 drivers
v0x6000002f6fd0_0 .net *"_ivl_7", 0 0, L_0x6000001d7ca0;  1 drivers
v0x6000002f6d90_0 .net *"_ivl_70", 0 0, L_0x600001b0cbd0;  1 drivers
v0x6000002f6be0_0 .net *"_ivl_72", 0 0, L_0x600001b0cc40;  1 drivers
v0x6000002f69a0_0 .net *"_ivl_74", 0 0, L_0x600001b0ccb0;  1 drivers
v0x6000002f67f0_0 .net *"_ivl_76", 0 0, L_0x600001b0cd20;  1 drivers
v0x6000002f65b0_0 .net *"_ivl_80", 0 0, L_0x600001b0ce00;  1 drivers
v0x6000002f6400_0 .net *"_ivl_82", 0 0, L_0x600001b0ce70;  1 drivers
v0x6000002f61c0_0 .net *"_ivl_84", 0 0, L_0x600001b0cee0;  1 drivers
v0x6000002f6010_0 .net *"_ivl_86", 0 0, L_0x600001b0cf50;  1 drivers
v0x6000002f5dd0_0 .net *"_ivl_88", 0 0, L_0x600001b0cfc0;  1 drivers
v0x6000002f5c20_0 .net *"_ivl_9", 0 0, L_0x6000001d7d40;  1 drivers
v0x6000002f59e0_0 .net *"_ivl_90", 0 0, L_0x600001b0d030;  1 drivers
v0x6000002f5830_0 .net *"_ivl_92", 0 0, L_0x600001b0d0a0;  1 drivers
v0x6000002f55f0_0 .net *"_ivl_94", 0 0, L_0x600001b0d110;  1 drivers
v0x6000002f5440_0 .net *"_ivl_96", 0 0, L_0x600001b0d180;  1 drivers
v0x6000002f5200_0 .net *"_ivl_98", 0 0, L_0x600001b0d1f0;  1 drivers
L_0x6000001d7b60 .part L_0x6000001d0640, 0, 1;
L_0x6000001d7c00 .part L_0x6000001d06e0, 0, 1;
L_0x6000001d7ca0 .part L_0x6000001d0640, 1, 1;
L_0x6000001d7d40 .part L_0x6000001d06e0, 1, 1;
L_0x6000001d7de0 .part L_0x6000001d0640, 2, 1;
L_0x6000001d7e80 .part L_0x6000001d06e0, 2, 1;
L_0x6000001d7f20 .part L_0x6000001d0640, 3, 1;
L_0x6000001d0000 .part L_0x6000001d06e0, 3, 1;
L_0x6000001d00a0 .part L_0x6000001d0640, 0, 1;
L_0x6000001d0140 .part L_0x6000001d06e0, 0, 1;
L_0x6000001d01e0 .part L_0x6000001d0640, 1, 1;
L_0x6000001d0280 .part L_0x6000001d06e0, 1, 1;
L_0x6000001d0320 .part L_0x6000001d0640, 2, 1;
L_0x6000001d03c0 .part L_0x6000001d06e0, 2, 1;
L_0x6000001d0460 .part L_0x6000001d0640, 3, 1;
L_0x6000001d0500 .part L_0x6000001d06e0, 3, 1;
L_0x6000001d05a0 .concat8 [ 1 1 1 1], L_0x600001b0d490, L_0x600001b0d500, L_0x600001b0d570, L_0x600001b0d5e0;
S_0x7f9f35cd44a0 .scope module, "CLA4_1" "CLA_4bit" 11 24, 7 1 0, S_0x7f9f35ccb640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0d650 .functor XOR 1, L_0x6000001d0780, L_0x6000001d0820, C4<0>, C4<0>;
L_0x600001b0d6c0 .functor XOR 1, L_0x6000001d08c0, L_0x6000001d0960, C4<0>, C4<0>;
L_0x600001b0d730 .functor XOR 1, L_0x6000001d0a00, L_0x6000001d0aa0, C4<0>, C4<0>;
L_0x600001b0d7a0 .functor XOR 1, L_0x6000001d0b40, L_0x6000001d0be0, C4<0>, C4<0>;
L_0x600001b0d810 .functor AND 1, L_0x6000001d0c80, L_0x6000001d0d20, C4<1>, C4<1>;
L_0x600001b0d880 .functor AND 1, L_0x6000001d0dc0, L_0x6000001d0e60, C4<1>, C4<1>;
L_0x600001b0d960 .functor AND 1, L_0x6000001d0f00, L_0x6000001d0fa0, C4<1>, C4<1>;
L_0x600001b0d8f0 .functor AND 1, L_0x6000001d1040, L_0x6000001d10e0, C4<1>, C4<1>;
L_0x600001b0d9d0 .functor AND 1, L_0x600001b0d420, L_0x600001b0d650, C4<1>, C4<1>;
L_0x600001b0da40 .functor OR 1, L_0x600001b0d810, L_0x600001b0d9d0, C4<0>, C4<0>;
L_0x600001b0dab0 .functor AND 1, L_0x600001b0d810, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0db20 .functor OR 1, L_0x600001b0d880, L_0x600001b0dab0, C4<0>, C4<0>;
L_0x600001b0db90 .functor AND 1, L_0x600001b0d420, L_0x600001b0d650, C4<1>, C4<1>;
L_0x600001b0dc70 .functor AND 1, L_0x600001b0db90, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0dce0 .functor OR 1, L_0x600001b0db20, L_0x600001b0dc70, C4<0>, C4<0>;
L_0x600001b0dc00 .functor AND 1, L_0x600001b0d880, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0dd50 .functor OR 1, L_0x600001b0d960, L_0x600001b0dc00, C4<0>, C4<0>;
L_0x600001b0ddc0 .functor AND 1, L_0x600001b0d810, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0de30 .functor AND 1, L_0x600001b0ddc0, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0dea0 .functor OR 1, L_0x600001b0dd50, L_0x600001b0de30, C4<0>, C4<0>;
L_0x600001b0df10 .functor AND 1, L_0x600001b0d420, L_0x600001b0d650, C4<1>, C4<1>;
L_0x600001b0df80 .functor AND 1, L_0x600001b0df10, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0dff0 .functor AND 1, L_0x600001b0df80, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0e060 .functor OR 1, L_0x600001b0dea0, L_0x600001b0dff0, C4<0>, C4<0>;
L_0x600001b0e0d0 .functor AND 1, L_0x600001b0d960, L_0x600001b0d7a0, C4<1>, C4<1>;
L_0x600001b0e140 .functor OR 1, L_0x600001b0d8f0, L_0x600001b0e0d0, C4<0>, C4<0>;
L_0x600001b0e1b0 .functor AND 1, L_0x600001b0d880, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0e220 .functor AND 1, L_0x600001b0e1b0, L_0x600001b0d7a0, C4<1>, C4<1>;
L_0x600001b0e290 .functor OR 1, L_0x600001b0e140, L_0x600001b0e220, C4<0>, C4<0>;
L_0x600001b0e300 .functor AND 1, L_0x600001b0d810, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0e370 .functor AND 1, L_0x600001b0e300, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0e3e0 .functor AND 1, L_0x600001b0e370, L_0x600001b0d7a0, C4<1>, C4<1>;
L_0x600001b0e450 .functor OR 1, L_0x600001b0e290, L_0x600001b0e3e0, C4<0>, C4<0>;
L_0x600001b0e4c0 .functor AND 1, L_0x600001b0d420, L_0x600001b0d650, C4<1>, C4<1>;
L_0x600001b0e530 .functor AND 1, L_0x600001b0e4c0, L_0x600001b0d6c0, C4<1>, C4<1>;
L_0x600001b0e5a0 .functor AND 1, L_0x600001b0e530, L_0x600001b0d730, C4<1>, C4<1>;
L_0x600001b0e610 .functor AND 1, L_0x600001b0e5a0, L_0x600001b0d7a0, C4<1>, C4<1>;
L_0x600001b0e680 .functor OR 1, L_0x600001b0e450, L_0x600001b0e610, C4<0>, C4<0>;
L_0x600001b0e6f0 .functor BUFZ 1, L_0x600001b0e680, C4<0>, C4<0>, C4<0>;
L_0x600001b0e760 .functor XOR 1, L_0x600001b0d650, L_0x600001b0d420, C4<0>, C4<0>;
L_0x600001b0e7d0 .functor XOR 1, L_0x600001b0d6c0, L_0x600001b0da40, C4<0>, C4<0>;
L_0x600001b0e840 .functor XOR 1, L_0x600001b0d730, L_0x600001b0dce0, C4<0>, C4<0>;
L_0x600001b0e8b0 .functor XOR 1, L_0x600001b0d7a0, L_0x600001b0e060, C4<0>, C4<0>;
v0x6000002f5050_0 .net "A", 3 0, L_0x6000001d1220;  1 drivers
v0x6000002f4e10_0 .net "B", 3 0, L_0x6000001d12c0;  1 drivers
v0x6000002f4c60_0 .net "C0", 0 0, L_0x600001b0da40;  1 drivers
v0x6000002f4a20_0 .net "C1", 0 0, L_0x600001b0dce0;  1 drivers
v0x6000002f4870_0 .net "C2", 0 0, L_0x600001b0e060;  1 drivers
v0x6000002f4630_0 .net "C3", 0 0, L_0x600001b0e680;  1 drivers
v0x6000002f4480_0 .net "Cin", 0 0, L_0x600001b0d420;  alias, 1 drivers
v0x6000002cb8d0_0 .net "Cout", 0 0, L_0x600001b0e6f0;  alias, 1 drivers
v0x6000002cb720_0 .net "G0", 0 0, L_0x600001b0d810;  1 drivers
v0x6000002cb4e0_0 .net "G1", 0 0, L_0x600001b0d880;  1 drivers
v0x6000002cb330_0 .net "G2", 0 0, L_0x600001b0d960;  1 drivers
v0x6000002cb0f0_0 .net "G3", 0 0, L_0x600001b0d8f0;  1 drivers
v0x6000002caf40_0 .net "P0", 0 0, L_0x600001b0d650;  1 drivers
v0x6000002cad00_0 .net "P1", 0 0, L_0x600001b0d6c0;  1 drivers
v0x6000002cab50_0 .net "P2", 0 0, L_0x600001b0d730;  1 drivers
v0x6000002ca910_0 .net "P3", 0 0, L_0x600001b0d7a0;  1 drivers
v0x6000002ca760_0 .net "Sum", 3 0, L_0x6000001d1180;  1 drivers
v0x6000002ca520_0 .net *"_ivl_1", 0 0, L_0x6000001d0780;  1 drivers
v0x6000002ca370_0 .net *"_ivl_100", 0 0, L_0x600001b0e530;  1 drivers
v0x6000002ca130_0 .net *"_ivl_102", 0 0, L_0x600001b0e5a0;  1 drivers
v0x6000002c9f80_0 .net *"_ivl_104", 0 0, L_0x600001b0e610;  1 drivers
v0x6000002c9d40_0 .net *"_ivl_112", 0 0, L_0x600001b0e760;  1 drivers
v0x6000002c9b90_0 .net *"_ivl_116", 0 0, L_0x600001b0e7d0;  1 drivers
v0x6000002c9950_0 .net *"_ivl_120", 0 0, L_0x600001b0e840;  1 drivers
v0x6000002c97a0_0 .net *"_ivl_125", 0 0, L_0x600001b0e8b0;  1 drivers
v0x6000002c9560_0 .net *"_ivl_13", 0 0, L_0x6000001d0a00;  1 drivers
v0x6000002c93b0_0 .net *"_ivl_15", 0 0, L_0x6000001d0aa0;  1 drivers
v0x6000002c9170_0 .net *"_ivl_19", 0 0, L_0x6000001d0b40;  1 drivers
v0x6000002c8fc0_0 .net *"_ivl_21", 0 0, L_0x6000001d0be0;  1 drivers
v0x6000002c8d80_0 .net *"_ivl_25", 0 0, L_0x6000001d0c80;  1 drivers
v0x6000002c8bd0_0 .net *"_ivl_27", 0 0, L_0x6000001d0d20;  1 drivers
v0x6000002c8990_0 .net *"_ivl_3", 0 0, L_0x6000001d0820;  1 drivers
v0x6000002c87e0_0 .net *"_ivl_31", 0 0, L_0x6000001d0dc0;  1 drivers
v0x6000002c85a0_0 .net *"_ivl_33", 0 0, L_0x6000001d0e60;  1 drivers
v0x6000002c83f0_0 .net *"_ivl_37", 0 0, L_0x6000001d0f00;  1 drivers
v0x6000002c81b0_0 .net *"_ivl_39", 0 0, L_0x6000001d0fa0;  1 drivers
v0x6000002c8000_0 .net *"_ivl_43", 0 0, L_0x6000001d1040;  1 drivers
v0x6000002cfd50_0 .net *"_ivl_45", 0 0, L_0x6000001d10e0;  1 drivers
v0x6000002cfba0_0 .net *"_ivl_48", 0 0, L_0x600001b0d9d0;  1 drivers
v0x6000002cf060_0 .net *"_ivl_52", 0 0, L_0x600001b0dab0;  1 drivers
v0x6000002ceeb0_0 .net *"_ivl_54", 0 0, L_0x600001b0db20;  1 drivers
v0x6000002cec70_0 .net *"_ivl_56", 0 0, L_0x600001b0db90;  1 drivers
v0x6000002ceac0_0 .net *"_ivl_58", 0 0, L_0x600001b0dc70;  1 drivers
v0x6000002ce880_0 .net *"_ivl_62", 0 0, L_0x600001b0dc00;  1 drivers
v0x6000002ce6d0_0 .net *"_ivl_64", 0 0, L_0x600001b0dd50;  1 drivers
v0x6000002ce490_0 .net *"_ivl_66", 0 0, L_0x600001b0ddc0;  1 drivers
v0x6000002ce2e0_0 .net *"_ivl_68", 0 0, L_0x600001b0de30;  1 drivers
v0x6000002ce0a0_0 .net *"_ivl_7", 0 0, L_0x6000001d08c0;  1 drivers
v0x6000002cdef0_0 .net *"_ivl_70", 0 0, L_0x600001b0dea0;  1 drivers
v0x6000002cdcb0_0 .net *"_ivl_72", 0 0, L_0x600001b0df10;  1 drivers
v0x6000002cdb00_0 .net *"_ivl_74", 0 0, L_0x600001b0df80;  1 drivers
v0x6000002cd8c0_0 .net *"_ivl_76", 0 0, L_0x600001b0dff0;  1 drivers
v0x6000002cd710_0 .net *"_ivl_80", 0 0, L_0x600001b0e0d0;  1 drivers
v0x6000002cd4d0_0 .net *"_ivl_82", 0 0, L_0x600001b0e140;  1 drivers
v0x6000002cd320_0 .net *"_ivl_84", 0 0, L_0x600001b0e1b0;  1 drivers
v0x6000002cd0e0_0 .net *"_ivl_86", 0 0, L_0x600001b0e220;  1 drivers
v0x6000002ccf30_0 .net *"_ivl_88", 0 0, L_0x600001b0e290;  1 drivers
v0x6000002cccf0_0 .net *"_ivl_9", 0 0, L_0x6000001d0960;  1 drivers
v0x6000002ccb40_0 .net *"_ivl_90", 0 0, L_0x600001b0e300;  1 drivers
v0x6000002cc900_0 .net *"_ivl_92", 0 0, L_0x600001b0e370;  1 drivers
v0x6000002cc750_0 .net *"_ivl_94", 0 0, L_0x600001b0e3e0;  1 drivers
v0x6000002cc510_0 .net *"_ivl_96", 0 0, L_0x600001b0e450;  1 drivers
v0x6000002cc360_0 .net *"_ivl_98", 0 0, L_0x600001b0e4c0;  1 drivers
L_0x6000001d0780 .part L_0x6000001d1220, 0, 1;
L_0x6000001d0820 .part L_0x6000001d12c0, 0, 1;
L_0x6000001d08c0 .part L_0x6000001d1220, 1, 1;
L_0x6000001d0960 .part L_0x6000001d12c0, 1, 1;
L_0x6000001d0a00 .part L_0x6000001d1220, 2, 1;
L_0x6000001d0aa0 .part L_0x6000001d12c0, 2, 1;
L_0x6000001d0b40 .part L_0x6000001d1220, 3, 1;
L_0x6000001d0be0 .part L_0x6000001d12c0, 3, 1;
L_0x6000001d0c80 .part L_0x6000001d1220, 0, 1;
L_0x6000001d0d20 .part L_0x6000001d12c0, 0, 1;
L_0x6000001d0dc0 .part L_0x6000001d1220, 1, 1;
L_0x6000001d0e60 .part L_0x6000001d12c0, 1, 1;
L_0x6000001d0f00 .part L_0x6000001d1220, 2, 1;
L_0x6000001d0fa0 .part L_0x6000001d12c0, 2, 1;
L_0x6000001d1040 .part L_0x6000001d1220, 3, 1;
L_0x6000001d10e0 .part L_0x6000001d12c0, 3, 1;
L_0x6000001d1180 .concat8 [ 1 1 1 1], L_0x600001b0e760, L_0x600001b0e7d0, L_0x600001b0e840, L_0x600001b0e8b0;
S_0x7f9f35f19f40 .scope module, "CLA4_2" "CLA_4bit" 11 25, 7 1 0, S_0x7f9f35ccb640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0e920 .functor XOR 1, L_0x6000001d1360, L_0x6000001d1400, C4<0>, C4<0>;
L_0x600001b0e990 .functor XOR 1, L_0x6000001d14a0, L_0x6000001d1540, C4<0>, C4<0>;
L_0x600001b0ea00 .functor XOR 1, L_0x6000001d15e0, L_0x6000001d1680, C4<0>, C4<0>;
L_0x600001b0ea70 .functor XOR 1, L_0x6000001d1720, L_0x6000001d17c0, C4<0>, C4<0>;
L_0x600001b0eae0 .functor AND 1, L_0x6000001d1860, L_0x6000001d1900, C4<1>, C4<1>;
L_0x600001b0eb50 .functor AND 1, L_0x6000001d19a0, L_0x6000001d1a40, C4<1>, C4<1>;
L_0x600001b0ec30 .functor AND 1, L_0x6000001d1ae0, L_0x6000001d1b80, C4<1>, C4<1>;
L_0x600001b0ebc0 .functor AND 1, L_0x6000001d1c20, L_0x6000001d1cc0, C4<1>, C4<1>;
L_0x600001b0eca0 .functor AND 1, L_0x600001b0e6f0, L_0x600001b0e920, C4<1>, C4<1>;
L_0x600001b0ed10 .functor OR 1, L_0x600001b0eae0, L_0x600001b0eca0, C4<0>, C4<0>;
L_0x600001b0ed80 .functor AND 1, L_0x600001b0eae0, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0edf0 .functor OR 1, L_0x600001b0eb50, L_0x600001b0ed80, C4<0>, C4<0>;
L_0x600001b0ee60 .functor AND 1, L_0x600001b0e6f0, L_0x600001b0e920, C4<1>, C4<1>;
L_0x600001b0ef40 .functor AND 1, L_0x600001b0ee60, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0efb0 .functor OR 1, L_0x600001b0edf0, L_0x600001b0ef40, C4<0>, C4<0>;
L_0x600001b0eed0 .functor AND 1, L_0x600001b0eb50, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f020 .functor OR 1, L_0x600001b0ec30, L_0x600001b0eed0, C4<0>, C4<0>;
L_0x600001b0f090 .functor AND 1, L_0x600001b0eae0, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0f100 .functor AND 1, L_0x600001b0f090, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f170 .functor OR 1, L_0x600001b0f020, L_0x600001b0f100, C4<0>, C4<0>;
L_0x600001b0f1e0 .functor AND 1, L_0x600001b0e6f0, L_0x600001b0e920, C4<1>, C4<1>;
L_0x600001b0f250 .functor AND 1, L_0x600001b0f1e0, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0f2c0 .functor AND 1, L_0x600001b0f250, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f330 .functor OR 1, L_0x600001b0f170, L_0x600001b0f2c0, C4<0>, C4<0>;
L_0x600001b0f3a0 .functor AND 1, L_0x600001b0ec30, L_0x600001b0ea70, C4<1>, C4<1>;
L_0x600001b0f410 .functor OR 1, L_0x600001b0ebc0, L_0x600001b0f3a0, C4<0>, C4<0>;
L_0x600001b0f480 .functor AND 1, L_0x600001b0eb50, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f4f0 .functor AND 1, L_0x600001b0f480, L_0x600001b0ea70, C4<1>, C4<1>;
L_0x600001b0f560 .functor OR 1, L_0x600001b0f410, L_0x600001b0f4f0, C4<0>, C4<0>;
L_0x600001b0f5d0 .functor AND 1, L_0x600001b0eae0, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0f640 .functor AND 1, L_0x600001b0f5d0, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f6b0 .functor AND 1, L_0x600001b0f640, L_0x600001b0ea70, C4<1>, C4<1>;
L_0x600001b0f720 .functor OR 1, L_0x600001b0f560, L_0x600001b0f6b0, C4<0>, C4<0>;
L_0x600001b0f790 .functor AND 1, L_0x600001b0e6f0, L_0x600001b0e920, C4<1>, C4<1>;
L_0x600001b0f800 .functor AND 1, L_0x600001b0f790, L_0x600001b0e990, C4<1>, C4<1>;
L_0x600001b0f870 .functor AND 1, L_0x600001b0f800, L_0x600001b0ea00, C4<1>, C4<1>;
L_0x600001b0f8e0 .functor AND 1, L_0x600001b0f870, L_0x600001b0ea70, C4<1>, C4<1>;
L_0x600001b0f950 .functor OR 1, L_0x600001b0f720, L_0x600001b0f8e0, C4<0>, C4<0>;
L_0x600001b0f9c0 .functor BUFZ 1, L_0x600001b0f950, C4<0>, C4<0>, C4<0>;
L_0x600001b0fa30 .functor XOR 1, L_0x600001b0e920, L_0x600001b0e6f0, C4<0>, C4<0>;
L_0x600001b0faa0 .functor XOR 1, L_0x600001b0e990, L_0x600001b0ed10, C4<0>, C4<0>;
L_0x600001b0fb10 .functor XOR 1, L_0x600001b0ea00, L_0x600001b0efb0, C4<0>, C4<0>;
L_0x600001b0fb80 .functor XOR 1, L_0x600001b0ea70, L_0x600001b0f330, C4<0>, C4<0>;
v0x6000002cc120_0 .net "A", 3 0, L_0x6000001d1e00;  1 drivers
v0x6000002c3f00_0 .net "B", 3 0, L_0x6000001d1ea0;  1 drivers
v0x6000002c3cc0_0 .net "C0", 0 0, L_0x600001b0ed10;  1 drivers
v0x6000002c3b10_0 .net "C1", 0 0, L_0x600001b0efb0;  1 drivers
v0x6000002c38d0_0 .net "C2", 0 0, L_0x600001b0f330;  1 drivers
v0x6000002c3720_0 .net "C3", 0 0, L_0x600001b0f950;  1 drivers
v0x6000002c34e0_0 .net "Cin", 0 0, L_0x600001b0e6f0;  alias, 1 drivers
v0x6000002c3330_0 .net "Cout", 0 0, L_0x600001b0f9c0;  alias, 1 drivers
v0x6000002c27f0_0 .net "G0", 0 0, L_0x600001b0eae0;  1 drivers
v0x6000002c2640_0 .net "G1", 0 0, L_0x600001b0eb50;  1 drivers
v0x6000002c2400_0 .net "G2", 0 0, L_0x600001b0ec30;  1 drivers
v0x6000002c2250_0 .net "G3", 0 0, L_0x600001b0ebc0;  1 drivers
v0x6000002c2010_0 .net "P0", 0 0, L_0x600001b0e920;  1 drivers
v0x6000002c1e60_0 .net "P1", 0 0, L_0x600001b0e990;  1 drivers
v0x6000002c1c20_0 .net "P2", 0 0, L_0x600001b0ea00;  1 drivers
v0x6000002c1a70_0 .net "P3", 0 0, L_0x600001b0ea70;  1 drivers
v0x6000002c1830_0 .net "Sum", 3 0, L_0x6000001d1d60;  1 drivers
v0x6000002c1680_0 .net *"_ivl_1", 0 0, L_0x6000001d1360;  1 drivers
v0x6000002c1440_0 .net *"_ivl_100", 0 0, L_0x600001b0f800;  1 drivers
v0x6000002c1290_0 .net *"_ivl_102", 0 0, L_0x600001b0f870;  1 drivers
v0x6000002c1050_0 .net *"_ivl_104", 0 0, L_0x600001b0f8e0;  1 drivers
v0x6000002c0ea0_0 .net *"_ivl_112", 0 0, L_0x600001b0fa30;  1 drivers
v0x6000002c0c60_0 .net *"_ivl_116", 0 0, L_0x600001b0faa0;  1 drivers
v0x6000002c0ab0_0 .net *"_ivl_120", 0 0, L_0x600001b0fb10;  1 drivers
v0x6000002c0870_0 .net *"_ivl_125", 0 0, L_0x600001b0fb80;  1 drivers
v0x6000002c06c0_0 .net *"_ivl_13", 0 0, L_0x6000001d15e0;  1 drivers
v0x6000002c0480_0 .net *"_ivl_15", 0 0, L_0x6000001d1680;  1 drivers
v0x6000002c02d0_0 .net *"_ivl_19", 0 0, L_0x6000001d1720;  1 drivers
v0x6000002c0090_0 .net *"_ivl_21", 0 0, L_0x6000001d17c0;  1 drivers
v0x6000002c7de0_0 .net *"_ivl_25", 0 0, L_0x6000001d1860;  1 drivers
v0x6000002c7c30_0 .net *"_ivl_27", 0 0, L_0x6000001d1900;  1 drivers
v0x6000002c79f0_0 .net *"_ivl_3", 0 0, L_0x6000001d1400;  1 drivers
v0x6000002c7840_0 .net *"_ivl_31", 0 0, L_0x6000001d19a0;  1 drivers
v0x6000002c7600_0 .net *"_ivl_33", 0 0, L_0x6000001d1a40;  1 drivers
v0x6000002c7450_0 .net *"_ivl_37", 0 0, L_0x6000001d1ae0;  1 drivers
v0x6000002c7210_0 .net *"_ivl_39", 0 0, L_0x6000001d1b80;  1 drivers
v0x6000002c7060_0 .net *"_ivl_43", 0 0, L_0x6000001d1c20;  1 drivers
v0x6000002c6e20_0 .net *"_ivl_45", 0 0, L_0x6000001d1cc0;  1 drivers
v0x6000002c6c70_0 .net *"_ivl_48", 0 0, L_0x600001b0eca0;  1 drivers
v0x6000002c6a30_0 .net *"_ivl_52", 0 0, L_0x600001b0ed80;  1 drivers
v0x6000002c6880_0 .net *"_ivl_54", 0 0, L_0x600001b0edf0;  1 drivers
v0x6000002c6640_0 .net *"_ivl_56", 0 0, L_0x600001b0ee60;  1 drivers
v0x6000002c6490_0 .net *"_ivl_58", 0 0, L_0x600001b0ef40;  1 drivers
v0x6000002c6250_0 .net *"_ivl_62", 0 0, L_0x600001b0eed0;  1 drivers
v0x6000002c60a0_0 .net *"_ivl_64", 0 0, L_0x600001b0f020;  1 drivers
v0x6000002c5e60_0 .net *"_ivl_66", 0 0, L_0x600001b0f090;  1 drivers
v0x6000002c5cb0_0 .net *"_ivl_68", 0 0, L_0x600001b0f100;  1 drivers
v0x6000002c5a70_0 .net *"_ivl_7", 0 0, L_0x6000001d14a0;  1 drivers
v0x6000002c58c0_0 .net *"_ivl_70", 0 0, L_0x600001b0f170;  1 drivers
v0x6000002c4d80_0 .net *"_ivl_72", 0 0, L_0x600001b0f1e0;  1 drivers
v0x6000002c4bd0_0 .net *"_ivl_74", 0 0, L_0x600001b0f250;  1 drivers
v0x6000002c4990_0 .net *"_ivl_76", 0 0, L_0x600001b0f2c0;  1 drivers
v0x6000002c47e0_0 .net *"_ivl_80", 0 0, L_0x600001b0f3a0;  1 drivers
v0x6000002c45a0_0 .net *"_ivl_82", 0 0, L_0x600001b0f410;  1 drivers
v0x6000002c43f0_0 .net *"_ivl_84", 0 0, L_0x600001b0f480;  1 drivers
v0x6000002c4240_0 .net *"_ivl_86", 0 0, L_0x600001b0f4f0;  1 drivers
v0x6000002c4000_0 .net *"_ivl_88", 0 0, L_0x600001b0f560;  1 drivers
v0x6000002dbde0_0 .net *"_ivl_9", 0 0, L_0x6000001d1540;  1 drivers
v0x6000002dbba0_0 .net *"_ivl_90", 0 0, L_0x600001b0f5d0;  1 drivers
v0x6000002db9f0_0 .net *"_ivl_92", 0 0, L_0x600001b0f640;  1 drivers
v0x6000002db7b0_0 .net *"_ivl_94", 0 0, L_0x600001b0f6b0;  1 drivers
v0x6000002db600_0 .net *"_ivl_96", 0 0, L_0x600001b0f720;  1 drivers
v0x6000002db3c0_0 .net *"_ivl_98", 0 0, L_0x600001b0f790;  1 drivers
L_0x6000001d1360 .part L_0x6000001d1e00, 0, 1;
L_0x6000001d1400 .part L_0x6000001d1ea0, 0, 1;
L_0x6000001d14a0 .part L_0x6000001d1e00, 1, 1;
L_0x6000001d1540 .part L_0x6000001d1ea0, 1, 1;
L_0x6000001d15e0 .part L_0x6000001d1e00, 2, 1;
L_0x6000001d1680 .part L_0x6000001d1ea0, 2, 1;
L_0x6000001d1720 .part L_0x6000001d1e00, 3, 1;
L_0x6000001d17c0 .part L_0x6000001d1ea0, 3, 1;
L_0x6000001d1860 .part L_0x6000001d1e00, 0, 1;
L_0x6000001d1900 .part L_0x6000001d1ea0, 0, 1;
L_0x6000001d19a0 .part L_0x6000001d1e00, 1, 1;
L_0x6000001d1a40 .part L_0x6000001d1ea0, 1, 1;
L_0x6000001d1ae0 .part L_0x6000001d1e00, 2, 1;
L_0x6000001d1b80 .part L_0x6000001d1ea0, 2, 1;
L_0x6000001d1c20 .part L_0x6000001d1e00, 3, 1;
L_0x6000001d1cc0 .part L_0x6000001d1ea0, 3, 1;
L_0x6000001d1d60 .concat8 [ 1 1 1 1], L_0x600001b0fa30, L_0x600001b0faa0, L_0x600001b0fb10, L_0x600001b0fb80;
S_0x7f9f35f194a0 .scope module, "CLA4_3" "CLA_4bit" 11 26, 7 1 0, S_0x7f9f35ccb640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b0fbf0 .functor XOR 1, L_0x6000001d1f40, L_0x6000001d1fe0, C4<0>, C4<0>;
L_0x600001b0fc60 .functor XOR 1, L_0x6000001d2080, L_0x6000001d2120, C4<0>, C4<0>;
L_0x600001b0fcd0 .functor XOR 1, L_0x6000001d21c0, L_0x6000001d2260, C4<0>, C4<0>;
L_0x600001b0fd40 .functor XOR 1, L_0x6000001d2300, L_0x6000001d23a0, C4<0>, C4<0>;
L_0x600001b0fdb0 .functor AND 1, L_0x6000001d2440, L_0x6000001d24e0, C4<1>, C4<1>;
L_0x600001b0fe20 .functor AND 1, L_0x6000001d2580, L_0x6000001d2620, C4<1>, C4<1>;
L_0x600001b0ff00 .functor AND 1, L_0x6000001d26c0, L_0x6000001d2760, C4<1>, C4<1>;
L_0x600001b0fe90 .functor AND 1, L_0x6000001d2800, L_0x6000001d28a0, C4<1>, C4<1>;
L_0x600001b0ff70 .functor AND 1, L_0x600001b0f9c0, L_0x600001b0fbf0, C4<1>, C4<1>;
L_0x600001b08000 .functor OR 1, L_0x600001b0fdb0, L_0x600001b0ff70, C4<0>, C4<0>;
L_0x600001b08070 .functor AND 1, L_0x600001b0fdb0, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b080e0 .functor OR 1, L_0x600001b0fe20, L_0x600001b08070, C4<0>, C4<0>;
L_0x600001b08150 .functor AND 1, L_0x600001b0f9c0, L_0x600001b0fbf0, C4<1>, C4<1>;
L_0x600001b08230 .functor AND 1, L_0x600001b08150, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b082a0 .functor OR 1, L_0x600001b080e0, L_0x600001b08230, C4<0>, C4<0>;
L_0x600001b081c0 .functor AND 1, L_0x600001b0fe20, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b08310 .functor OR 1, L_0x600001b0ff00, L_0x600001b081c0, C4<0>, C4<0>;
L_0x600001b08380 .functor AND 1, L_0x600001b0fdb0, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b083f0 .functor AND 1, L_0x600001b08380, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b08460 .functor OR 1, L_0x600001b08310, L_0x600001b083f0, C4<0>, C4<0>;
L_0x600001b084d0 .functor AND 1, L_0x600001b0f9c0, L_0x600001b0fbf0, C4<1>, C4<1>;
L_0x600001b08540 .functor AND 1, L_0x600001b084d0, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b085b0 .functor AND 1, L_0x600001b08540, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b08620 .functor OR 1, L_0x600001b08460, L_0x600001b085b0, C4<0>, C4<0>;
L_0x600001b08690 .functor AND 1, L_0x600001b0ff00, L_0x600001b0fd40, C4<1>, C4<1>;
L_0x600001b08700 .functor OR 1, L_0x600001b0fe90, L_0x600001b08690, C4<0>, C4<0>;
L_0x600001b08770 .functor AND 1, L_0x600001b0fe20, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b087e0 .functor AND 1, L_0x600001b08770, L_0x600001b0fd40, C4<1>, C4<1>;
L_0x600001b08850 .functor OR 1, L_0x600001b08700, L_0x600001b087e0, C4<0>, C4<0>;
L_0x600001b088c0 .functor AND 1, L_0x600001b0fdb0, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b08930 .functor AND 1, L_0x600001b088c0, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b089a0 .functor AND 1, L_0x600001b08930, L_0x600001b0fd40, C4<1>, C4<1>;
L_0x600001b08a10 .functor OR 1, L_0x600001b08850, L_0x600001b089a0, C4<0>, C4<0>;
L_0x600001b08a80 .functor AND 1, L_0x600001b0f9c0, L_0x600001b0fbf0, C4<1>, C4<1>;
L_0x600001b08af0 .functor AND 1, L_0x600001b08a80, L_0x600001b0fc60, C4<1>, C4<1>;
L_0x600001b08b60 .functor AND 1, L_0x600001b08af0, L_0x600001b0fcd0, C4<1>, C4<1>;
L_0x600001b08bd0 .functor AND 1, L_0x600001b08b60, L_0x600001b0fd40, C4<1>, C4<1>;
L_0x600001b08c40 .functor OR 1, L_0x600001b08a10, L_0x600001b08bd0, C4<0>, C4<0>;
L_0x600001b08cb0 .functor BUFZ 1, L_0x600001b08c40, C4<0>, C4<0>, C4<0>;
L_0x600001b08d20 .functor XOR 1, L_0x600001b0fbf0, L_0x600001b0f9c0, C4<0>, C4<0>;
L_0x600001b08d90 .functor XOR 1, L_0x600001b0fc60, L_0x600001b08000, C4<0>, C4<0>;
L_0x600001b08e00 .functor XOR 1, L_0x600001b0fcd0, L_0x600001b082a0, C4<0>, C4<0>;
L_0x600001b08e70 .functor XOR 1, L_0x600001b0fd40, L_0x600001b08620, C4<0>, C4<0>;
v0x6000002db210_0 .net "A", 3 0, L_0x6000001d29e0;  1 drivers
v0x6000002dafd0_0 .net "B", 3 0, L_0x6000001d2a80;  1 drivers
v0x6000002dae20_0 .net "C0", 0 0, L_0x600001b08000;  1 drivers
v0x6000002dabe0_0 .net "C1", 0 0, L_0x600001b082a0;  1 drivers
v0x6000002daa30_0 .net "C2", 0 0, L_0x600001b08620;  1 drivers
v0x6000002da7f0_0 .net "C3", 0 0, L_0x600001b08c40;  1 drivers
v0x6000002da640_0 .net "Cin", 0 0, L_0x600001b0f9c0;  alias, 1 drivers
v0x6000002da400_0 .net "Cout", 0 0, L_0x600001b08cb0;  alias, 1 drivers
v0x6000002da250_0 .net "G0", 0 0, L_0x600001b0fdb0;  1 drivers
v0x6000002da010_0 .net "G1", 0 0, L_0x600001b0fe20;  1 drivers
v0x6000002d9e60_0 .net "G2", 0 0, L_0x600001b0ff00;  1 drivers
v0x6000002d9c20_0 .net "G3", 0 0, L_0x600001b0fe90;  1 drivers
v0x6000002d9a70_0 .net "P0", 0 0, L_0x600001b0fbf0;  1 drivers
v0x6000002d9830_0 .net "P1", 0 0, L_0x600001b0fc60;  1 drivers
v0x6000002d9680_0 .net "P2", 0 0, L_0x600001b0fcd0;  1 drivers
v0x6000002d9440_0 .net "P3", 0 0, L_0x600001b0fd40;  1 drivers
v0x6000002d9290_0 .net "Sum", 3 0, L_0x6000001d2940;  1 drivers
v0x6000002d9050_0 .net *"_ivl_1", 0 0, L_0x6000001d1f40;  1 drivers
v0x6000002d8ea0_0 .net *"_ivl_100", 0 0, L_0x600001b08af0;  1 drivers
v0x6000002d8360_0 .net *"_ivl_102", 0 0, L_0x600001b08b60;  1 drivers
v0x6000002d81b0_0 .net *"_ivl_104", 0 0, L_0x600001b08bd0;  1 drivers
v0x6000002dfe70_0 .net *"_ivl_112", 0 0, L_0x600001b08d20;  1 drivers
v0x6000002dfc30_0 .net *"_ivl_116", 0 0, L_0x600001b08d90;  1 drivers
v0x6000002dfa80_0 .net *"_ivl_120", 0 0, L_0x600001b08e00;  1 drivers
v0x6000002df840_0 .net *"_ivl_125", 0 0, L_0x600001b08e70;  1 drivers
v0x6000002df690_0 .net *"_ivl_13", 0 0, L_0x6000001d21c0;  1 drivers
v0x6000002df450_0 .net *"_ivl_15", 0 0, L_0x6000001d2260;  1 drivers
v0x6000002df2a0_0 .net *"_ivl_19", 0 0, L_0x6000001d2300;  1 drivers
v0x6000002df060_0 .net *"_ivl_21", 0 0, L_0x6000001d23a0;  1 drivers
v0x6000002deeb0_0 .net *"_ivl_25", 0 0, L_0x6000001d2440;  1 drivers
v0x6000002dec70_0 .net *"_ivl_27", 0 0, L_0x6000001d24e0;  1 drivers
v0x6000002deac0_0 .net *"_ivl_3", 0 0, L_0x6000001d1fe0;  1 drivers
v0x6000002ddf80_0 .net *"_ivl_31", 0 0, L_0x6000001d2580;  1 drivers
v0x6000002dddd0_0 .net *"_ivl_33", 0 0, L_0x6000001d2620;  1 drivers
v0x6000002ddb90_0 .net *"_ivl_37", 0 0, L_0x6000001d26c0;  1 drivers
v0x6000002dd9e0_0 .net *"_ivl_39", 0 0, L_0x6000001d2760;  1 drivers
v0x6000002dd950_0 .net *"_ivl_43", 0 0, L_0x6000001d2800;  1 drivers
v0x6000002dd7a0_0 .net *"_ivl_45", 0 0, L_0x6000001d28a0;  1 drivers
v0x6000002dd560_0 .net *"_ivl_48", 0 0, L_0x600001b0ff70;  1 drivers
v0x6000002dd3b0_0 .net *"_ivl_52", 0 0, L_0x600001b08070;  1 drivers
v0x6000002dd170_0 .net *"_ivl_54", 0 0, L_0x600001b080e0;  1 drivers
v0x6000002dcfc0_0 .net *"_ivl_56", 0 0, L_0x600001b08150;  1 drivers
v0x6000002dcd80_0 .net *"_ivl_58", 0 0, L_0x600001b08230;  1 drivers
v0x6000002dcbd0_0 .net *"_ivl_62", 0 0, L_0x600001b081c0;  1 drivers
v0x6000002dc090_0 .net *"_ivl_64", 0 0, L_0x600001b08310;  1 drivers
v0x6000002d3e70_0 .net *"_ivl_66", 0 0, L_0x600001b08380;  1 drivers
v0x6000002d3c30_0 .net *"_ivl_68", 0 0, L_0x600001b083f0;  1 drivers
v0x6000002d3a80_0 .net *"_ivl_7", 0 0, L_0x6000001d2080;  1 drivers
v0x6000002d3840_0 .net *"_ivl_70", 0 0, L_0x600001b08460;  1 drivers
v0x6000002d3690_0 .net *"_ivl_72", 0 0, L_0x600001b084d0;  1 drivers
v0x6000002d3450_0 .net *"_ivl_74", 0 0, L_0x600001b08540;  1 drivers
v0x6000002d32a0_0 .net *"_ivl_76", 0 0, L_0x600001b085b0;  1 drivers
v0x6000002d3060_0 .net *"_ivl_80", 0 0, L_0x600001b08690;  1 drivers
v0x6000002d2eb0_0 .net *"_ivl_82", 0 0, L_0x600001b08700;  1 drivers
v0x6000002d2c70_0 .net *"_ivl_84", 0 0, L_0x600001b08770;  1 drivers
v0x6000002d2ac0_0 .net *"_ivl_86", 0 0, L_0x600001b087e0;  1 drivers
v0x6000002d2880_0 .net *"_ivl_88", 0 0, L_0x600001b08850;  1 drivers
v0x6000002d26d0_0 .net *"_ivl_9", 0 0, L_0x6000001d2120;  1 drivers
v0x6000002d2490_0 .net *"_ivl_90", 0 0, L_0x600001b088c0;  1 drivers
v0x6000002d22e0_0 .net *"_ivl_92", 0 0, L_0x600001b08930;  1 drivers
v0x6000002d20a0_0 .net *"_ivl_94", 0 0, L_0x600001b089a0;  1 drivers
v0x6000002d1ef0_0 .net *"_ivl_96", 0 0, L_0x600001b08a10;  1 drivers
v0x6000002d1cb0_0 .net *"_ivl_98", 0 0, L_0x600001b08a80;  1 drivers
L_0x6000001d1f40 .part L_0x6000001d29e0, 0, 1;
L_0x6000001d1fe0 .part L_0x6000001d2a80, 0, 1;
L_0x6000001d2080 .part L_0x6000001d29e0, 1, 1;
L_0x6000001d2120 .part L_0x6000001d2a80, 1, 1;
L_0x6000001d21c0 .part L_0x6000001d29e0, 2, 1;
L_0x6000001d2260 .part L_0x6000001d2a80, 2, 1;
L_0x6000001d2300 .part L_0x6000001d29e0, 3, 1;
L_0x6000001d23a0 .part L_0x6000001d2a80, 3, 1;
L_0x6000001d2440 .part L_0x6000001d29e0, 0, 1;
L_0x6000001d24e0 .part L_0x6000001d2a80, 0, 1;
L_0x6000001d2580 .part L_0x6000001d29e0, 1, 1;
L_0x6000001d2620 .part L_0x6000001d2a80, 1, 1;
L_0x6000001d26c0 .part L_0x6000001d29e0, 2, 1;
L_0x6000001d2760 .part L_0x6000001d2a80, 2, 1;
L_0x6000001d2800 .part L_0x6000001d29e0, 3, 1;
L_0x6000001d28a0 .part L_0x6000001d2a80, 3, 1;
L_0x6000001d2940 .concat8 [ 1 1 1 1], L_0x600001b08d20, L_0x600001b08d90, L_0x600001b08e00, L_0x600001b08e70;
S_0x7f9f35f18a00 .scope module, "ishift_0" "Shifter" 5 42, 12 1 0, S_0x7f9f35b87410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Shift_Out";
    .port_info 1 /INPUT 16 "Shift_In";
    .port_info 2 /INPUT 4 "Shift_Val";
    .port_info 3 /INPUT 1 "Mode";
v0x6000002d5830_0 .net "Mode", 0 0, L_0x6000001c6940;  1 drivers
v0x6000002d5680_0 .net "Shift_In", 15 0, L_0x6000001d7980;  alias, 1 drivers
v0x6000002d5440_0 .net "Shift_Out", 15 0, L_0x6000001c6800;  alias, 1 drivers
v0x6000002d5290_0 .net "Shift_Val", 3 0, L_0x6000001c68a0;  1 drivers
v0x6000002d5050_0 .net *"_ivl_1", 0 0, L_0x6000001c4fa0;  1 drivers
v0x6000002d4ea0_0 .net *"_ivl_11", 0 0, L_0x6000001c5220;  1 drivers
v0x6000002d4c60_0 .net *"_ivl_12", 15 0, L_0x6000001c5360;  1 drivers
v0x6000002d4ab0_0 .net *"_ivl_14", 13 0, L_0x6000001c52c0;  1 drivers
L_0x7f9f373334e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000002d4870_0 .net *"_ivl_16", 1 0, L_0x7f9f373334e0;  1 drivers
v0x6000002d46c0_0 .net *"_ivl_2", 15 0, L_0x6000001c50e0;  1 drivers
v0x6000002d4480_0 .net *"_ivl_21", 0 0, L_0x6000001c54a0;  1 drivers
v0x6000002d42d0_0 .net *"_ivl_22", 15 0, L_0x6000001c55e0;  1 drivers
v0x6000002d4090_0 .net *"_ivl_24", 11 0, L_0x6000001c5540;  1 drivers
L_0x7f9f37333528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000022be70_0 .net *"_ivl_26", 3 0, L_0x7f9f37333528;  1 drivers
v0x60000022bc30_0 .net *"_ivl_31", 0 0, L_0x6000001c5720;  1 drivers
v0x60000022ba80_0 .net *"_ivl_32", 15 0, L_0x6000001c5860;  1 drivers
v0x60000022af40_0 .net *"_ivl_34", 7 0, L_0x6000001c57c0;  1 drivers
L_0x7f9f37333570 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60000022ad90_0 .net *"_ivl_36", 7 0, L_0x7f9f37333570;  1 drivers
v0x60000022ab50_0 .net *"_ivl_4", 14 0, L_0x6000001c5040;  1 drivers
v0x60000022a9a0_0 .net *"_ivl_41", 0 0, L_0x6000001c59a0;  1 drivers
v0x60000022a760_0 .net *"_ivl_43", 0 0, L_0x6000001c5a40;  1 drivers
v0x60000022a5b0_0 .net *"_ivl_45", 14 0, L_0x6000001c5ae0;  1 drivers
v0x60000022a370_0 .net *"_ivl_46", 15 0, L_0x6000001c5c20;  1 drivers
v0x60000022a1c0_0 .net *"_ivl_51", 0 0, L_0x6000001c5b80;  1 drivers
v0x600000229f80_0 .net *"_ivl_53", 0 0, L_0x6000001c5d60;  1 drivers
v0x600000229dd0_0 .net *"_ivl_54", 1 0, L_0x6000001c5e00;  1 drivers
v0x600000229b90_0 .net *"_ivl_57", 13 0, L_0x6000001c5ea0;  1 drivers
v0x6000002299e0_0 .net *"_ivl_58", 15 0, L_0x6000001c5f40;  1 drivers
L_0x7f9f37333498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000002297a0_0 .net *"_ivl_6", 0 0, L_0x7f9f37333498;  1 drivers
v0x6000002295f0_0 .net *"_ivl_63", 0 0, L_0x6000001c6080;  1 drivers
v0x6000002293b0_0 .net *"_ivl_65", 0 0, L_0x6000001c6120;  1 drivers
v0x600000229200_0 .net *"_ivl_66", 3 0, L_0x6000001c61c0;  1 drivers
v0x600000228fc0_0 .net *"_ivl_69", 11 0, L_0x6000001c6260;  1 drivers
v0x600000228e10_0 .net *"_ivl_70", 15 0, L_0x6000001c6300;  1 drivers
v0x600000228bd0_0 .net *"_ivl_75", 0 0, L_0x6000001c6440;  1 drivers
v0x600000228a20_0 .net *"_ivl_77", 0 0, L_0x6000001c64e0;  1 drivers
v0x6000002287e0_0 .net *"_ivl_78", 7 0, L_0x6000001c6580;  1 drivers
v0x600000228630_0 .net *"_ivl_81", 7 0, L_0x6000001c6620;  1 drivers
v0x6000002283f0_0 .net *"_ivl_82", 15 0, L_0x6000001c66c0;  1 drivers
v0x600000228240_0 .net "lbit0", 15 0, L_0x6000001c5180;  1 drivers
v0x600000228000_0 .net "lbit1", 15 0, L_0x6000001c5400;  1 drivers
v0x60000022fd50_0 .net "lbit2", 15 0, L_0x6000001c5680;  1 drivers
v0x60000022fba0_0 .net "lbit3", 15 0, L_0x6000001c5900;  1 drivers
v0x60000022f960_0 .net "rbit0", 15 0, L_0x6000001c5cc0;  1 drivers
v0x60000022f7b0_0 .net "rbit1", 15 0, L_0x6000001c5fe0;  1 drivers
v0x60000022f570_0 .net "rbit2", 15 0, L_0x6000001c63a0;  1 drivers
v0x60000022f3c0_0 .net "rbit3", 15 0, L_0x6000001c6760;  1 drivers
L_0x6000001c4fa0 .part L_0x6000001c68a0, 0, 1;
L_0x6000001c5040 .part L_0x6000001d7980, 0, 15;
L_0x6000001c50e0 .concat [ 1 15 0 0], L_0x7f9f37333498, L_0x6000001c5040;
L_0x6000001c5180 .functor MUXZ 16, L_0x6000001d7980, L_0x6000001c50e0, L_0x6000001c4fa0, C4<>;
L_0x6000001c5220 .part L_0x6000001c68a0, 1, 1;
L_0x6000001c52c0 .part L_0x6000001c5180, 0, 14;
L_0x6000001c5360 .concat [ 2 14 0 0], L_0x7f9f373334e0, L_0x6000001c52c0;
L_0x6000001c5400 .functor MUXZ 16, L_0x6000001c5180, L_0x6000001c5360, L_0x6000001c5220, C4<>;
L_0x6000001c54a0 .part L_0x6000001c68a0, 2, 1;
L_0x6000001c5540 .part L_0x6000001c5400, 0, 12;
L_0x6000001c55e0 .concat [ 4 12 0 0], L_0x7f9f37333528, L_0x6000001c5540;
L_0x6000001c5680 .functor MUXZ 16, L_0x6000001c5400, L_0x6000001c55e0, L_0x6000001c54a0, C4<>;
L_0x6000001c5720 .part L_0x6000001c68a0, 3, 1;
L_0x6000001c57c0 .part L_0x6000001c5400, 0, 8;
L_0x6000001c5860 .concat [ 8 8 0 0], L_0x7f9f37333570, L_0x6000001c57c0;
L_0x6000001c5900 .functor MUXZ 16, L_0x6000001c5680, L_0x6000001c5860, L_0x6000001c5720, C4<>;
L_0x6000001c59a0 .part L_0x6000001c68a0, 0, 1;
L_0x6000001c5a40 .part L_0x6000001d7980, 15, 1;
L_0x6000001c5ae0 .part L_0x6000001d7980, 1, 15;
L_0x6000001c5c20 .concat [ 15 1 0 0], L_0x6000001c5ae0, L_0x6000001c5a40;
L_0x6000001c5cc0 .functor MUXZ 16, L_0x6000001d7980, L_0x6000001c5c20, L_0x6000001c59a0, C4<>;
L_0x6000001c5b80 .part L_0x6000001c68a0, 1, 1;
L_0x6000001c5d60 .part L_0x6000001c5cc0, 15, 1;
L_0x6000001c5e00 .concat [ 1 1 0 0], L_0x6000001c5d60, L_0x6000001c5d60;
L_0x6000001c5ea0 .part L_0x6000001c5cc0, 2, 14;
L_0x6000001c5f40 .concat [ 14 2 0 0], L_0x6000001c5ea0, L_0x6000001c5e00;
L_0x6000001c5fe0 .functor MUXZ 16, L_0x6000001c5cc0, L_0x6000001c5f40, L_0x6000001c5b80, C4<>;
L_0x6000001c6080 .part L_0x6000001c68a0, 2, 1;
L_0x6000001c6120 .part L_0x6000001c5fe0, 15, 1;
L_0x6000001c61c0 .concat [ 1 1 1 1], L_0x6000001c6120, L_0x6000001c6120, L_0x6000001c6120, L_0x6000001c6120;
L_0x6000001c6260 .part L_0x6000001c5fe0, 4, 12;
L_0x6000001c6300 .concat [ 12 4 0 0], L_0x6000001c6260, L_0x6000001c61c0;
L_0x6000001c63a0 .functor MUXZ 16, L_0x6000001c5fe0, L_0x6000001c6300, L_0x6000001c6080, C4<>;
L_0x6000001c6440 .part L_0x6000001c68a0, 3, 1;
L_0x6000001c64e0 .part L_0x6000001c63a0, 15, 1;
LS_0x6000001c6580_0_0 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
LS_0x6000001c6580_0_4 .concat [ 1 1 1 1], L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0, L_0x6000001c64e0;
L_0x6000001c6580 .concat [ 4 4 0 0], LS_0x6000001c6580_0_0, LS_0x6000001c6580_0_4;
L_0x6000001c6620 .part L_0x6000001c63a0, 8, 8;
L_0x6000001c66c0 .concat [ 8 8 0 0], L_0x6000001c6620, L_0x6000001c6580;
L_0x6000001c6760 .functor MUXZ 16, L_0x6000001c63a0, L_0x6000001c66c0, L_0x6000001c6440, C4<>;
L_0x6000001c6800 .functor MUXZ 16, L_0x6000001c5900, L_0x6000001c6760, L_0x6000001c6940, C4<>;
S_0x7f9f35f1a7c0 .scope module, "D_X_flops0" "D_X_Flops" 4 146, 13 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "ALUsrc_in";
    .port_info 4 /OUTPUT 1 "ALUsrc_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "MemRead_in";
    .port_info 10 /OUTPUT 1 "MemRead_out";
    .port_info 11 /INPUT 1 "MemWrite_in";
    .port_info 12 /OUTPUT 1 "MemWrite_out";
    .port_info 13 /INPUT 1 "branch_inst_in";
    .port_info 14 /OUTPUT 1 "branch_inst_out";
    .port_info 15 /INPUT 1 "branch_src_in";
    .port_info 16 /OUTPUT 1 "branch_src_out";
    .port_info 17 /INPUT 1 "RegDst_in";
    .port_info 18 /OUTPUT 1 "RegDst_out";
    .port_info 19 /INPUT 1 "SavePC_in";
    .port_info 20 /OUTPUT 1 "SavePC_out";
    .port_info 21 /INPUT 1 "halt_in";
    .port_info 22 /OUTPUT 1 "halt_out";
    .port_info 23 /INPUT 1 "LoadPartial_in";
    .port_info 24 /OUTPUT 1 "LoadPartial_out";
    .port_info 25 /INPUT 16 "instruction_in";
    .port_info 26 /OUTPUT 16 "instruction_out";
    .port_info 27 /INPUT 16 "a_in";
    .port_info 28 /OUTPUT 16 "a_out";
    .port_info 29 /INPUT 16 "b_in";
    .port_info 30 /OUTPUT 16 "b_out";
    .port_info 31 /INPUT 16 "imm_in";
    .port_info 32 /OUTPUT 16 "imm_out";
    .port_info 33 /INPUT 16 "oldPC_in";
    .port_info 34 /OUTPUT 16 "oldPC_out";
    .port_info 35 /INPUT 16 "newPC_in";
    .port_info 36 /OUTPUT 16 "newPC_out";
    .port_info 37 /INPUT 4 "reg_dest_in";
    .port_info 38 /OUTPUT 4 "reg_dest_out";
    .port_info 39 /INPUT 4 "Source1_in";
    .port_info 40 /OUTPUT 4 "Source1_out";
    .port_info 41 /INPUT 4 "Source2_in";
    .port_info 42 /OUTPUT 4 "Source2_out";
v0x60000031d680_0 .net "ALUsrc_in", 0 0, L_0x600000173de0;  alias, 1 drivers
v0x60000031d710_0 .net "ALUsrc_out", 0 0, v0x60000020db00_0;  alias, 1 drivers
v0x60000031d7a0_0 .net "LoadPartial_in", 0 0, L_0x60000012a800;  alias, 1 drivers
v0x60000031d830_0 .net "LoadPartial_out", 0 0, v0x60000020d560_0;  alias, 1 drivers
v0x60000031d8c0_0 .net "MemRead_in", 0 0, L_0x60000012a440;  alias, 1 drivers
v0x60000031d950_0 .net "MemRead_out", 0 0, L_0x600001b56a70;  alias, 1 drivers
v0x60000031d9e0_0 .net "MemWrite_in", 0 0, L_0x60000012a620;  alias, 1 drivers
v0x60000031da70_0 .net "MemWrite_out", 0 0, L_0x600001b56a00;  alias, 1 drivers
v0x60000031db00_0 .net "MemtoReg_in", 0 0, L_0x60000012a4e0;  alias, 1 drivers
v0x60000031db90_0 .net "MemtoReg_out", 0 0, L_0x600001b56b50;  alias, 1 drivers
v0x60000031dc20_0 .net "RegDst_in", 0 0, L_0x60000012a260;  alias, 1 drivers
v0x60000031dcb0_0 .net "RegDst_out", 0 0, L_0x600001b568b0;  alias, 1 drivers
v0x60000031dd40_0 .net "RegWrite_in", 0 0, L_0x600001b00d90;  alias, 1 drivers
v0x60000031ddd0_0 .net "RegWrite_out", 0 0, L_0x600001b56ae0;  alias, 1 drivers
v0x60000031de60_0 .net "SavePC_in", 0 0, L_0x60000012a940;  alias, 1 drivers
v0x60000031def0_0 .net "SavePC_out", 0 0, L_0x600001b56840;  alias, 1 drivers
v0x60000031df80_0 .net "Source1_in", 3 0, L_0x600000177ac0;  alias, 1 drivers
v0x60000031e010_0 .net "Source1_out", 3 0, L_0x600000160500;  alias, 1 drivers
v0x60000031e0a0_0 .net "Source2_in", 3 0, L_0x6000001778e0;  alias, 1 drivers
v0x60000031e130_0 .net "Source2_out", 3 0, L_0x600000166da0;  alias, 1 drivers
v0x60000031e1c0_0 .net "a_in", 15 0, L_0x600000128820;  alias, 1 drivers
v0x60000031e250_0 .net8 "a_out", 15 0, p0x7f9f358563d8;  alias, 0 drivers, strength-aware
v0x60000031e2e0_0 .net "b_in", 15 0, L_0x600000128960;  alias, 1 drivers
v0x60000031e370_0 .net8 "b_out", 15 0, p0x7f9f35859f48;  alias, 0 drivers, strength-aware
v0x60000031e400_0 .net "branch_inst_in", 0 0, L_0x600000129a40;  alias, 1 drivers
v0x60000031e490_0 .net "branch_inst_out", 0 0, L_0x600001b56990;  alias, 1 drivers
v0x60000031e520_0 .net "branch_src_in", 0 0, L_0x600000129ae0;  alias, 1 drivers
v0x60000031e5b0_0 .net "branch_src_out", 0 0, L_0x600001b56920;  alias, 1 drivers
v0x60000031e640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031e6d0_0 .net "halt_in", 0 0, o0x7f9f3585a458;  alias, 0 drivers
v0x60000031e760_0 .net "halt_out", 0 0, L_0x600001b567d0;  alias, 1 drivers
v0x60000031e7f0_0 .net "imm_in", 15 0, L_0x60000014bac0;  alias, 1 drivers
v0x60000031e880_0 .net8 "imm_out", 15 0, p0x7f9f3585df38;  alias, 0 drivers, strength-aware
v0x60000031e910_0 .net8 "instruction_in", 15 0, p0x7f9f35861b08;  alias, 0 drivers, strength-aware
v0x60000031e9a0_0 .net8 "instruction_out", 15 0, p0x7f9f35861aa8;  alias, 0 drivers, strength-aware
v0x60000031ea30_0 .net8 "newPC_in", 15 0, p0x7f9f35865678;  alias, 0 drivers, strength-aware
v0x60000031eac0_0 .net8 "newPC_out", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
v0x60000031eb50_0 .net8 "oldPC_in", 15 0, p0x7f9f358691e8;  alias, 0 drivers, strength-aware
v0x60000031ebe0_0 .net8 "oldPC_out", 15 0, p0x7f9f35869188;  alias, 0 drivers, strength-aware
v0x60000031ec70_0 .net "reg_dest_in", 3 0, L_0x60000014a580;  alias, 1 drivers
v0x60000031ed00_0 .net "reg_dest_out", 3 0, L_0x600000160820;  alias, 1 drivers
v0x60000031ed90_0 .net "rst", 0 0, L_0x600001b79d50;  1 drivers
v0x60000031ee20_0 .net "wen", 0 0, L_0x600001b79ce0;  1 drivers
L_0x600000160820 .concat [ 1 1 1 1], v0x60000031cb40_0, v0x60000031cea0_0, v0x60000031d200_0, v0x60000031d560_0;
L_0x600000160780 .part L_0x60000014a580, 0, 1;
L_0x6000001606e0 .part L_0x60000014a580, 1, 1;
L_0x600000160640 .part L_0x60000014a580, 2, 1;
L_0x6000001605a0 .part L_0x60000014a580, 3, 1;
L_0x600000160500 .concat [ 1 1 1 1], v0x600000200b40_0, v0x600000200480_0, v0x600000207de0_0, v0x6000002067f0_0;
L_0x600000160460 .part L_0x600000177ac0, 0, 1;
L_0x600000166f80 .part L_0x600000177ac0, 1, 1;
L_0x600000166ee0 .part L_0x600000177ac0, 2, 1;
L_0x600000166e40 .part L_0x600000177ac0, 3, 1;
L_0x600000166da0 .concat [ 1 1 1 1], v0x600000205c20_0, v0x600000205050_0, v0x600000204480_0, v0x600000207cc0_0;
L_0x600000166d00 .part L_0x6000001778e0, 0, 1;
L_0x600000166c60 .part L_0x6000001778e0, 1, 1;
L_0x600000166bc0 .part L_0x6000001778e0, 2, 1;
L_0x600000166b20 .part L_0x6000001778e0, 3, 1;
S_0x7f9f35cbe820 .scope module, "ALUsrc_dff" "dff" 13 62, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000020def0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000020dcb0_0 .net "d", 0 0, L_0x600000173de0;  alias, 1 drivers
v0x60000020dd40_0 .net "q", 0 0, v0x60000020db00_0;  alias, 1 drivers
v0x60000020da70_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000020db00_0 .var "state", 0 0;
v0x60000020d8c0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
E_0x6000025e9ac0 .event posedge, v0x60000020def0_0;
S_0x7f9f35cbe990 .scope module, "LoadPartial_dff" "dff" 13 72, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000020d950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000020d680_0 .net "d", 0 0, L_0x60000012a800;  alias, 1 drivers
v0x60000020d710_0 .net "q", 0 0, v0x60000020d560_0;  alias, 1 drivers
v0x60000020d4d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000020d560_0 .var "state", 0 0;
v0x60000020d290_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccf0b0 .scope module, "MemRead_dff" "dff" 13 65, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56a70 .functor BUFZ 1, v0x60000020cf30_0, C4<0>, C4<0>, C4<0>;
v0x60000020d320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000020d0e0_0 .net "d", 0 0, L_0x60000012a440;  alias, 1 drivers
v0x60000020d170_0 .net "q", 0 0, L_0x600001b56a70;  alias, 1 drivers
v0x60000020cea0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000020cf30_0 .var "state", 0 0;
v0x60000020ccf0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccf220 .scope module, "MemWrite_dff" "dff" 13 66, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56a00 .functor BUFZ 1, v0x60000020c990_0, C4<0>, C4<0>, C4<0>;
v0x60000020cd80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000020cab0_0 .net "d", 0 0, L_0x60000012a620;  alias, 1 drivers
v0x60000020cb40_0 .net "q", 0 0, L_0x600001b56a00;  alias, 1 drivers
v0x60000020c900_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000020c990_0 .var "state", 0 0;
v0x60000020c6c0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccaed0 .scope module, "MemtoReg_dff" "dff" 13 63, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56b50 .functor BUFZ 1, v0x60000020c360_0, C4<0>, C4<0>, C4<0>;
v0x60000020c750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000020c510_0 .net "d", 0 0, L_0x60000012a4e0;  alias, 1 drivers
v0x60000020c5a0_0 .net "q", 0 0, L_0x600001b56b50;  alias, 1 drivers
v0x60000020c2d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000020c360_0 .var "state", 0 0;
v0x60000020c120_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccb040 .scope module, "RegDst_dff" "dff" 13 69, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b568b0 .functor BUFZ 1, v0x6000002037b0_0, C4<0>, C4<0>, C4<0>;
v0x60000020c1b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000203de0_0 .net "d", 0 0, L_0x60000012a260;  alias, 1 drivers
v0x600000203ba0_0 .net "q", 0 0, L_0x600001b568b0;  alias, 1 drivers
v0x6000002039f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002037b0_0 .var "state", 0 0;
v0x600000203600_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc69c0 .scope module, "RegWrite_dff" "dff" 13 64, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56ae0 .functor BUFZ 1, v0x6000002022e0_0, C4<0>, C4<0>, C4<0>;
v0x6000002033c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000203210_0 .net "d", 0 0, L_0x600001b00d90;  alias, 1 drivers
v0x6000002026d0_0 .net "q", 0 0, L_0x600001b56ae0;  alias, 1 drivers
v0x600000202520_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002022e0_0 .var "state", 0 0;
v0x600000202130_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc6b30 .scope module, "SavePC_dff" "dff" 13 70, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56840 .functor BUFZ 1, v0x600000201710_0, C4<0>, C4<0>, C4<0>;
v0x600000201ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000201d40_0 .net "d", 0 0, L_0x60000012a940;  alias, 1 drivers
v0x600000201b00_0 .net "q", 0 0, L_0x600001b56840;  alias, 1 drivers
v0x600000201950_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000201710_0 .var "state", 0 0;
v0x600000201560_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc27e0 .scope module, "Source1_dff[0]" "dff" 13 76, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000201320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000201170_0 .net "d", 0 0, L_0x600000160460;  1 drivers
v0x600000200f30_0 .net "q", 0 0, v0x600000200b40_0;  1 drivers
v0x600000200d80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000200b40_0 .var "state", 0 0;
v0x600000200990_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc2950 .scope module, "Source1_dff[1]" "dff" 13 76, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000200750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002003f0_0 .net "d", 0 0, L_0x600000166f80;  1 drivers
v0x600000200240_0 .net "q", 0 0, v0x600000200480_0;  1 drivers
v0x600000200000_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000200480_0 .var "state", 0 0;
v0x600000200510_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce0600 .scope module, "Source1_dff[2]" "dff" 13 76, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002002d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000200360_0 .net "d", 0 0, L_0x600000166ee0;  1 drivers
v0x600000200090_0 .net "q", 0 0, v0x600000207de0_0;  1 drivers
v0x600000200120_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000207de0_0 .var "state", 0 0;
v0x600000207ba0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce0770 .scope module, "Source1_dff[3]" "dff" 13 76, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002079f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002077b0_0 .net "d", 0 0, L_0x600000166e40;  1 drivers
v0x600000207600_0 .net "q", 0 0, v0x6000002067f0_0;  1 drivers
v0x6000002069a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002067f0_0 .var "state", 0 0;
v0x6000002065b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cdc420 .scope module, "Source2_dff[0]" "dff" 13 77, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000206400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002061c0_0 .net "d", 0 0, L_0x600000166d00;  1 drivers
v0x600000206010_0 .net "q", 0 0, v0x600000205c20_0;  1 drivers
v0x600000205dd0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000205c20_0 .var "state", 0 0;
v0x6000002059e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cdc590 .scope module, "Source2_dff[1]" "dff" 13 77, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000205830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002055f0_0 .net "d", 0 0, L_0x600000166c60;  1 drivers
v0x600000205440_0 .net "q", 0 0, v0x600000205050_0;  1 drivers
v0x600000205200_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000205050_0 .var "state", 0 0;
v0x600000204e10_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cd7f10 .scope module, "Source2_dff[2]" "dff" 13 77, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000204c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000204a20_0 .net "d", 0 0, L_0x600000166bc0;  1 drivers
v0x600000204870_0 .net "q", 0 0, v0x600000204480_0;  1 drivers
v0x600000204630_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000204480_0 .var "state", 0 0;
v0x600000204240_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cd8080 .scope module, "Source2_dff[3]" "dff" 13 77, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000204090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000207e70_0 .net "d", 0 0, L_0x600000166b20;  1 drivers
v0x600000207f00_0 .net "q", 0 0, v0x600000207cc0_0;  1 drivers
v0x600000207c30_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000207cc0_0 .var "state", 0 0;
v0x600000207a80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cd3d30 .scope module, "a_reg" "Register" 13 83, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000002162e0_0 .net8 "Bitline1", 15 0, p0x7f9f358563d8;  alias, 0 drivers, strength-aware
o0x7f9f35856408 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d240 .island tran;
p0x7f9f35856408 .port I0x60000300d240, o0x7f9f35856408;
v0x600000216370_0 .net8 "Bitline2", 15 0, p0x7f9f35856408;  0 drivers, strength-aware
v0x6000002160a0_0 .net "D", 15 0, L_0x600000128820;  alias, 1 drivers
L_0x7f9f37331908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000216130_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  1 drivers
L_0x7f9f37331950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000215ef0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  1 drivers
v0x600000215f80_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x600000215cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000215d40_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x600000164c80 .part L_0x600000128820, 0, 1;
L_0x600000164be0 .part L_0x600000128820, 1, 1;
L_0x600000164b40 .part L_0x600000128820, 2, 1;
L_0x600000164aa0 .part L_0x600000128820, 3, 1;
L_0x600000164a00 .part L_0x600000128820, 4, 1;
L_0x600000164960 .part L_0x600000128820, 5, 1;
L_0x6000001648c0 .part L_0x600000128820, 6, 1;
L_0x600000164820 .part L_0x600000128820, 7, 1;
L_0x60000017b340 .part L_0x600000128820, 8, 1;
L_0x60000017b2a0 .part L_0x600000128820, 9, 1;
L_0x60000017b200 .part L_0x600000128820, 10, 1;
L_0x60000017b160 .part L_0x600000128820, 11, 1;
L_0x60000017b0c0 .part L_0x600000128820, 12, 1;
L_0x60000017b020 .part L_0x600000128820, 13, 1;
L_0x600000179b80 .part L_0x600000128820, 14, 1;
L_0x600000179ae0 .part L_0x600000128820, 15, 1;
p0x7f9f35852bf8 .port I0x60000300d200, L_0x600001b275d0;
 .tranvp 16 1 0, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35852bf8;
p0x7f9f35852fe8 .port I0x60000300d200, L_0x600001b276b0;
 .tranvp 16 1 1, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35852fe8;
p0x7f9f35853378 .port I0x60000300d200, L_0x600001b27790;
 .tranvp 16 1 2, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35853378;
p0x7f9f35853708 .port I0x60000300d200, L_0x600001b27870;
 .tranvp 16 1 3, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35853708;
p0x7f9f35853a98 .port I0x60000300d200, L_0x600001b27950;
 .tranvp 16 1 4, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35853a98;
p0x7f9f35853e28 .port I0x60000300d200, L_0x600001b27a30;
 .tranvp 16 1 5, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35853e28;
p0x7f9f358541b8 .port I0x60000300d200, L_0x600001b27b10;
 .tranvp 16 1 6, I0x60000300d200, p0x7f9f358563d8 p0x7f9f358541b8;
p0x7f9f35854548 .port I0x60000300d200, L_0x600001b27bf0;
 .tranvp 16 1 7, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35854548;
p0x7f9f358548d8 .port I0x60000300d200, L_0x600001b27cd0;
 .tranvp 16 1 8, I0x60000300d200, p0x7f9f358563d8 p0x7f9f358548d8;
p0x7f9f35854c68 .port I0x60000300d200, L_0x600001b27db0;
 .tranvp 16 1 9, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35854c68;
p0x7f9f35854ff8 .port I0x60000300d200, L_0x600001b27e90;
 .tranvp 16 1 10, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35854ff8;
p0x7f9f35855388 .port I0x60000300d200, L_0x600001b27f70;
 .tranvp 16 1 11, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35855388;
p0x7f9f35855718 .port I0x60000300d200, L_0x600001b20070;
 .tranvp 16 1 12, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35855718;
p0x7f9f35855aa8 .port I0x60000300d200, L_0x600001b20150;
 .tranvp 16 1 13, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35855aa8;
p0x7f9f35855e38 .port I0x60000300d200, L_0x600001b20230;
 .tranvp 16 1 14, I0x60000300d200, p0x7f9f358563d8 p0x7f9f35855e38;
p0x7f9f358561c8 .port I0x60000300d200, L_0x600001b20310;
 .tranvp 16 1 15, I0x60000300d200, p0x7f9f358563d8 p0x7f9f358561c8;
p0x7f9f35852c28 .port I0x60000300d240, L_0x600001b27640;
 .tranvp 16 1 0, I0x60000300d240, p0x7f9f35856408 p0x7f9f35852c28;
p0x7f9f35853018 .port I0x60000300d240, L_0x600001b27720;
 .tranvp 16 1 1, I0x60000300d240, p0x7f9f35856408 p0x7f9f35853018;
p0x7f9f358533a8 .port I0x60000300d240, L_0x600001b27800;
 .tranvp 16 1 2, I0x60000300d240, p0x7f9f35856408 p0x7f9f358533a8;
p0x7f9f35853738 .port I0x60000300d240, L_0x600001b278e0;
 .tranvp 16 1 3, I0x60000300d240, p0x7f9f35856408 p0x7f9f35853738;
p0x7f9f35853ac8 .port I0x60000300d240, L_0x600001b279c0;
 .tranvp 16 1 4, I0x60000300d240, p0x7f9f35856408 p0x7f9f35853ac8;
p0x7f9f35853e58 .port I0x60000300d240, L_0x600001b27aa0;
 .tranvp 16 1 5, I0x60000300d240, p0x7f9f35856408 p0x7f9f35853e58;
p0x7f9f358541e8 .port I0x60000300d240, L_0x600001b27b80;
 .tranvp 16 1 6, I0x60000300d240, p0x7f9f35856408 p0x7f9f358541e8;
p0x7f9f35854578 .port I0x60000300d240, L_0x600001b27c60;
 .tranvp 16 1 7, I0x60000300d240, p0x7f9f35856408 p0x7f9f35854578;
p0x7f9f35854908 .port I0x60000300d240, L_0x600001b27d40;
 .tranvp 16 1 8, I0x60000300d240, p0x7f9f35856408 p0x7f9f35854908;
p0x7f9f35854c98 .port I0x60000300d240, L_0x600001b27e20;
 .tranvp 16 1 9, I0x60000300d240, p0x7f9f35856408 p0x7f9f35854c98;
p0x7f9f35855028 .port I0x60000300d240, L_0x600001b27f00;
 .tranvp 16 1 10, I0x60000300d240, p0x7f9f35856408 p0x7f9f35855028;
p0x7f9f358553b8 .port I0x60000300d240, L_0x600001b20000;
 .tranvp 16 1 11, I0x60000300d240, p0x7f9f35856408 p0x7f9f358553b8;
p0x7f9f35855748 .port I0x60000300d240, L_0x600001b200e0;
 .tranvp 16 1 12, I0x60000300d240, p0x7f9f35856408 p0x7f9f35855748;
p0x7f9f35855ad8 .port I0x60000300d240, L_0x600001b201c0;
 .tranvp 16 1 13, I0x60000300d240, p0x7f9f35856408 p0x7f9f35855ad8;
p0x7f9f35855e68 .port I0x60000300d240, L_0x600001b202a0;
 .tranvp 16 1 14, I0x60000300d240, p0x7f9f35856408 p0x7f9f35855e68;
p0x7f9f358561f8 .port I0x60000300d240, L_0x600001b20380;
 .tranvp 16 1 15, I0x60000300d240, p0x7f9f35856408 p0x7f9f358561f8;
S_0x7f9f35cd3ea0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b275d0 .functor BUFT 1, v0x600000207720_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35852cb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27640 .functor BUFT 1, o0x7f9f35852cb8, C4<0>, C4<0>, C4<0>;
v0x600000206ac0_0 .net8 "Bitline1", 0 0, p0x7f9f35852bf8;  1 drivers, strength-aware
v0x600000206880_0 .net8 "Bitline2", 0 0, p0x7f9f35852c28;  1 drivers, strength-aware
v0x600000206910_0 .net "D", 0 0, L_0x600000164c80;  1 drivers
v0x600000206640_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x6000002066d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x600000206490_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000206520_0 name=_ivl_4
v0x600000206250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002062e0_0 .net "dffOut", 0 0, v0x600000207720_0;  1 drivers
v0x6000002060a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf4620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cd3ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000207b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000207840_0 .net "d", 0 0, L_0x600000164c80;  alias, 1 drivers
v0x6000002078d0_0 .net "q", 0 0, v0x600000207720_0;  alias, 1 drivers
v0x600000207690_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000207720_0 .var "state", 0 0;
v0x600000206a30_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf4990 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b276b0 .functor BUFT 1, v0x600000205d40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35853048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27720 .functor BUFT 1, o0x7f9f35853048, C4<0>, C4<0>, C4<0>;
v0x600000205b00_0 .net8 "Bitline1", 0 0, p0x7f9f35852fe8;  1 drivers, strength-aware
v0x6000002058c0_0 .net8 "Bitline2", 0 0, p0x7f9f35853018;  1 drivers, strength-aware
v0x600000205950_0 .net "D", 0 0, L_0x600000164be0;  1 drivers
v0x600000205680_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000205710_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x6000002054d0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000205560_0 name=_ivl_4
v0x600000205290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000205320_0 .net "dffOut", 0 0, v0x600000205d40_0;  1 drivers
v0x6000002050e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce1170 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf4990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000206130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000205e60_0 .net "d", 0 0, L_0x600000164be0;  alias, 1 drivers
v0x600000205ef0_0 .net "q", 0 0, v0x600000205d40_0;  alias, 1 drivers
v0x600000205cb0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000205d40_0 .var "state", 0 0;
v0x600000205a70_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccf820 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27790 .functor BUFT 1, v0x600000204d80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358533d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27800 .functor BUFT 1, o0x7f9f358533d8, C4<0>, C4<0>, C4<0>;
v0x600000204b40_0 .net8 "Bitline1", 0 0, p0x7f9f35853378;  1 drivers, strength-aware
v0x600000204900_0 .net8 "Bitline2", 0 0, p0x7f9f358533a8;  1 drivers, strength-aware
v0x600000204990_0 .net "D", 0 0, L_0x600000164b40;  1 drivers
v0x6000002046c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000204750_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x600000204510_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002045a0_0 name=_ivl_4
v0x6000002042d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000204360_0 .net "dffOut", 0 0, v0x600000204d80_0;  1 drivers
v0x600000204120_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ccf990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ccf820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000205170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000204ea0_0 .net "d", 0 0, L_0x600000164b40;  alias, 1 drivers
v0x600000204f30_0 .net "q", 0 0, v0x600000204d80_0;  alias, 1 drivers
v0x600000204cf0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000204d80_0 .var "state", 0 0;
v0x600000204ab0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccfb00 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27870 .functor BUFT 1, v0x60000021b840_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35853768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b278e0 .functor BUFT 1, o0x7f9f35853768, C4<0>, C4<0>, C4<0>;
v0x60000021b450_0 .net8 "Bitline1", 0 0, p0x7f9f35853708;  1 drivers, strength-aware
v0x60000021b210_0 .net8 "Bitline2", 0 0, p0x7f9f35853738;  1 drivers, strength-aware
v0x60000021b060_0 .net "D", 0 0, L_0x600000164aa0;  1 drivers
v0x60000021ae20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021ac70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021a010_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000219e60_0 name=_ivl_4
v0x600000219c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000219a70_0 .net "dffOut", 0 0, v0x60000021b840_0;  1 drivers
v0x600000219830_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ccfc70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ccfb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002041b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021bde0_0 .net "d", 0 0, L_0x600000164aa0;  alias, 1 drivers
v0x60000021bc30_0 .net "q", 0 0, v0x60000021b840_0;  alias, 1 drivers
v0x60000021b9f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021b840_0 .var "state", 0 0;
v0x60000021b600_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ccfde0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27950 .functor BUFT 1, v0x600000218ea0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35853af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b279c0 .functor BUFT 1, o0x7f9f35853af8, C4<0>, C4<0>, C4<0>;
v0x600000218ab0_0 .net8 "Bitline1", 0 0, p0x7f9f35853a98;  1 drivers, strength-aware
v0x600000218870_0 .net8 "Bitline2", 0 0, p0x7f9f35853ac8;  1 drivers, strength-aware
v0x6000002186c0_0 .net "D", 0 0, L_0x600000164a00;  1 drivers
v0x600000218480_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x6000002182d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x600000218090_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021be70_0 name=_ivl_4
v0x60000021bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021bcc0_0 .net "dffOut", 0 0, v0x600000218ea0_0;  1 drivers
v0x60000021bd50_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbab70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ccfde0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000219680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000219440_0 .net "d", 0 0, L_0x600000164a00;  alias, 1 drivers
v0x600000219290_0 .net "q", 0 0, v0x600000218ea0_0;  alias, 1 drivers
v0x600000219050_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000218ea0_0 .var "state", 0 0;
v0x600000218c60_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbace0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27a30 .functor BUFT 1, v0x60000021b690_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35853e88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27aa0 .functor BUFT 1, o0x7f9f35853e88, C4<0>, C4<0>, C4<0>;
v0x60000021b4e0_0 .net8 "Bitline1", 0 0, p0x7f9f35853e28;  1 drivers, strength-aware
v0x60000021b570_0 .net8 "Bitline2", 0 0, p0x7f9f35853e58;  1 drivers, strength-aware
v0x60000021b2a0_0 .net "D", 0 0, L_0x600000164960;  1 drivers
v0x60000021b330_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021b0f0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021b180_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021aeb0_0 name=_ivl_4
v0x60000021af40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021ad00_0 .net "dffOut", 0 0, v0x60000021b690_0;  1 drivers
v0x60000021ad90_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbc930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbace0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021ba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021bb10_0 .net "d", 0 0, L_0x600000164960;  alias, 1 drivers
v0x60000021b8d0_0 .net "q", 0 0, v0x60000021b690_0;  alias, 1 drivers
v0x60000021b960_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021b690_0 .var "state", 0 0;
v0x60000021b720_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbcaa0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27b10 .functor BUFT 1, v0x600000219cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35854218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27b80 .functor BUFT 1, o0x7f9f35854218, C4<0>, C4<0>, C4<0>;
v0x600000219b00_0 .net8 "Bitline1", 0 0, p0x7f9f358541b8;  1 drivers, strength-aware
v0x600000219b90_0 .net8 "Bitline2", 0 0, p0x7f9f358541e8;  1 drivers, strength-aware
v0x6000002198c0_0 .net "D", 0 0, L_0x6000001648c0;  1 drivers
v0x600000219950_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000219710_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x6000002197a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002194d0_0 name=_ivl_4
v0x600000219560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000219320_0 .net "dffOut", 0 0, v0x600000219cb0_0;  1 drivers
v0x6000002193b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbcc10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbcaa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021a0a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021a130_0 .net "d", 0 0, L_0x6000001648c0;  alias, 1 drivers
v0x600000219ef0_0 .net "q", 0 0, v0x600000219cb0_0;  alias, 1 drivers
v0x600000219f80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000219cb0_0 .var "state", 0 0;
v0x600000219d40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbb0c0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27bf0 .functor BUFT 1, v0x600000218cf0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358545a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27c60 .functor BUFT 1, o0x7f9f358545a8, C4<0>, C4<0>, C4<0>;
v0x600000218b40_0 .net8 "Bitline1", 0 0, p0x7f9f35854548;  1 drivers, strength-aware
v0x600000218bd0_0 .net8 "Bitline2", 0 0, p0x7f9f35854578;  1 drivers, strength-aware
v0x600000218900_0 .net "D", 0 0, L_0x600000164820;  1 drivers
v0x600000218990_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000218750_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x6000002187e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000218510_0 name=_ivl_4
v0x6000002185a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000218360_0 .net "dffOut", 0 0, v0x600000218cf0_0;  1 drivers
v0x6000002183f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbb230 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbb0c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002190e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000219170_0 .net "d", 0 0, L_0x600000164820;  alias, 1 drivers
v0x600000218f30_0 .net "q", 0 0, v0x600000218cf0_0;  alias, 1 drivers
v0x600000218fc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000218cf0_0 .var "state", 0 0;
v0x600000218d80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbb3a0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27cd0 .functor BUFT 1, v0x60000021fc30_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35854938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27d40 .functor BUFT 1, o0x7f9f35854938, C4<0>, C4<0>, C4<0>;
v0x60000021f840_0 .net8 "Bitline1", 0 0, p0x7f9f358548d8;  1 drivers, strength-aware
v0x60000021f690_0 .net8 "Bitline2", 0 0, p0x7f9f35854908;  1 drivers, strength-aware
v0x60000021f450_0 .net "D", 0 0, L_0x60000017b340;  1 drivers
v0x60000021f2a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021f060_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021eeb0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021ec70_0 name=_ivl_4
v0x60000021eac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021e880_0 .net "dffOut", 0 0, v0x60000021fc30_0;  1 drivers
v0x60000021e6d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbb510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000218120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002181b0_0 .net "d", 0 0, L_0x60000017b340;  alias, 1 drivers
v0x600000218000_0 .net "q", 0 0, v0x60000021fc30_0;  alias, 1 drivers
v0x60000021fe70_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021fc30_0 .var "state", 0 0;
v0x60000021fa80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf4790 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27db0 .functor BUFT 1, v0x60000021d290_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35854cc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27e20 .functor BUFT 1, o0x7f9f35854cc8, C4<0>, C4<0>, C4<0>;
v0x60000021cea0_0 .net8 "Bitline1", 0 0, p0x7f9f35854c68;  1 drivers, strength-aware
v0x60000021ccf0_0 .net8 "Bitline2", 0 0, p0x7f9f35854c98;  1 drivers, strength-aware
v0x60000021cab0_0 .net "D", 0 0, L_0x60000017b2a0;  1 drivers
v0x60000021c900_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021c6c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021c510_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021c2d0_0 name=_ivl_4
v0x60000021c120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021ff00_0 .net "dffOut", 0 0, v0x60000021d290_0;  1 drivers
v0x60000021fcc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce0d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf4790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021e490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021e2e0_0 .net "d", 0 0, L_0x60000017b2a0;  alias, 1 drivers
v0x60000021d680_0 .net "q", 0 0, v0x60000021d290_0;  alias, 1 drivers
v0x60000021d4d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021d290_0 .var "state", 0 0;
v0x60000021d0e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce0ee0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27e90 .functor BUFT 1, v0x60000021f960_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35855058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27f00 .functor BUFT 1, o0x7f9f35855058, C4<0>, C4<0>, C4<0>;
v0x60000021f7b0_0 .net8 "Bitline1", 0 0, p0x7f9f35854ff8;  1 drivers, strength-aware
v0x60000021f4e0_0 .net8 "Bitline2", 0 0, p0x7f9f35855028;  1 drivers, strength-aware
v0x60000021f570_0 .net "D", 0 0, L_0x60000017b200;  1 drivers
v0x60000021f330_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021f3c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021f0f0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021f180_0 name=_ivl_4
v0x60000021ef40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021efd0_0 .net "dffOut", 0 0, v0x60000021f960_0;  1 drivers
v0x60000021ed00_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbc3e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce0ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021fd50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021fb10_0 .net "d", 0 0, L_0x60000017b200;  alias, 1 drivers
v0x60000021fba0_0 .net "q", 0 0, v0x60000021f960_0;  alias, 1 drivers
v0x60000021f8d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021f960_0 .var "state", 0 0;
v0x60000021f720_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbc550 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27f70 .functor BUFT 1, v0x60000021e9a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358553e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20000 .functor BUFT 1, o0x7f9f358553e8, C4<0>, C4<0>, C4<0>;
v0x60000021e7f0_0 .net8 "Bitline1", 0 0, p0x7f9f35855388;  1 drivers, strength-aware
v0x60000021e520_0 .net8 "Bitline2", 0 0, p0x7f9f358553b8;  1 drivers, strength-aware
v0x60000021e5b0_0 .net "D", 0 0, L_0x60000017b160;  1 drivers
v0x60000021e370_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021e400_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021d710_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021d7a0_0 name=_ivl_4
v0x60000021d560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021d5f0_0 .net "dffOut", 0 0, v0x60000021e9a0_0;  1 drivers
v0x60000021d320_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbbe90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbc550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021ed90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021eb50_0 .net "d", 0 0, L_0x60000017b160;  alias, 1 drivers
v0x60000021ebe0_0 .net "q", 0 0, v0x60000021e9a0_0;  alias, 1 drivers
v0x60000021e910_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021e9a0_0 .var "state", 0 0;
v0x60000021e760_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbc000 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20070 .functor BUFT 1, v0x60000021cfc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35855778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b200e0 .functor BUFT 1, o0x7f9f35855778, C4<0>, C4<0>, C4<0>;
v0x60000021ce10_0 .net8 "Bitline1", 0 0, p0x7f9f35855718;  1 drivers, strength-aware
v0x60000021cb40_0 .net8 "Bitline2", 0 0, p0x7f9f35855748;  1 drivers, strength-aware
v0x60000021cbd0_0 .net "D", 0 0, L_0x60000017b0c0;  1 drivers
v0x60000021c990_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x60000021ca20_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x60000021c750_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000021c7e0_0 name=_ivl_4
v0x60000021c5a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021c630_0 .net "dffOut", 0 0, v0x60000021cfc0_0;  1 drivers
v0x60000021c360_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbb830 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbc000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021d3b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021d170_0 .net "d", 0 0, L_0x60000017b0c0;  alias, 1 drivers
v0x60000021d200_0 .net "q", 0 0, v0x60000021cfc0_0;  alias, 1 drivers
v0x60000021cf30_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000021cfc0_0 .var "state", 0 0;
v0x60000021cd80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbb9a0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20150 .functor BUFT 1, v0x600000217de0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35855b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b201c0 .functor BUFT 1, o0x7f9f35855b08, C4<0>, C4<0>, C4<0>;
v0x600000216fd0_0 .net8 "Bitline1", 0 0, p0x7f9f35855aa8;  1 drivers, strength-aware
v0x600000216e20_0 .net8 "Bitline2", 0 0, p0x7f9f35855ad8;  1 drivers, strength-aware
v0x600000216be0_0 .net "D", 0 0, L_0x60000017b020;  1 drivers
v0x600000216a30_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x6000002167f0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x600000216640_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000216400_0 name=_ivl_4
v0x600000216250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000216010_0 .net "dffOut", 0 0, v0x600000217de0_0;  1 drivers
v0x600000215e60_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cbbb10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cbb9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000021c3f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000021c1b0_0 .net "d", 0 0, L_0x60000017b020;  alias, 1 drivers
v0x60000021c240_0 .net "q", 0 0, v0x600000217de0_0;  alias, 1 drivers
v0x60000021c000_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000217de0_0 .var "state", 0 0;
v0x600000217c30_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb17c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20230 .functor BUFT 1, v0x600000215440_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35855e98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b202a0 .functor BUFT 1, o0x7f9f35855e98, C4<0>, C4<0>, C4<0>;
v0x600000215050_0 .net8 "Bitline1", 0 0, p0x7f9f35855e38;  1 drivers, strength-aware
v0x600000214ea0_0 .net8 "Bitline2", 0 0, p0x7f9f35855e68;  1 drivers, strength-aware
v0x600000214c60_0 .net "D", 0 0, L_0x600000179b80;  1 drivers
v0x600000214ab0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000214870_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x6000002146c0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000214480_0 name=_ivl_4
v0x6000002142d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000217e70_0 .net "dffOut", 0 0, v0x600000215440_0;  1 drivers
v0x600000217f00_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb1930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb17c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000215c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000215a70_0 .net "d", 0 0, L_0x600000179b80;  alias, 1 drivers
v0x600000215830_0 .net "q", 0 0, v0x600000215440_0;  alias, 1 drivers
v0x600000215680_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000215440_0 .var "state", 0 0;
v0x600000215290_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb1aa0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cd3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20310 .functor BUFT 1, v0x600000216eb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35856228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20380 .functor BUFT 1, o0x7f9f35856228, C4<0>, C4<0>, C4<0>;
v0x600000216c70_0 .net8 "Bitline1", 0 0, p0x7f9f358561c8;  1 drivers, strength-aware
v0x600000216d00_0 .net8 "Bitline2", 0 0, p0x7f9f358561f8;  1 drivers, strength-aware
v0x600000216ac0_0 .net "D", 0 0, L_0x600000179ae0;  1 drivers
v0x600000216b50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331908;  alias, 1 drivers
v0x600000216880_0 .net "ReadEnable2", 0 0, L_0x7f9f37331950;  alias, 1 drivers
v0x600000216910_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002166d0_0 name=_ivl_4
v0x600000216760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000216490_0 .net "dffOut", 0 0, v0x600000216eb0_0;  1 drivers
v0x600000216520_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb1c10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb1aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000217cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000217d50_0 .net "d", 0 0, L_0x600000179ae0;  alias, 1 drivers
v0x600000217060_0 .net "q", 0 0, v0x600000216eb0_0;  alias, 1 drivers
v0x6000002170f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000216eb0_0 .var "state", 0 0;
v0x600000216f40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb72e0 .scope module, "b_reg" "Register" 13 86, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000025b3c0_0 .net8 "Bitline1", 15 0, p0x7f9f35859f48;  alias, 0 drivers, strength-aware
o0x7f9f35859f78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d280 .island tran;
p0x7f9f35859f78 .port I0x60000300d280, o0x7f9f35859f78;
v0x60000025b180_0 .net8 "Bitline2", 15 0, p0x7f9f35859f78;  0 drivers, strength-aware
v0x60000025b210_0 .net "D", 15 0, L_0x600000128960;  alias, 1 drivers
L_0x7f9f37331998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000025af40_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  1 drivers
L_0x7f9f373319e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000025afd0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  1 drivers
v0x600000253f00_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x600000253d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000253b10_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x600000179a40 .part L_0x600000128960, 0, 1;
L_0x6000001799a0 .part L_0x600000128960, 1, 1;
L_0x600000179900 .part L_0x600000128960, 2, 1;
L_0x600000179860 .part L_0x600000128960, 3, 1;
L_0x6000001797c0 .part L_0x600000128960, 4, 1;
L_0x600000179720 .part L_0x600000128960, 5, 1;
L_0x600000179680 .part L_0x600000128960, 6, 1;
L_0x6000001795e0 .part L_0x600000128960, 7, 1;
L_0x600000179540 .part L_0x600000128960, 8, 1;
L_0x6000001794a0 .part L_0x600000128960, 9, 1;
L_0x600000179400 .part L_0x600000128960, 10, 1;
L_0x600000179360 .part L_0x600000128960, 11, 1;
L_0x6000001792c0 .part L_0x600000128960, 12, 1;
L_0x600000179220 .part L_0x600000128960, 13, 1;
L_0x60000017fd40 .part L_0x600000128960, 14, 1;
L_0x60000017fca0 .part L_0x600000128960, 15, 1;
p0x7f9f35856768 .port I0x60000300d260, L_0x600001b203f0;
 .tranvp 16 1 0, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35856768;
p0x7f9f35856b58 .port I0x60000300d260, L_0x600001b204d0;
 .tranvp 16 1 1, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35856b58;
p0x7f9f35856ee8 .port I0x60000300d260, L_0x600001b205b0;
 .tranvp 16 1 2, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35856ee8;
p0x7f9f35857278 .port I0x60000300d260, L_0x600001b20690;
 .tranvp 16 1 3, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35857278;
p0x7f9f35857608 .port I0x60000300d260, L_0x600001b20770;
 .tranvp 16 1 4, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35857608;
p0x7f9f35857998 .port I0x60000300d260, L_0x600001b20850;
 .tranvp 16 1 5, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35857998;
p0x7f9f35857d28 .port I0x60000300d260, L_0x600001b20930;
 .tranvp 16 1 6, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35857d28;
p0x7f9f358580b8 .port I0x60000300d260, L_0x600001b20a10;
 .tranvp 16 1 7, I0x60000300d260, p0x7f9f35859f48 p0x7f9f358580b8;
p0x7f9f35858448 .port I0x60000300d260, L_0x600001b20af0;
 .tranvp 16 1 8, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35858448;
p0x7f9f358587d8 .port I0x60000300d260, L_0x600001b20bd0;
 .tranvp 16 1 9, I0x60000300d260, p0x7f9f35859f48 p0x7f9f358587d8;
p0x7f9f35858b68 .port I0x60000300d260, L_0x600001b20cb0;
 .tranvp 16 1 10, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35858b68;
p0x7f9f35858ef8 .port I0x60000300d260, L_0x600001b20d90;
 .tranvp 16 1 11, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35858ef8;
p0x7f9f35859288 .port I0x60000300d260, L_0x600001b20e70;
 .tranvp 16 1 12, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35859288;
p0x7f9f35859618 .port I0x60000300d260, L_0x600001b20f50;
 .tranvp 16 1 13, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35859618;
p0x7f9f358599a8 .port I0x60000300d260, L_0x600001b21030;
 .tranvp 16 1 14, I0x60000300d260, p0x7f9f35859f48 p0x7f9f358599a8;
p0x7f9f35859d38 .port I0x60000300d260, L_0x600001b21110;
 .tranvp 16 1 15, I0x60000300d260, p0x7f9f35859f48 p0x7f9f35859d38;
p0x7f9f35856798 .port I0x60000300d280, L_0x600001b20460;
 .tranvp 16 1 0, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35856798;
p0x7f9f35856b88 .port I0x60000300d280, L_0x600001b20540;
 .tranvp 16 1 1, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35856b88;
p0x7f9f35856f18 .port I0x60000300d280, L_0x600001b20620;
 .tranvp 16 1 2, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35856f18;
p0x7f9f358572a8 .port I0x60000300d280, L_0x600001b20700;
 .tranvp 16 1 3, I0x60000300d280, p0x7f9f35859f78 p0x7f9f358572a8;
p0x7f9f35857638 .port I0x60000300d280, L_0x600001b207e0;
 .tranvp 16 1 4, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35857638;
p0x7f9f358579c8 .port I0x60000300d280, L_0x600001b208c0;
 .tranvp 16 1 5, I0x60000300d280, p0x7f9f35859f78 p0x7f9f358579c8;
p0x7f9f35857d58 .port I0x60000300d280, L_0x600001b209a0;
 .tranvp 16 1 6, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35857d58;
p0x7f9f358580e8 .port I0x60000300d280, L_0x600001b20a80;
 .tranvp 16 1 7, I0x60000300d280, p0x7f9f35859f78 p0x7f9f358580e8;
p0x7f9f35858478 .port I0x60000300d280, L_0x600001b20b60;
 .tranvp 16 1 8, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35858478;
p0x7f9f35858808 .port I0x60000300d280, L_0x600001b20c40;
 .tranvp 16 1 9, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35858808;
p0x7f9f35858b98 .port I0x60000300d280, L_0x600001b20d20;
 .tranvp 16 1 10, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35858b98;
p0x7f9f35858f28 .port I0x60000300d280, L_0x600001b20e00;
 .tranvp 16 1 11, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35858f28;
p0x7f9f358592b8 .port I0x60000300d280, L_0x600001b20ee0;
 .tranvp 16 1 12, I0x60000300d280, p0x7f9f35859f78 p0x7f9f358592b8;
p0x7f9f35859648 .port I0x60000300d280, L_0x600001b20fc0;
 .tranvp 16 1 13, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35859648;
p0x7f9f358599d8 .port I0x60000300d280, L_0x600001b210a0;
 .tranvp 16 1 14, I0x60000300d280, p0x7f9f35859f78 p0x7f9f358599d8;
p0x7f9f35859d68 .port I0x60000300d280, L_0x600001b21180;
 .tranvp 16 1 15, I0x60000300d280, p0x7f9f35859f78 p0x7f9f35859d68;
S_0x7f9f35cb6990 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b203f0 .functor BUFT 1, v0x600000215710_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35856828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20460 .functor BUFT 1, o0x7f9f35856828, C4<0>, C4<0>, C4<0>;
v0x6000002154d0_0 .net8 "Bitline1", 0 0, p0x7f9f35856768;  1 drivers, strength-aware
v0x600000215560_0 .net8 "Bitline2", 0 0, p0x7f9f35856798;  1 drivers, strength-aware
v0x600000215320_0 .net "D", 0 0, L_0x600000179a40;  1 drivers
v0x6000002153b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002150e0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000215170_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000214f30_0 name=_ivl_4
v0x600000214fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000214cf0_0 .net "dffOut", 0 0, v0x600000215710_0;  1 drivers
v0x600000214d80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb6b00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb6990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000215b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000215b90_0 .net "d", 0 0, L_0x600000179a40;  alias, 1 drivers
v0x6000002158c0_0 .net "q", 0 0, v0x600000215710_0;  alias, 1 drivers
v0x600000215950_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000215710_0 .var "state", 0 0;
v0x6000002157a0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb6440 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b204d0 .functor BUFT 1, v0x600000214750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35856bb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20540 .functor BUFT 1, o0x7f9f35856bb8, C4<0>, C4<0>, C4<0>;
v0x600000214510_0 .net8 "Bitline1", 0 0, p0x7f9f35856b58;  1 drivers, strength-aware
v0x6000002145a0_0 .net8 "Bitline2", 0 0, p0x7f9f35856b88;  1 drivers, strength-aware
v0x600000214360_0 .net "D", 0 0, L_0x6000001799a0;  1 drivers
v0x6000002143f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000273e70_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000273cc0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000273a80_0 name=_ivl_4
v0x6000002738d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000273690_0 .net "dffOut", 0 0, v0x600000214750_0;  1 drivers
v0x6000002734e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb65b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb6440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000214b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000214bd0_0 .net "d", 0 0, L_0x6000001799a0;  alias, 1 drivers
v0x600000214900_0 .net "q", 0 0, v0x600000214750_0;  alias, 1 drivers
v0x600000214990_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000214750_0 .var "state", 0 0;
v0x6000002147e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb5ef0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b205b0 .functor BUFT 1, v0x600000272ac0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35856f48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20620 .functor BUFT 1, o0x7f9f35856f48, C4<0>, C4<0>, C4<0>;
v0x6000002726d0_0 .net8 "Bitline1", 0 0, p0x7f9f35856ee8;  1 drivers, strength-aware
v0x600000272520_0 .net8 "Bitline2", 0 0, p0x7f9f35856f18;  1 drivers, strength-aware
v0x6000002722e0_0 .net "D", 0 0, L_0x600000179900;  1 drivers
v0x600000272130_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000271ef0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000271d40_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000271290_0 name=_ivl_4
v0x6000002710e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000270ea0_0 .net "dffOut", 0 0, v0x600000272ac0_0;  1 drivers
v0x600000270cf0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb6060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb5ef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002732a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002730f0_0 .net "d", 0 0, L_0x600000179900;  alias, 1 drivers
v0x600000272eb0_0 .net "q", 0 0, v0x600000272ac0_0;  alias, 1 drivers
v0x600000272d00_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000272ac0_0 .var "state", 0 0;
v0x600000272910_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb59a0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20690 .functor BUFT 1, v0x6000002702d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358572d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20700 .functor BUFT 1, o0x7f9f358572d8, C4<0>, C4<0>, C4<0>;
v0x600000273f00_0 .net8 "Bitline1", 0 0, p0x7f9f35857278;  1 drivers, strength-aware
v0x600000273d50_0 .net8 "Bitline2", 0 0, p0x7f9f358572a8;  1 drivers, strength-aware
v0x600000273de0_0 .net "D", 0 0, L_0x600000179860;  1 drivers
v0x600000273b10_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000273ba0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000273960_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002739f0_0 name=_ivl_4
v0x600000273720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002737b0_0 .net "dffOut", 0 0, v0x6000002702d0_0;  1 drivers
v0x600000273570_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb5b10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb59a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000270ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000270900_0 .net "d", 0 0, L_0x600000179860;  alias, 1 drivers
v0x6000002706c0_0 .net "q", 0 0, v0x6000002702d0_0;  alias, 1 drivers
v0x600000270510_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002702d0_0 .var "state", 0 0;
v0x600000270120_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb5450 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20770 .functor BUFT 1, v0x600000273210_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35857668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b207e0 .functor BUFT 1, o0x7f9f35857668, C4<0>, C4<0>, C4<0>;
v0x600000272fd0_0 .net8 "Bitline1", 0 0, p0x7f9f35857608;  1 drivers, strength-aware
v0x600000272d90_0 .net8 "Bitline2", 0 0, p0x7f9f35857638;  1 drivers, strength-aware
v0x600000272e20_0 .net "D", 0 0, L_0x6000001797c0;  1 drivers
v0x600000272b50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000272be0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x6000002729a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000272a30_0 name=_ivl_4
v0x600000272760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002727f0_0 .net "dffOut", 0 0, v0x600000273210_0;  1 drivers
v0x6000002725b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb55c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb5450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000273600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000273330_0 .net "d", 0 0, L_0x6000001797c0;  alias, 1 drivers
v0x6000002733c0_0 .net "q", 0 0, v0x600000273210_0;  alias, 1 drivers
v0x600000273180_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000273210_0 .var "state", 0 0;
v0x600000272f40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb4f00 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20850 .functor BUFT 1, v0x600000272250_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358579f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b208c0 .functor BUFT 1, o0x7f9f358579f8, C4<0>, C4<0>, C4<0>;
v0x600000272010_0 .net8 "Bitline1", 0 0, p0x7f9f35857998;  1 drivers, strength-aware
v0x600000271dd0_0 .net8 "Bitline2", 0 0, p0x7f9f358579c8;  1 drivers, strength-aware
v0x600000271e60_0 .net "D", 0 0, L_0x600000179720;  1 drivers
v0x600000271320_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002713b0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000271170_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000271200_0 name=_ivl_4
v0x600000270f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000270fc0_0 .net "dffOut", 0 0, v0x600000272250_0;  1 drivers
v0x600000270d80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb5070 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb4f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000272640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000272370_0 .net "d", 0 0, L_0x600000179720;  alias, 1 drivers
v0x600000272400_0 .net "q", 0 0, v0x600000272250_0;  alias, 1 drivers
v0x6000002721c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000272250_0 .var "state", 0 0;
v0x600000271f80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb49b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20930 .functor BUFT 1, v0x600000270a20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35857d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b209a0 .functor BUFT 1, o0x7f9f35857d88, C4<0>, C4<0>, C4<0>;
v0x6000002707e0_0 .net8 "Bitline1", 0 0, p0x7f9f35857d28;  1 drivers, strength-aware
v0x6000002705a0_0 .net8 "Bitline2", 0 0, p0x7f9f35857d58;  1 drivers, strength-aware
v0x600000270630_0 .net "D", 0 0, L_0x600000179680;  1 drivers
v0x600000270360_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002703f0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x6000002701b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000270240_0 name=_ivl_4
v0x600000270000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000277e70_0 .net "dffOut", 0 0, v0x600000270a20_0;  1 drivers
v0x600000277cc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb4b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb49b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000270e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000270b40_0 .net "d", 0 0, L_0x600000179680;  alias, 1 drivers
v0x600000270bd0_0 .net "q", 0 0, v0x600000270a20_0;  alias, 1 drivers
v0x600000270990_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000270a20_0 .var "state", 0 0;
v0x600000270750_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb4460 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20a10 .functor BUFT 1, v0x6000002772a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35858118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20a80 .functor BUFT 1, o0x7f9f35858118, C4<0>, C4<0>, C4<0>;
v0x600000276eb0_0 .net8 "Bitline1", 0 0, p0x7f9f358580b8;  1 drivers, strength-aware
v0x600000276d00_0 .net8 "Bitline2", 0 0, p0x7f9f358580e8;  1 drivers, strength-aware
v0x600000276ac0_0 .net "D", 0 0, L_0x6000001795e0;  1 drivers
v0x600000276910_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002766d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000276520_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002762e0_0 name=_ivl_4
v0x600000276130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000275ef0_0 .net "dffOut", 0 0, v0x6000002772a0_0;  1 drivers
v0x600000275d40_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb45d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb4460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000277a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002778d0_0 .net "d", 0 0, L_0x6000001795e0;  alias, 1 drivers
v0x600000277690_0 .net "q", 0 0, v0x6000002772a0_0;  alias, 1 drivers
v0x6000002774e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002772a0_0 .var "state", 0 0;
v0x6000002770f0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb3f10 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20af0 .functor BUFT 1, v0x600000274750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358584a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20b60 .functor BUFT 1, o0x7f9f358584a8, C4<0>, C4<0>, C4<0>;
v0x600000274360_0 .net8 "Bitline1", 0 0, p0x7f9f35858448;  1 drivers, strength-aware
v0x6000002741b0_0 .net8 "Bitline2", 0 0, p0x7f9f35858478;  1 drivers, strength-aware
v0x6000002497a0_0 .net "D", 0 0, L_0x600000179540;  1 drivers
v0x6000002495f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002493b0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000249200_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000248fc0_0 name=_ivl_4
v0x600000248e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000248a20_0 .net "dffOut", 0 0, v0x600000274750_0;  1 drivers
v0x600000248870_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb4080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb3f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000275b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000275950_0 .net "d", 0 0, L_0x600000179540;  alias, 1 drivers
v0x600000275710_0 .net "q", 0 0, v0x600000274750_0;  alias, 1 drivers
v0x600000275560_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000274750_0 .var "state", 0 0;
v0x6000002745a0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb39c0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20bd0 .functor BUFT 1, v0x600000249680_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35858838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20c40 .functor BUFT 1, o0x7f9f35858838, C4<0>, C4<0>, C4<0>;
v0x600000249440_0 .net8 "Bitline1", 0 0, p0x7f9f358587d8;  1 drivers, strength-aware
v0x6000002494d0_0 .net8 "Bitline2", 0 0, p0x7f9f35858808;  1 drivers, strength-aware
v0x600000249290_0 .net "D", 0 0, L_0x6000001794a0;  1 drivers
v0x600000249320_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000249050_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x6000002490e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000248ea0_0 name=_ivl_4
v0x600000248f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000248c60_0 .net "dffOut", 0 0, v0x600000249680_0;  1 drivers
v0x600000248cf0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb3b30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb39c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000248240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000248090_0 .net "d", 0 0, L_0x6000001794a0;  alias, 1 drivers
v0x600000249830_0 .net "q", 0 0, v0x600000249680_0;  alias, 1 drivers
v0x6000002498c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000249680_0 .var "state", 0 0;
v0x600000249710_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb3470 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20cb0 .functor BUFT 1, v0x6000002482d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35858bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20d20 .functor BUFT 1, o0x7f9f35858bc8, C4<0>, C4<0>, C4<0>;
v0x600000248120_0 .net8 "Bitline1", 0 0, p0x7f9f35858b68;  1 drivers, strength-aware
v0x6000002481b0_0 .net8 "Bitline2", 0 0, p0x7f9f35858b98;  1 drivers, strength-aware
v0x60000024fde0_0 .net "D", 0 0, L_0x600000179400;  1 drivers
v0x60000024fc30_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x60000024f9f0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x60000024f840_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000024f600_0 name=_ivl_4
v0x60000024f450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000024f210_0 .net "dffOut", 0 0, v0x6000002482d0_0;  1 drivers
v0x60000024f060_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb35e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb3470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000248ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000248b40_0 .net "d", 0 0, L_0x600000179400;  alias, 1 drivers
v0x600000248900_0 .net "q", 0 0, v0x6000002482d0_0;  alias, 1 drivers
v0x600000248990_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002482d0_0 .var "state", 0 0;
v0x600000248360_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb2f20 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20d90 .functor BUFT 1, v0x60000024e640_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35858f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20e00 .functor BUFT 1, o0x7f9f35858f58, C4<0>, C4<0>, C4<0>;
v0x60000024e250_0 .net8 "Bitline1", 0 0, p0x7f9f35858ef8;  1 drivers, strength-aware
v0x60000024e0a0_0 .net8 "Bitline2", 0 0, p0x7f9f35858f28;  1 drivers, strength-aware
v0x60000024de60_0 .net "D", 0 0, L_0x600000179360;  1 drivers
v0x60000024dcb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x60000024da70_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x60000024d8c0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000024cc60_0 name=_ivl_4
v0x60000024cab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000024c870_0 .net "dffOut", 0 0, v0x60000024e640_0;  1 drivers
v0x60000024c6c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb3090 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb2f20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000024ee20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000024ec70_0 .net "d", 0 0, L_0x600000179360;  alias, 1 drivers
v0x60000024ea30_0 .net "q", 0 0, v0x60000024e640_0;  alias, 1 drivers
v0x60000024e880_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000024e640_0 .var "state", 0 0;
v0x60000024e490_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb29d0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20e70 .functor BUFT 1, v0x600000243c30_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358592e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20ee0 .functor BUFT 1, o0x7f9f358592e8, C4<0>, C4<0>, C4<0>;
v0x600000243840_0 .net8 "Bitline1", 0 0, p0x7f9f35859288;  1 drivers, strength-aware
v0x600000243690_0 .net8 "Bitline2", 0 0, p0x7f9f358592b8;  1 drivers, strength-aware
v0x600000243450_0 .net "D", 0 0, L_0x6000001792c0;  1 drivers
v0x6000002432a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000243060_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000242eb0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000242c70_0 name=_ivl_4
v0x600000242ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000242880_0 .net "dffOut", 0 0, v0x600000243c30_0;  1 drivers
v0x6000002426d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb2b40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb29d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000024c480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000024c2d0_0 .net "d", 0 0, L_0x6000001792c0;  alias, 1 drivers
v0x60000024c090_0 .net "q", 0 0, v0x600000243c30_0;  alias, 1 drivers
v0x600000243e70_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000243c30_0 .var "state", 0 0;
v0x600000243a80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb2480 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b20f50 .functor BUFT 1, v0x600000241cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35859678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b20fc0 .functor BUFT 1, o0x7f9f35859678, C4<0>, C4<0>, C4<0>;
v0x6000002418c0_0 .net8 "Bitline1", 0 0, p0x7f9f35859618;  1 drivers, strength-aware
v0x600000241710_0 .net8 "Bitline2", 0 0, p0x7f9f35859648;  1 drivers, strength-aware
v0x6000002414d0_0 .net "D", 0 0, L_0x600000179220;  1 drivers
v0x600000241320_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002410e0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000240f30_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002402d0_0 name=_ivl_4
v0x600000240120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000247e70_0 .net "dffOut", 0 0, v0x600000241cb0_0;  1 drivers
v0x600000247cc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb25f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb2480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000242490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002422e0_0 .net "d", 0 0, L_0x600000179220;  alias, 1 drivers
v0x6000002420a0_0 .net "q", 0 0, v0x600000241cb0_0;  alias, 1 drivers
v0x600000241ef0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000241cb0_0 .var "state", 0 0;
v0x600000241b00_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb1f30 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21030 .functor BUFT 1, v0x6000002472a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35859a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b210a0 .functor BUFT 1, o0x7f9f35859a08, C4<0>, C4<0>, C4<0>;
v0x600000246eb0_0 .net8 "Bitline1", 0 0, p0x7f9f358599a8;  1 drivers, strength-aware
v0x600000246d00_0 .net8 "Bitline2", 0 0, p0x7f9f358599d8;  1 drivers, strength-aware
v0x600000246ac0_0 .net "D", 0 0, L_0x60000017fd40;  1 drivers
v0x600000246910_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x6000002466d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x600000246520_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002462e0_0 name=_ivl_4
v0x600000246130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000245ef0_0 .net "dffOut", 0 0, v0x6000002472a0_0;  1 drivers
v0x600000245d40_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb20a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb1f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000247a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002478d0_0 .net "d", 0 0, L_0x60000017fd40;  alias, 1 drivers
v0x600000247690_0 .net "q", 0 0, v0x6000002472a0_0;  alias, 1 drivers
v0x6000002474e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002472a0_0 .var "state", 0 0;
v0x6000002470f0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cba620 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb72e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21110 .functor BUFT 1, v0x600000245320_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35859d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21180 .functor BUFT 1, o0x7f9f35859d98, C4<0>, C4<0>, C4<0>;
v0x600000244f30_0 .net8 "Bitline1", 0 0, p0x7f9f35859d38;  1 drivers, strength-aware
v0x600000244d80_0 .net8 "Bitline2", 0 0, p0x7f9f35859d68;  1 drivers, strength-aware
v0x600000244b40_0 .net "D", 0 0, L_0x60000017fca0;  1 drivers
v0x600000244990_0 .net "ReadEnable1", 0 0, L_0x7f9f37331998;  alias, 1 drivers
v0x600000244750_0 .net "ReadEnable2", 0 0, L_0x7f9f373319e0;  alias, 1 drivers
v0x6000002445a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000025b2a0_0 name=_ivl_4
v0x60000025b0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000025aeb0_0 .net "dffOut", 0 0, v0x600000245320_0;  1 drivers
v0x60000025b330_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cba790 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cba620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000245b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000245950_0 .net "d", 0 0, L_0x60000017fca0;  alias, 1 drivers
v0x600000245710_0 .net "q", 0 0, v0x600000245320_0;  alias, 1 drivers
v0x600000245560_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000245320_0 .var "state", 0 0;
v0x600000245170_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb9b80 .scope module, "branch_inst_dff" "dff" 13 67, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56990 .functor BUFZ 1, v0x600000253e70_0, C4<0>, C4<0>, C4<0>;
v0x600000253960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000253720_0 .net "d", 0 0, L_0x600000129a40;  alias, 1 drivers
v0x600000253570_0 .net "q", 0 0, L_0x600001b56990;  alias, 1 drivers
v0x600000253de0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000253e70_0 .var "state", 0 0;
v0x600000253ba0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb9cf0 .scope module, "branch_src_dff" "dff" 13 68, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b56920 .functor BUFZ 1, v0x600000253840_0, C4<0>, C4<0>, C4<0>;
v0x600000253c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002539f0_0 .net "d", 0 0, L_0x600000129ae0;  alias, 1 drivers
v0x600000253a80_0 .net "q", 0 0, L_0x600001b56920;  alias, 1 drivers
v0x6000002537b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000253840_0 .var "state", 0 0;
v0x600000253600_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb9630 .scope module, "halt_dff" "dff" 13 71, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b567d0 .functor BUFZ 1, v0x600000227f00_0, C4<0>, C4<0>, C4<0>;
v0x600000253690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000234000_0 .net "d", 0 0, o0x7f9f3585a458;  alias, 0 drivers
v0x600000234090_0 .net "q", 0 0, L_0x600001b567d0;  alias, 1 drivers
v0x60000023ae20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000227f00_0 .var "state", 0 0;
v0x600000227cc0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb97a0 .scope module, "imm_reg" "Register" 13 89, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003783f0_0 .net8 "Bitline1", 15 0, p0x7f9f3585df38;  alias, 0 drivers, strength-aware
o0x7f9f3585df68 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d2c0 .island tran;
p0x7f9f3585df68 .port I0x60000300d2c0, o0x7f9f3585df68;
v0x600000378480_0 .net8 "Bitline2", 15 0, p0x7f9f3585df68;  0 drivers, strength-aware
v0x600000378510_0 .net "D", 15 0, L_0x60000014bac0;  alias, 1 drivers
L_0x7f9f37331a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003785a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  1 drivers
L_0x7f9f37331a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000378630_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  1 drivers
v0x6000003786c0_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x600000378750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003787e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x60000017fc00 .part L_0x60000014bac0, 0, 1;
L_0x60000017fb60 .part L_0x60000014bac0, 1, 1;
L_0x60000017fac0 .part L_0x60000014bac0, 2, 1;
L_0x60000017fa20 .part L_0x60000014bac0, 3, 1;
L_0x60000017f980 .part L_0x60000014bac0, 4, 1;
L_0x60000017f8e0 .part L_0x60000014bac0, 5, 1;
L_0x60000017f840 .part L_0x60000014bac0, 6, 1;
L_0x60000017f7a0 .part L_0x60000014bac0, 7, 1;
L_0x60000017f700 .part L_0x60000014bac0, 8, 1;
L_0x60000017f660 .part L_0x60000014bac0, 9, 1;
L_0x60000017f5c0 .part L_0x60000014bac0, 10, 1;
L_0x60000017f520 .part L_0x60000014bac0, 11, 1;
L_0x60000017f480 .part L_0x60000014bac0, 12, 1;
L_0x60000017f3e0 .part L_0x60000014bac0, 13, 1;
L_0x60000017df40 .part L_0x60000014bac0, 14, 1;
L_0x60000017dea0 .part L_0x60000014bac0, 15, 1;
p0x7f9f3585a758 .port I0x60000300d2a0, L_0x600001b211f0;
 .tranvp 16 1 0, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585a758;
p0x7f9f3585ab48 .port I0x60000300d2a0, L_0x600001b212d0;
 .tranvp 16 1 1, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585ab48;
p0x7f9f3585aed8 .port I0x60000300d2a0, L_0x600001b213b0;
 .tranvp 16 1 2, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585aed8;
p0x7f9f3585b268 .port I0x60000300d2a0, L_0x600001b21490;
 .tranvp 16 1 3, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585b268;
p0x7f9f3585b5f8 .port I0x60000300d2a0, L_0x600001b21570;
 .tranvp 16 1 4, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585b5f8;
p0x7f9f3585b988 .port I0x60000300d2a0, L_0x600001b21650;
 .tranvp 16 1 5, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585b988;
p0x7f9f3585bd18 .port I0x60000300d2a0, L_0x600001b21730;
 .tranvp 16 1 6, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585bd18;
p0x7f9f3585c0a8 .port I0x60000300d2a0, L_0x600001b21810;
 .tranvp 16 1 7, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585c0a8;
p0x7f9f3585c438 .port I0x60000300d2a0, L_0x600001b218f0;
 .tranvp 16 1 8, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585c438;
p0x7f9f3585c7c8 .port I0x60000300d2a0, L_0x600001b219d0;
 .tranvp 16 1 9, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585c7c8;
p0x7f9f3585cb58 .port I0x60000300d2a0, L_0x600001b21ab0;
 .tranvp 16 1 10, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585cb58;
p0x7f9f3585cee8 .port I0x60000300d2a0, L_0x600001b21b90;
 .tranvp 16 1 11, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585cee8;
p0x7f9f3585d278 .port I0x60000300d2a0, L_0x600001b21c70;
 .tranvp 16 1 12, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585d278;
p0x7f9f3585d608 .port I0x60000300d2a0, L_0x600001b21d50;
 .tranvp 16 1 13, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585d608;
p0x7f9f3585d998 .port I0x60000300d2a0, L_0x600001b21e30;
 .tranvp 16 1 14, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585d998;
p0x7f9f3585dd28 .port I0x60000300d2a0, L_0x600001b21f10;
 .tranvp 16 1 15, I0x60000300d2a0, p0x7f9f3585df38 p0x7f9f3585dd28;
p0x7f9f3585a788 .port I0x60000300d2c0, L_0x600001b21260;
 .tranvp 16 1 0, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585a788;
p0x7f9f3585ab78 .port I0x60000300d2c0, L_0x600001b21340;
 .tranvp 16 1 1, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585ab78;
p0x7f9f3585af08 .port I0x60000300d2c0, L_0x600001b21420;
 .tranvp 16 1 2, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585af08;
p0x7f9f3585b298 .port I0x60000300d2c0, L_0x600001b21500;
 .tranvp 16 1 3, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585b298;
p0x7f9f3585b628 .port I0x60000300d2c0, L_0x600001b215e0;
 .tranvp 16 1 4, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585b628;
p0x7f9f3585b9b8 .port I0x60000300d2c0, L_0x600001b216c0;
 .tranvp 16 1 5, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585b9b8;
p0x7f9f3585bd48 .port I0x60000300d2c0, L_0x600001b217a0;
 .tranvp 16 1 6, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585bd48;
p0x7f9f3585c0d8 .port I0x60000300d2c0, L_0x600001b21880;
 .tranvp 16 1 7, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585c0d8;
p0x7f9f3585c468 .port I0x60000300d2c0, L_0x600001b21960;
 .tranvp 16 1 8, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585c468;
p0x7f9f3585c7f8 .port I0x60000300d2c0, L_0x600001b21a40;
 .tranvp 16 1 9, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585c7f8;
p0x7f9f3585cb88 .port I0x60000300d2c0, L_0x600001b21b20;
 .tranvp 16 1 10, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585cb88;
p0x7f9f3585cf18 .port I0x60000300d2c0, L_0x600001b21c00;
 .tranvp 16 1 11, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585cf18;
p0x7f9f3585d2a8 .port I0x60000300d2c0, L_0x600001b21ce0;
 .tranvp 16 1 12, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585d2a8;
p0x7f9f3585d638 .port I0x60000300d2c0, L_0x600001b21dc0;
 .tranvp 16 1 13, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585d638;
p0x7f9f3585d9c8 .port I0x60000300d2c0, L_0x600001b21ea0;
 .tranvp 16 1 14, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585d9c8;
p0x7f9f3585dd58 .port I0x60000300d2c0, L_0x600001b21f80;
 .tranvp 16 1 15, I0x60000300d2c0, p0x7f9f3585df68 p0x7f9f3585dd58;
S_0x7f9f35cb90e0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b211f0 .functor BUFT 1, v0x600000227330_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585a818 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21260 .functor BUFT 1, o0x7f9f3585a818, C4<0>, C4<0>, C4<0>;
v0x600000226f40_0 .net8 "Bitline1", 0 0, p0x7f9f3585a758;  1 drivers, strength-aware
v0x600000226d00_0 .net8 "Bitline2", 0 0, p0x7f9f3585a788;  1 drivers, strength-aware
v0x600000226b50_0 .net "D", 0 0, L_0x60000017fc00;  1 drivers
v0x600000226010_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x600000224c60_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002e7de0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002e7c30_0 name=_ivl_4
v0x6000002e79f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e7840_0 .net "dffOut", 0 0, v0x600000227330_0;  1 drivers
v0x6000002e7600_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb9250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb90e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000227b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002278d0_0 .net "d", 0 0, L_0x60000017fc00;  alias, 1 drivers
v0x600000227720_0 .net "q", 0 0, v0x600000227330_0;  alias, 1 drivers
v0x6000002274e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000227330_0 .var "state", 0 0;
v0x6000002270f0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb8b90 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b212d0 .functor BUFT 1, v0x6000002e6c70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585aba8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21340 .functor BUFT 1, o0x7f9f3585aba8, C4<0>, C4<0>, C4<0>;
v0x6000002e6880_0 .net8 "Bitline1", 0 0, p0x7f9f3585ab48;  1 drivers, strength-aware
v0x6000002e6640_0 .net8 "Bitline2", 0 0, p0x7f9f3585ab78;  1 drivers, strength-aware
v0x6000002e6490_0 .net "D", 0 0, L_0x60000017fb60;  1 drivers
v0x6000002e6250_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x6000002e60a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002e5e60_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002e5cb0_0 name=_ivl_4
v0x6000002e5170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e4fc0_0 .net "dffOut", 0 0, v0x6000002e6c70_0;  1 drivers
v0x6000002e4d80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb8d00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb8b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002e7450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e7210_0 .net "d", 0 0, L_0x60000017fb60;  alias, 1 drivers
v0x6000002e7060_0 .net "q", 0 0, v0x6000002e6c70_0;  alias, 1 drivers
v0x6000002e6e20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002e6c70_0 .var "state", 0 0;
v0x6000002e6a30_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb8640 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b213b0 .functor BUFT 1, v0x6000002e43f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585af38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21420 .functor BUFT 1, o0x7f9f3585af38, C4<0>, C4<0>, C4<0>;
v0x6000002e4000_0 .net8 "Bitline1", 0 0, p0x7f9f3585aed8;  1 drivers, strength-aware
v0x6000002f0a20_0 .net8 "Bitline2", 0 0, p0x7f9f3585af08;  1 drivers, strength-aware
v0x6000002f0870_0 .net "D", 0 0, L_0x60000017fac0;  1 drivers
v0x6000002f0630_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x6000002f0480_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002f0240_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002f0090_0 name=_ivl_4
v0x6000002e3e70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e3cc0_0 .net "dffOut", 0 0, v0x6000002e43f0_0;  1 drivers
v0x6000002e3a80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb87b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb8640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002e4bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e4990_0 .net "d", 0 0, L_0x60000017fac0;  alias, 1 drivers
v0x6000002e47e0_0 .net "q", 0 0, v0x6000002e43f0_0;  alias, 1 drivers
v0x6000002e45a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002e43f0_0 .var "state", 0 0;
v0x6000002e41b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb80f0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21490 .functor BUFT 1, v0x6000002e30f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585b2c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21500 .functor BUFT 1, o0x7f9f3585b2c8, C4<0>, C4<0>, C4<0>;
v0x6000002e2d00_0 .net8 "Bitline1", 0 0, p0x7f9f3585b268;  1 drivers, strength-aware
v0x6000002e2ac0_0 .net8 "Bitline2", 0 0, p0x7f9f3585b298;  1 drivers, strength-aware
v0x6000002e2910_0 .net "D", 0 0, L_0x60000017fa20;  1 drivers
v0x6000002e26d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x6000002e2520_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002e19e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002e1830_0 name=_ivl_4
v0x6000002e15f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e1440_0 .net "dffOut", 0 0, v0x6000002e30f0_0;  1 drivers
v0x6000002e1200_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb8260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb80f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002e38d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e3690_0 .net "d", 0 0, L_0x60000017fa20;  alias, 1 drivers
v0x6000002e34e0_0 .net "q", 0 0, v0x6000002e30f0_0;  alias, 1 drivers
v0x6000002e32a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002e30f0_0 .var "state", 0 0;
v0x6000002e2eb0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb7ba0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21570 .functor BUFT 1, v0x6000002e0870_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585b658 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b215e0 .functor BUFT 1, o0x7f9f3585b658, C4<0>, C4<0>, C4<0>;
v0x6000002e0480_0 .net8 "Bitline1", 0 0, p0x7f9f3585b5f8;  1 drivers, strength-aware
v0x6000002e0240_0 .net8 "Bitline2", 0 0, p0x7f9f3585b628;  1 drivers, strength-aware
v0x6000002e0090_0 .net "D", 0 0, L_0x60000017f980;  1 drivers
v0x6000002efd50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x6000002efba0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002ef960_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002ef7b0_0 name=_ivl_4
v0x6000002ef570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002ef3c0_0 .net "dffOut", 0 0, v0x6000002e0870_0;  1 drivers
v0x6000002ef180_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb7d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb7ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002e1050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002e0e10_0 .net "d", 0 0, L_0x60000017f980;  alias, 1 drivers
v0x6000002e0c60_0 .net "q", 0 0, v0x6000002e0870_0;  alias, 1 drivers
v0x6000002e0a20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002e0870_0 .var "state", 0 0;
v0x6000002e0630_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb7650 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21650 .functor BUFT 1, v0x6000002ede60_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585b9e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b216c0 .functor BUFT 1, o0x7f9f3585b9e8, C4<0>, C4<0>, C4<0>;
v0x6000002eda70_0 .net8 "Bitline1", 0 0, p0x7f9f3585b988;  1 drivers, strength-aware
v0x6000002ed8c0_0 .net8 "Bitline2", 0 0, p0x7f9f3585b9b8;  1 drivers, strength-aware
v0x6000002ed680_0 .net "D", 0 0, L_0x60000017f8e0;  1 drivers
v0x6000002ed4d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x6000002ed290_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x6000002ed0e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002ecea0_0 name=_ivl_4
v0x6000002eccf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002ecab0_0 .net "dffOut", 0 0, v0x6000002ede60_0;  1 drivers
v0x6000002ec900_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb77c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb7650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002eefd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002eed90_0 .net "d", 0 0, L_0x60000017f8e0;  alias, 1 drivers
v0x6000002ee250_0 .net "q", 0 0, v0x6000002ede60_0;  alias, 1 drivers
v0x6000002ee0a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002ede60_0 .var "state", 0 0;
v0x6000002edcb0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb1270 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21730 .functor BUFT 1, v0x600000293690_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585bd78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b217a0 .functor BUFT 1, o0x7f9f3585bd78, C4<0>, C4<0>, C4<0>;
v0x6000002932a0_0 .net8 "Bitline1", 0 0, p0x7f9f3585bd18;  1 drivers, strength-aware
v0x6000002930f0_0 .net8 "Bitline2", 0 0, p0x7f9f3585bd48;  1 drivers, strength-aware
v0x600000292eb0_0 .net "D", 0 0, L_0x60000017f840;  1 drivers
v0x600000292d00_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x600000292ac0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x600000292910_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002926d0_0 name=_ivl_4
v0x600000292520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002922e0_0 .net "dffOut", 0 0, v0x600000293690_0;  1 drivers
v0x600000292130_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb13e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb1270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000002ec6c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002ec510_0 .net "d", 0 0, L_0x60000017f840;  alias, 1 drivers
v0x6000002ec2d0_0 .net "q", 0 0, v0x600000293690_0;  alias, 1 drivers
v0x6000002ec120_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000293690_0 .var "state", 0 0;
v0x6000002934e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb0d20 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21810 .functor BUFT 1, v0x600000291710_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585c108 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21880 .functor BUFT 1, o0x7f9f3585c108, C4<0>, C4<0>, C4<0>;
v0x600000291320_0 .net8 "Bitline1", 0 0, p0x7f9f3585c0a8;  1 drivers, strength-aware
v0x600000291170_0 .net8 "Bitline2", 0 0, p0x7f9f3585c0d8;  1 drivers, strength-aware
v0x600000290f30_0 .net "D", 0 0, L_0x60000017f7a0;  1 drivers
v0x600000290d80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x600000290b40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x600000290990_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000290750_0 name=_ivl_4
v0x6000002905a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000290360_0 .net "dffOut", 0 0, v0x600000291710_0;  1 drivers
v0x6000002901b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb0e90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb0d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000291ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000291d40_0 .net "d", 0 0, L_0x60000017f7a0;  alias, 1 drivers
v0x600000291b00_0 .net "q", 0 0, v0x600000291710_0;  alias, 1 drivers
v0x600000291950_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000291710_0 .var "state", 0 0;
v0x600000291560_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb07d0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b218f0 .functor BUFT 1, v0x6000002ebd50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585c498 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21960 .functor BUFT 1, o0x7f9f3585c498, C4<0>, C4<0>, C4<0>;
v0x6000002eb960_0 .net8 "Bitline1", 0 0, p0x7f9f3585c438;  1 drivers, strength-aware
v0x6000002eb7b0_0 .net8 "Bitline2", 0 0, p0x7f9f3585c468;  1 drivers, strength-aware
v0x60000037c000_0 .net "D", 0 0, L_0x60000017f700;  1 drivers
v0x60000037c090_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037c120_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037c1b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037c240_0 name=_ivl_4
v0x60000037c2d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037c360_0 .net "dffOut", 0 0, v0x6000002ebd50_0;  1 drivers
v0x60000037c3f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb0940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb07d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000297f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000297d50_0 .net "d", 0 0, L_0x60000017f700;  alias, 1 drivers
v0x600000297b10_0 .net "q", 0 0, v0x6000002ebd50_0;  alias, 1 drivers
v0x600000297960_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000002ebd50_0 .var "state", 0 0;
v0x6000002ebba0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cb0280 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b219d0 .functor BUFT 1, v0x60000037c6c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585c828 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21a40 .functor BUFT 1, o0x7f9f3585c828, C4<0>, C4<0>, C4<0>;
v0x60000037c7e0_0 .net8 "Bitline1", 0 0, p0x7f9f3585c7c8;  1 drivers, strength-aware
v0x60000037c870_0 .net8 "Bitline2", 0 0, p0x7f9f3585c7f8;  1 drivers, strength-aware
v0x60000037c900_0 .net "D", 0 0, L_0x60000017f660;  1 drivers
v0x60000037c990_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037ca20_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037cab0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037cb40_0 name=_ivl_4
v0x60000037cbd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037cc60_0 .net "dffOut", 0 0, v0x60000037c6c0_0;  1 drivers
v0x60000037ccf0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cb03f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cb0280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037c480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037c510_0 .net "d", 0 0, L_0x60000017f660;  alias, 1 drivers
v0x60000037c5a0_0 .net "q", 0 0, v0x60000037c6c0_0;  alias, 1 drivers
v0x60000037c630_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037c6c0_0 .var "state", 0 0;
v0x60000037c750_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cafd30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21ab0 .functor BUFT 1, v0x60000037cfc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585cbb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21b20 .functor BUFT 1, o0x7f9f3585cbb8, C4<0>, C4<0>, C4<0>;
v0x60000037d0e0_0 .net8 "Bitline1", 0 0, p0x7f9f3585cb58;  1 drivers, strength-aware
v0x60000037d170_0 .net8 "Bitline2", 0 0, p0x7f9f3585cb88;  1 drivers, strength-aware
v0x60000037d200_0 .net "D", 0 0, L_0x60000017f5c0;  1 drivers
v0x60000037d290_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037d320_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037d3b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037d440_0 name=_ivl_4
v0x60000037d4d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037d560_0 .net "dffOut", 0 0, v0x60000037cfc0_0;  1 drivers
v0x60000037d5f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cafea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cafd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037cd80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037ce10_0 .net "d", 0 0, L_0x60000017f5c0;  alias, 1 drivers
v0x60000037cea0_0 .net "q", 0 0, v0x60000037cfc0_0;  alias, 1 drivers
v0x60000037cf30_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037cfc0_0 .var "state", 0 0;
v0x60000037d050_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35caf7e0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21b90 .functor BUFT 1, v0x60000037d8c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585cf48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21c00 .functor BUFT 1, o0x7f9f3585cf48, C4<0>, C4<0>, C4<0>;
v0x60000037d9e0_0 .net8 "Bitline1", 0 0, p0x7f9f3585cee8;  1 drivers, strength-aware
v0x60000037da70_0 .net8 "Bitline2", 0 0, p0x7f9f3585cf18;  1 drivers, strength-aware
v0x60000037db00_0 .net "D", 0 0, L_0x60000017f520;  1 drivers
v0x60000037db90_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037dc20_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037dcb0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037dd40_0 name=_ivl_4
v0x60000037ddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037de60_0 .net "dffOut", 0 0, v0x60000037d8c0_0;  1 drivers
v0x60000037def0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35caf950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35caf7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037d680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037d710_0 .net "d", 0 0, L_0x60000017f520;  alias, 1 drivers
v0x60000037d7a0_0 .net "q", 0 0, v0x60000037d8c0_0;  alias, 1 drivers
v0x60000037d830_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037d8c0_0 .var "state", 0 0;
v0x60000037d950_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35caf290 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21c70 .functor BUFT 1, v0x60000037e1c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585d2d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21ce0 .functor BUFT 1, o0x7f9f3585d2d8, C4<0>, C4<0>, C4<0>;
v0x60000037e2e0_0 .net8 "Bitline1", 0 0, p0x7f9f3585d278;  1 drivers, strength-aware
v0x60000037e370_0 .net8 "Bitline2", 0 0, p0x7f9f3585d2a8;  1 drivers, strength-aware
v0x60000037e400_0 .net "D", 0 0, L_0x60000017f480;  1 drivers
v0x60000037e490_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037e520_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037e5b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037e640_0 name=_ivl_4
v0x60000037e6d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037e760_0 .net "dffOut", 0 0, v0x60000037e1c0_0;  1 drivers
v0x60000037e7f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35caf400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35caf290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037df80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037e010_0 .net "d", 0 0, L_0x60000017f480;  alias, 1 drivers
v0x60000037e0a0_0 .net "q", 0 0, v0x60000037e1c0_0;  alias, 1 drivers
v0x60000037e130_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037e1c0_0 .var "state", 0 0;
v0x60000037e250_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35caed40 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21d50 .functor BUFT 1, v0x60000037eac0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585d668 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21dc0 .functor BUFT 1, o0x7f9f3585d668, C4<0>, C4<0>, C4<0>;
v0x60000037ebe0_0 .net8 "Bitline1", 0 0, p0x7f9f3585d608;  1 drivers, strength-aware
v0x60000037ec70_0 .net8 "Bitline2", 0 0, p0x7f9f3585d638;  1 drivers, strength-aware
v0x60000037ed00_0 .net "D", 0 0, L_0x60000017f3e0;  1 drivers
v0x60000037ed90_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037ee20_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037eeb0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037ef40_0 name=_ivl_4
v0x60000037efd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037f060_0 .net "dffOut", 0 0, v0x60000037eac0_0;  1 drivers
v0x60000037f0f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35caeeb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35caed40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037e880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037e910_0 .net "d", 0 0, L_0x60000017f3e0;  alias, 1 drivers
v0x60000037e9a0_0 .net "q", 0 0, v0x60000037eac0_0;  alias, 1 drivers
v0x60000037ea30_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037eac0_0 .var "state", 0 0;
v0x60000037eb50_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cae7f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21e30 .functor BUFT 1, v0x60000037f3c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585d9f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21ea0 .functor BUFT 1, o0x7f9f3585d9f8, C4<0>, C4<0>, C4<0>;
v0x60000037f4e0_0 .net8 "Bitline1", 0 0, p0x7f9f3585d998;  1 drivers, strength-aware
v0x60000037f570_0 .net8 "Bitline2", 0 0, p0x7f9f3585d9c8;  1 drivers, strength-aware
v0x60000037f600_0 .net "D", 0 0, L_0x60000017df40;  1 drivers
v0x60000037f690_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x60000037f720_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x60000037f7b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037f840_0 name=_ivl_4
v0x60000037f8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037f960_0 .net "dffOut", 0 0, v0x60000037f3c0_0;  1 drivers
v0x60000037f9f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cae960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cae7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037f180_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037f210_0 .net "d", 0 0, L_0x60000017df40;  alias, 1 drivers
v0x60000037f2a0_0 .net "q", 0 0, v0x60000037f3c0_0;  alias, 1 drivers
v0x60000037f330_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037f3c0_0 .var "state", 0 0;
v0x60000037f450_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cae2a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cb97a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21f10 .functor BUFT 1, v0x60000037fcc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585dd88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b21f80 .functor BUFT 1, o0x7f9f3585dd88, C4<0>, C4<0>, C4<0>;
v0x60000037fde0_0 .net8 "Bitline1", 0 0, p0x7f9f3585dd28;  1 drivers, strength-aware
v0x60000037fe70_0 .net8 "Bitline2", 0 0, p0x7f9f3585dd58;  1 drivers, strength-aware
v0x60000037ff00_0 .net "D", 0 0, L_0x60000017dea0;  1 drivers
v0x600000378000_0 .net "ReadEnable1", 0 0, L_0x7f9f37331a28;  alias, 1 drivers
v0x600000378090_0 .net "ReadEnable2", 0 0, L_0x7f9f37331a70;  alias, 1 drivers
v0x600000378120_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003781b0_0 name=_ivl_4
v0x600000378240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003782d0_0 .net "dffOut", 0 0, v0x60000037fcc0_0;  1 drivers
v0x600000378360_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cae410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cae2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037fa80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037fb10_0 .net "d", 0 0, L_0x60000017dea0;  alias, 1 drivers
v0x60000037fba0_0 .net "q", 0 0, v0x60000037fcc0_0;  alias, 1 drivers
v0x60000037fc30_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037fcc0_0 .var "state", 0 0;
v0x60000037fd50_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cad800 .scope module, "instruction_reg" "Register" 13 80, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000361950_0 .net8 "Bitline1", 15 0, p0x7f9f35861aa8;  alias, 0 drivers, strength-aware
o0x7f9f35861ad8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d1a0 .island tran;
p0x7f9f35861ad8 .port I0x60000300d1a0, o0x7f9f35861ad8;
v0x6000003619e0_0 .net8 "Bitline2", 15 0, p0x7f9f35861ad8;  0 drivers, strength-aware
v0x600000361a70_0 .net8 "D", 15 0, p0x7f9f35861b08;  alias, 0 drivers, strength-aware
L_0x7f9f37331878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000361b00_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  1 drivers
L_0x7f9f373318c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000361b90_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  1 drivers
v0x600000361c20_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x600000361cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000361d40_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x600000166a80 .part p0x7f9f35861b08, 0, 1;
L_0x6000001669e0 .part p0x7f9f35861b08, 1, 1;
L_0x600000166940 .part p0x7f9f35861b08, 2, 1;
L_0x6000001668a0 .part p0x7f9f35861b08, 3, 1;
L_0x600000166800 .part p0x7f9f35861b08, 4, 1;
L_0x600000166760 .part p0x7f9f35861b08, 5, 1;
L_0x6000001666c0 .part p0x7f9f35861b08, 6, 1;
L_0x600000166620 .part p0x7f9f35861b08, 7, 1;
L_0x600000165180 .part p0x7f9f35861b08, 8, 1;
L_0x6000001650e0 .part p0x7f9f35861b08, 9, 1;
L_0x600000165040 .part p0x7f9f35861b08, 10, 1;
L_0x600000164fa0 .part p0x7f9f35861b08, 11, 1;
L_0x600000164f00 .part p0x7f9f35861b08, 12, 1;
L_0x600000164e60 .part p0x7f9f35861b08, 13, 1;
L_0x600000164dc0 .part p0x7f9f35861b08, 14, 1;
L_0x600000164d20 .part p0x7f9f35861b08, 15, 1;
p0x7f9f3585e2c8 .port I0x60000300d120, L_0x600001b267d0;
 .tranvp 16 1 0, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585e2c8;
p0x7f9f3585e6b8 .port I0x60000300d120, L_0x600001b268b0;
 .tranvp 16 1 1, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585e6b8;
p0x7f9f3585ea48 .port I0x60000300d120, L_0x600001b26990;
 .tranvp 16 1 2, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585ea48;
p0x7f9f3585edd8 .port I0x60000300d120, L_0x600001b26a70;
 .tranvp 16 1 3, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585edd8;
p0x7f9f3585f168 .port I0x60000300d120, L_0x600001b26b50;
 .tranvp 16 1 4, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585f168;
p0x7f9f3585f4f8 .port I0x60000300d120, L_0x600001b26c30;
 .tranvp 16 1 5, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585f4f8;
p0x7f9f3585f888 .port I0x60000300d120, L_0x600001b26d10;
 .tranvp 16 1 6, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585f888;
p0x7f9f3585fc18 .port I0x60000300d120, L_0x600001b26df0;
 .tranvp 16 1 7, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585fc18;
p0x7f9f3585ffa8 .port I0x60000300d120, L_0x600001b26ed0;
 .tranvp 16 1 8, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f3585ffa8;
p0x7f9f35860338 .port I0x60000300d120, L_0x600001b26fb0;
 .tranvp 16 1 9, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35860338;
p0x7f9f358606c8 .port I0x60000300d120, L_0x600001b27090;
 .tranvp 16 1 10, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f358606c8;
p0x7f9f35860a58 .port I0x60000300d120, L_0x600001b27170;
 .tranvp 16 1 11, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35860a58;
p0x7f9f35860de8 .port I0x60000300d120, L_0x600001b27250;
 .tranvp 16 1 12, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35860de8;
p0x7f9f35861178 .port I0x60000300d120, L_0x600001b27330;
 .tranvp 16 1 13, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35861178;
p0x7f9f35861508 .port I0x60000300d120, L_0x600001b27410;
 .tranvp 16 1 14, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35861508;
p0x7f9f35861898 .port I0x60000300d120, L_0x600001b274f0;
 .tranvp 16 1 15, I0x60000300d120, p0x7f9f35861aa8 p0x7f9f35861898;
p0x7f9f3585e2f8 .port I0x60000300d1a0, L_0x600001b26840;
 .tranvp 16 1 0, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585e2f8;
p0x7f9f3585e6e8 .port I0x60000300d1a0, L_0x600001b26920;
 .tranvp 16 1 1, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585e6e8;
p0x7f9f3585ea78 .port I0x60000300d1a0, L_0x600001b26a00;
 .tranvp 16 1 2, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585ea78;
p0x7f9f3585ee08 .port I0x60000300d1a0, L_0x600001b26ae0;
 .tranvp 16 1 3, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585ee08;
p0x7f9f3585f198 .port I0x60000300d1a0, L_0x600001b26bc0;
 .tranvp 16 1 4, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585f198;
p0x7f9f3585f528 .port I0x60000300d1a0, L_0x600001b26ca0;
 .tranvp 16 1 5, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585f528;
p0x7f9f3585f8b8 .port I0x60000300d1a0, L_0x600001b26d80;
 .tranvp 16 1 6, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585f8b8;
p0x7f9f3585fc48 .port I0x60000300d1a0, L_0x600001b26e60;
 .tranvp 16 1 7, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585fc48;
p0x7f9f3585ffd8 .port I0x60000300d1a0, L_0x600001b26f40;
 .tranvp 16 1 8, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f3585ffd8;
p0x7f9f35860368 .port I0x60000300d1a0, L_0x600001b27020;
 .tranvp 16 1 9, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f35860368;
p0x7f9f358606f8 .port I0x60000300d1a0, L_0x600001b27100;
 .tranvp 16 1 10, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f358606f8;
p0x7f9f35860a88 .port I0x60000300d1a0, L_0x600001b271e0;
 .tranvp 16 1 11, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f35860a88;
p0x7f9f35860e18 .port I0x60000300d1a0, L_0x600001b272c0;
 .tranvp 16 1 12, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f35860e18;
p0x7f9f358611a8 .port I0x60000300d1a0, L_0x600001b273a0;
 .tranvp 16 1 13, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f358611a8;
p0x7f9f35861538 .port I0x60000300d1a0, L_0x600001b27480;
 .tranvp 16 1 14, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f35861538;
p0x7f9f358618c8 .port I0x60000300d1a0, L_0x600001b27560;
 .tranvp 16 1 15, I0x60000300d1a0, p0x7f9f35861ad8 p0x7f9f358618c8;
S_0x7f9f35cad970 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b267d0 .functor BUFT 1, v0x600000378ab0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585e388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26840 .functor BUFT 1, o0x7f9f3585e388, C4<0>, C4<0>, C4<0>;
v0x600000378bd0_0 .net8 "Bitline1", 0 0, p0x7f9f3585e2c8;  1 drivers, strength-aware
v0x600000378c60_0 .net8 "Bitline2", 0 0, p0x7f9f3585e2f8;  1 drivers, strength-aware
v0x600000378cf0_0 .net "D", 0 0, L_0x600000166a80;  1 drivers
v0x600000378d80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000378e10_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000378ea0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000378f30_0 name=_ivl_4
v0x600000378fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000379050_0 .net "dffOut", 0 0, v0x600000378ab0_0;  1 drivers
v0x6000003790e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cad2b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cad970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000378870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000378900_0 .net "d", 0 0, L_0x600000166a80;  alias, 1 drivers
v0x600000378990_0 .net "q", 0 0, v0x600000378ab0_0;  alias, 1 drivers
v0x600000378a20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000378ab0_0 .var "state", 0 0;
v0x600000378b40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cad420 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b268b0 .functor BUFT 1, v0x6000003793b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585e718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26920 .functor BUFT 1, o0x7f9f3585e718, C4<0>, C4<0>, C4<0>;
v0x6000003794d0_0 .net8 "Bitline1", 0 0, p0x7f9f3585e6b8;  1 drivers, strength-aware
v0x600000379560_0 .net8 "Bitline2", 0 0, p0x7f9f3585e6e8;  1 drivers, strength-aware
v0x6000003795f0_0 .net "D", 0 0, L_0x6000001669e0;  1 drivers
v0x600000379680_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000379710_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x6000003797a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000379830_0 name=_ivl_4
v0x6000003798c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000379950_0 .net "dffOut", 0 0, v0x6000003793b0_0;  1 drivers
v0x6000003799e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cacd60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cad420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000379170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000379200_0 .net "d", 0 0, L_0x6000001669e0;  alias, 1 drivers
v0x600000379290_0 .net "q", 0 0, v0x6000003793b0_0;  alias, 1 drivers
v0x600000379320_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003793b0_0 .var "state", 0 0;
v0x600000379440_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35caced0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26990 .functor BUFT 1, v0x600000379cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585eaa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26a00 .functor BUFT 1, o0x7f9f3585eaa8, C4<0>, C4<0>, C4<0>;
v0x600000379dd0_0 .net8 "Bitline1", 0 0, p0x7f9f3585ea48;  1 drivers, strength-aware
v0x600000379e60_0 .net8 "Bitline2", 0 0, p0x7f9f3585ea78;  1 drivers, strength-aware
v0x600000379ef0_0 .net "D", 0 0, L_0x600000166940;  1 drivers
v0x600000379f80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x60000037a010_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x60000037a0a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037a130_0 name=_ivl_4
v0x60000037a1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037a250_0 .net "dffOut", 0 0, v0x600000379cb0_0;  1 drivers
v0x60000037a2e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cac810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35caced0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000379a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000379b00_0 .net "d", 0 0, L_0x600000166940;  alias, 1 drivers
v0x600000379b90_0 .net "q", 0 0, v0x600000379cb0_0;  alias, 1 drivers
v0x600000379c20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000379cb0_0 .var "state", 0 0;
v0x600000379d40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cac980 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26a70 .functor BUFT 1, v0x60000037a5b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585ee38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26ae0 .functor BUFT 1, o0x7f9f3585ee38, C4<0>, C4<0>, C4<0>;
v0x60000037a6d0_0 .net8 "Bitline1", 0 0, p0x7f9f3585edd8;  1 drivers, strength-aware
v0x60000037a760_0 .net8 "Bitline2", 0 0, p0x7f9f3585ee08;  1 drivers, strength-aware
v0x60000037a7f0_0 .net "D", 0 0, L_0x6000001668a0;  1 drivers
v0x60000037a880_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x60000037a910_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x60000037a9a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037aa30_0 name=_ivl_4
v0x60000037aac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037ab50_0 .net "dffOut", 0 0, v0x60000037a5b0_0;  1 drivers
v0x60000037abe0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cabf90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cac980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037a370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037a400_0 .net "d", 0 0, L_0x6000001668a0;  alias, 1 drivers
v0x60000037a490_0 .net "q", 0 0, v0x60000037a5b0_0;  alias, 1 drivers
v0x60000037a520_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037a5b0_0 .var "state", 0 0;
v0x60000037a640_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cac100 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26b50 .functor BUFT 1, v0x60000037aeb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585f1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26bc0 .functor BUFT 1, o0x7f9f3585f1c8, C4<0>, C4<0>, C4<0>;
v0x60000037afd0_0 .net8 "Bitline1", 0 0, p0x7f9f3585f168;  1 drivers, strength-aware
v0x60000037b060_0 .net8 "Bitline2", 0 0, p0x7f9f3585f198;  1 drivers, strength-aware
v0x60000037b0f0_0 .net "D", 0 0, L_0x600000166800;  1 drivers
v0x60000037b180_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x60000037b210_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x60000037b2a0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037b330_0 name=_ivl_4
v0x60000037b3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037b450_0 .net "dffOut", 0 0, v0x60000037aeb0_0;  1 drivers
v0x60000037b4e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cac270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cac100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037ac70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037ad00_0 .net "d", 0 0, L_0x600000166800;  alias, 1 drivers
v0x60000037ad90_0 .net "q", 0 0, v0x60000037aeb0_0;  alias, 1 drivers
v0x60000037ae20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037aeb0_0 .var "state", 0 0;
v0x60000037af40_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cac3e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26c30 .functor BUFT 1, v0x60000037b7b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585f558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26ca0 .functor BUFT 1, o0x7f9f3585f558, C4<0>, C4<0>, C4<0>;
v0x60000037b8d0_0 .net8 "Bitline1", 0 0, p0x7f9f3585f4f8;  1 drivers, strength-aware
v0x60000037b960_0 .net8 "Bitline2", 0 0, p0x7f9f3585f528;  1 drivers, strength-aware
v0x60000037b9f0_0 .net "D", 0 0, L_0x600000166760;  1 drivers
v0x60000037ba80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x60000037bb10_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x60000037bba0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000037bc30_0 name=_ivl_4
v0x60000037bcc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037bd50_0 .net "dffOut", 0 0, v0x60000037b7b0_0;  1 drivers
v0x60000037bde0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cac550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cac3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037b570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037b600_0 .net "d", 0 0, L_0x600000166760;  alias, 1 drivers
v0x60000037b690_0 .net "q", 0 0, v0x60000037b7b0_0;  alias, 1 drivers
v0x60000037b720_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000037b7b0_0 .var "state", 0 0;
v0x60000037b840_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc7130 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26d10 .functor BUFT 1, v0x600000364120_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585f8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26d80 .functor BUFT 1, o0x7f9f3585f8e8, C4<0>, C4<0>, C4<0>;
v0x600000364240_0 .net8 "Bitline1", 0 0, p0x7f9f3585f888;  1 drivers, strength-aware
v0x6000003642d0_0 .net8 "Bitline2", 0 0, p0x7f9f3585f8b8;  1 drivers, strength-aware
v0x600000364360_0 .net "D", 0 0, L_0x6000001666c0;  1 drivers
v0x6000003643f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000364480_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000364510_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003645a0_0 name=_ivl_4
v0x600000364630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003646c0_0 .net "dffOut", 0 0, v0x600000364120_0;  1 drivers
v0x600000364750_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cc72a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cc7130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000037be70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000037bf00_0 .net "d", 0 0, L_0x6000001666c0;  alias, 1 drivers
v0x600000364000_0 .net "q", 0 0, v0x600000364120_0;  alias, 1 drivers
v0x600000364090_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000364120_0 .var "state", 0 0;
v0x6000003641b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cc7410 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26df0 .functor BUFT 1, v0x600000364a20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3585fc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26e60 .functor BUFT 1, o0x7f9f3585fc78, C4<0>, C4<0>, C4<0>;
v0x600000364b40_0 .net8 "Bitline1", 0 0, p0x7f9f3585fc18;  1 drivers, strength-aware
v0x600000364bd0_0 .net8 "Bitline2", 0 0, p0x7f9f3585fc48;  1 drivers, strength-aware
v0x600000364c60_0 .net "D", 0 0, L_0x600000166620;  1 drivers
v0x600000364cf0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000364d80_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000364e10_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000364ea0_0 name=_ivl_4
v0x600000364f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000364fc0_0 .net "dffOut", 0 0, v0x600000364a20_0;  1 drivers
v0x600000365050_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cd8680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cc7410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003647e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000364870_0 .net "d", 0 0, L_0x600000166620;  alias, 1 drivers
v0x600000364900_0 .net "q", 0 0, v0x600000364a20_0;  alias, 1 drivers
v0x600000364990_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000364a20_0 .var "state", 0 0;
v0x600000364ab0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cd87f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26ed0 .functor BUFT 1, v0x600000365320_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35860008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26f40 .functor BUFT 1, o0x7f9f35860008, C4<0>, C4<0>, C4<0>;
v0x600000365440_0 .net8 "Bitline1", 0 0, p0x7f9f3585ffa8;  1 drivers, strength-aware
v0x6000003654d0_0 .net8 "Bitline2", 0 0, p0x7f9f3585ffd8;  1 drivers, strength-aware
v0x600000365560_0 .net "D", 0 0, L_0x600000165180;  1 drivers
v0x6000003655f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000365680_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000365710_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003657a0_0 name=_ivl_4
v0x600000365830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003658c0_0 .net "dffOut", 0 0, v0x600000365320_0;  1 drivers
v0x600000365950_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cd8960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cd87f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003650e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000365170_0 .net "d", 0 0, L_0x600000165180;  alias, 1 drivers
v0x600000365200_0 .net "q", 0 0, v0x600000365320_0;  alias, 1 drivers
v0x600000365290_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000365320_0 .var "state", 0 0;
v0x6000003653b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cef450 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26fb0 .functor BUFT 1, v0x600000365c20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35860398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27020 .functor BUFT 1, o0x7f9f35860398, C4<0>, C4<0>, C4<0>;
v0x600000365d40_0 .net8 "Bitline1", 0 0, p0x7f9f35860338;  1 drivers, strength-aware
v0x600000365dd0_0 .net8 "Bitline2", 0 0, p0x7f9f35860368;  1 drivers, strength-aware
v0x600000365e60_0 .net "D", 0 0, L_0x6000001650e0;  1 drivers
v0x600000365ef0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000365f80_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000366010_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003660a0_0 name=_ivl_4
v0x600000366130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003661c0_0 .net "dffOut", 0 0, v0x600000365c20_0;  1 drivers
v0x600000366250_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cef5c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cef450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003659e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000365a70_0 .net "d", 0 0, L_0x6000001650e0;  alias, 1 drivers
v0x600000365b00_0 .net "q", 0 0, v0x600000365c20_0;  alias, 1 drivers
v0x600000365b90_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000365c20_0 .var "state", 0 0;
v0x600000365cb0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cef730 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27090 .functor BUFT 1, v0x600000366520_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35860728 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27100 .functor BUFT 1, o0x7f9f35860728, C4<0>, C4<0>, C4<0>;
v0x600000366640_0 .net8 "Bitline1", 0 0, p0x7f9f358606c8;  1 drivers, strength-aware
v0x6000003666d0_0 .net8 "Bitline2", 0 0, p0x7f9f358606f8;  1 drivers, strength-aware
v0x600000366760_0 .net "D", 0 0, L_0x600000165040;  1 drivers
v0x6000003667f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000366880_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000366910_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003669a0_0 name=_ivl_4
v0x600000366a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000366ac0_0 .net "dffOut", 0 0, v0x600000366520_0;  1 drivers
v0x600000366b50_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cef8a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cef730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003662e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000366370_0 .net "d", 0 0, L_0x600000165040;  alias, 1 drivers
v0x600000366400_0 .net "q", 0 0, v0x600000366520_0;  alias, 1 drivers
v0x600000366490_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000366520_0 .var "state", 0 0;
v0x6000003665b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce9d30 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27170 .functor BUFT 1, v0x600000366e20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35860ab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b271e0 .functor BUFT 1, o0x7f9f35860ab8, C4<0>, C4<0>, C4<0>;
v0x600000366f40_0 .net8 "Bitline1", 0 0, p0x7f9f35860a58;  1 drivers, strength-aware
v0x600000366fd0_0 .net8 "Bitline2", 0 0, p0x7f9f35860a88;  1 drivers, strength-aware
v0x600000367060_0 .net "D", 0 0, L_0x600000164fa0;  1 drivers
v0x6000003670f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000367180_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000367210_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003672a0_0 name=_ivl_4
v0x600000367330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003673c0_0 .net "dffOut", 0 0, v0x600000366e20_0;  1 drivers
v0x600000367450_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce9ea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce9d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000366be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000366c70_0 .net "d", 0 0, L_0x600000164fa0;  alias, 1 drivers
v0x600000366d00_0 .net "q", 0 0, v0x600000366e20_0;  alias, 1 drivers
v0x600000366d90_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000366e20_0 .var "state", 0 0;
v0x600000366eb0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cea010 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27250 .functor BUFT 1, v0x600000367720_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35860e48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b272c0 .functor BUFT 1, o0x7f9f35860e48, C4<0>, C4<0>, C4<0>;
v0x600000367840_0 .net8 "Bitline1", 0 0, p0x7f9f35860de8;  1 drivers, strength-aware
v0x6000003678d0_0 .net8 "Bitline2", 0 0, p0x7f9f35860e18;  1 drivers, strength-aware
v0x600000367960_0 .net "D", 0 0, L_0x600000164f00;  1 drivers
v0x6000003679f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000367a80_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000367b10_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000367ba0_0 name=_ivl_4
v0x600000367c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000367cc0_0 .net "dffOut", 0 0, v0x600000367720_0;  1 drivers
v0x600000367d50_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cea180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cea010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003674e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000367570_0 .net "d", 0 0, L_0x600000164f00;  alias, 1 drivers
v0x600000367600_0 .net "q", 0 0, v0x600000367720_0;  alias, 1 drivers
v0x600000367690_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000367720_0 .var "state", 0 0;
v0x6000003677b0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce4f50 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27330 .functor BUFT 1, v0x600000360090_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358611d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b273a0 .functor BUFT 1, o0x7f9f358611d8, C4<0>, C4<0>, C4<0>;
v0x6000003601b0_0 .net8 "Bitline1", 0 0, p0x7f9f35861178;  1 drivers, strength-aware
v0x600000360240_0 .net8 "Bitline2", 0 0, p0x7f9f358611a8;  1 drivers, strength-aware
v0x6000003602d0_0 .net "D", 0 0, L_0x600000164e60;  1 drivers
v0x600000360360_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x6000003603f0_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000360480_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000360510_0 name=_ivl_4
v0x6000003605a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000360630_0 .net "dffOut", 0 0, v0x600000360090_0;  1 drivers
v0x6000003606c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce50c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce4f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000367de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000367e70_0 .net "d", 0 0, L_0x600000164e60;  alias, 1 drivers
v0x600000367f00_0 .net "q", 0 0, v0x600000360090_0;  alias, 1 drivers
v0x600000360000_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000360090_0 .var "state", 0 0;
v0x600000360120_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce5230 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b27410 .functor BUFT 1, v0x600000360990_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35861568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27480 .functor BUFT 1, o0x7f9f35861568, C4<0>, C4<0>, C4<0>;
v0x600000360ab0_0 .net8 "Bitline1", 0 0, p0x7f9f35861508;  1 drivers, strength-aware
v0x600000360b40_0 .net8 "Bitline2", 0 0, p0x7f9f35861538;  1 drivers, strength-aware
v0x600000360bd0_0 .net "D", 0 0, L_0x600000164dc0;  1 drivers
v0x600000360c60_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x600000360cf0_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000360d80_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000360e10_0 name=_ivl_4
v0x600000360ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000360f30_0 .net "dffOut", 0 0, v0x600000360990_0;  1 drivers
v0x600000360fc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce53a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce5230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000360750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003607e0_0 .net "d", 0 0, L_0x600000164dc0;  alias, 1 drivers
v0x600000360870_0 .net "q", 0 0, v0x600000360990_0;  alias, 1 drivers
v0x600000360900_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000360990_0 .var "state", 0 0;
v0x600000360a20_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce5510 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cad800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b274f0 .functor BUFT 1, v0x600000361290_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358618f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b27560 .functor BUFT 1, o0x7f9f358618f8, C4<0>, C4<0>, C4<0>;
v0x6000003613b0_0 .net8 "Bitline1", 0 0, p0x7f9f35861898;  1 drivers, strength-aware
v0x600000361440_0 .net8 "Bitline2", 0 0, p0x7f9f358618c8;  1 drivers, strength-aware
v0x6000003614d0_0 .net "D", 0 0, L_0x600000164d20;  1 drivers
v0x600000361560_0 .net "ReadEnable1", 0 0, L_0x7f9f37331878;  alias, 1 drivers
v0x6000003615f0_0 .net "ReadEnable2", 0 0, L_0x7f9f373318c0;  alias, 1 drivers
v0x600000361680_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000361710_0 name=_ivl_4
v0x6000003617a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000361830_0 .net "dffOut", 0 0, v0x600000361290_0;  1 drivers
v0x6000003618c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce5680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce5510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000361050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003610e0_0 .net "d", 0 0, L_0x600000164d20;  alias, 1 drivers
v0x600000361170_0 .net "q", 0 0, v0x600000361290_0;  alias, 1 drivers
v0x600000361200_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000361290_0 .var "state", 0 0;
v0x600000361320_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce5bf0 .scope module, "newPC_reg" "Register" 13 95, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000036aeb0_0 .net8 "Bitline1", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
o0x7f9f35865648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003012de0 .island tran;
p0x7f9f35865648 .port I0x600003012de0, o0x7f9f35865648;
v0x60000036af40_0 .net8 "Bitline2", 15 0, p0x7f9f35865648;  0 drivers, strength-aware
v0x60000036afd0_0 .net8 "D", 15 0, p0x7f9f35865678;  alias, 0 drivers, strength-aware
L_0x7f9f37331b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000036b060_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  1 drivers
L_0x7f9f37331b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000036b0f0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  1 drivers
v0x60000036b180_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x60000036b210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036b2a0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x60000017c000 .part p0x7f9f35865678, 0, 1;
L_0x600000175e00 .part p0x7f9f35865678, 1, 1;
L_0x600000175d60 .part p0x7f9f35865678, 2, 1;
L_0x600000175cc0 .part p0x7f9f35865678, 3, 1;
L_0x600000175c20 .part p0x7f9f35865678, 4, 1;
L_0x600000175b80 .part p0x7f9f35865678, 5, 1;
L_0x600000175ae0 .part p0x7f9f35865678, 6, 1;
L_0x600000175a40 .part p0x7f9f35865678, 7, 1;
L_0x6000001759a0 .part p0x7f9f35865678, 8, 1;
L_0x600000175900 .part p0x7f9f35865678, 9, 1;
L_0x600000175860 .part p0x7f9f35865678, 10, 1;
L_0x6000001757c0 .part p0x7f9f35865678, 11, 1;
L_0x600000175720 .part p0x7f9f35865678, 12, 1;
L_0x600000175680 .part p0x7f9f35865678, 13, 1;
L_0x6000001755e0 .part p0x7f9f35865678, 14, 1;
L_0x600000175540 .part p0x7f9f35865678, 15, 1;
p0x7f9f35861e38 .port I0x60000300c740, L_0x600001b22df0;
 .tranvp 16 1 0, I0x60000300c740, p0x7f9f35865618 p0x7f9f35861e38;
p0x7f9f35862228 .port I0x60000300c740, L_0x600001b22ed0;
 .tranvp 16 1 1, I0x60000300c740, p0x7f9f35865618 p0x7f9f35862228;
p0x7f9f358625b8 .port I0x60000300c740, L_0x600001b22fb0;
 .tranvp 16 1 2, I0x60000300c740, p0x7f9f35865618 p0x7f9f358625b8;
p0x7f9f35862948 .port I0x60000300c740, L_0x600001b23090;
 .tranvp 16 1 3, I0x60000300c740, p0x7f9f35865618 p0x7f9f35862948;
p0x7f9f35862cd8 .port I0x60000300c740, L_0x600001b23170;
 .tranvp 16 1 4, I0x60000300c740, p0x7f9f35865618 p0x7f9f35862cd8;
p0x7f9f35863068 .port I0x60000300c740, L_0x600001b23250;
 .tranvp 16 1 5, I0x60000300c740, p0x7f9f35865618 p0x7f9f35863068;
p0x7f9f358633f8 .port I0x60000300c740, L_0x600001b23330;
 .tranvp 16 1 6, I0x60000300c740, p0x7f9f35865618 p0x7f9f358633f8;
p0x7f9f35863788 .port I0x60000300c740, L_0x600001b23410;
 .tranvp 16 1 7, I0x60000300c740, p0x7f9f35865618 p0x7f9f35863788;
p0x7f9f35863b18 .port I0x60000300c740, L_0x600001b234f0;
 .tranvp 16 1 8, I0x60000300c740, p0x7f9f35865618 p0x7f9f35863b18;
p0x7f9f35863ea8 .port I0x60000300c740, L_0x600001b235d0;
 .tranvp 16 1 9, I0x60000300c740, p0x7f9f35865618 p0x7f9f35863ea8;
p0x7f9f35864238 .port I0x60000300c740, L_0x600001b236b0;
 .tranvp 16 1 10, I0x60000300c740, p0x7f9f35865618 p0x7f9f35864238;
p0x7f9f358645c8 .port I0x60000300c740, L_0x600001b23790;
 .tranvp 16 1 11, I0x60000300c740, p0x7f9f35865618 p0x7f9f358645c8;
p0x7f9f35864958 .port I0x60000300c740, L_0x600001b23870;
 .tranvp 16 1 12, I0x60000300c740, p0x7f9f35865618 p0x7f9f35864958;
p0x7f9f35864ce8 .port I0x60000300c740, L_0x600001b23950;
 .tranvp 16 1 13, I0x60000300c740, p0x7f9f35865618 p0x7f9f35864ce8;
p0x7f9f35865078 .port I0x60000300c740, L_0x600001b23a30;
 .tranvp 16 1 14, I0x60000300c740, p0x7f9f35865618 p0x7f9f35865078;
p0x7f9f35865408 .port I0x60000300c740, L_0x600001b23b10;
 .tranvp 16 1 15, I0x60000300c740, p0x7f9f35865618 p0x7f9f35865408;
p0x7f9f35861e68 .port I0x600003012de0, L_0x600001b22e60;
 .tranvp 16 1 0, I0x600003012de0, p0x7f9f35865648 p0x7f9f35861e68;
p0x7f9f35862258 .port I0x600003012de0, L_0x600001b22f40;
 .tranvp 16 1 1, I0x600003012de0, p0x7f9f35865648 p0x7f9f35862258;
p0x7f9f358625e8 .port I0x600003012de0, L_0x600001b23020;
 .tranvp 16 1 2, I0x600003012de0, p0x7f9f35865648 p0x7f9f358625e8;
p0x7f9f35862978 .port I0x600003012de0, L_0x600001b23100;
 .tranvp 16 1 3, I0x600003012de0, p0x7f9f35865648 p0x7f9f35862978;
p0x7f9f35862d08 .port I0x600003012de0, L_0x600001b231e0;
 .tranvp 16 1 4, I0x600003012de0, p0x7f9f35865648 p0x7f9f35862d08;
p0x7f9f35863098 .port I0x600003012de0, L_0x600001b232c0;
 .tranvp 16 1 5, I0x600003012de0, p0x7f9f35865648 p0x7f9f35863098;
p0x7f9f35863428 .port I0x600003012de0, L_0x600001b233a0;
 .tranvp 16 1 6, I0x600003012de0, p0x7f9f35865648 p0x7f9f35863428;
p0x7f9f358637b8 .port I0x600003012de0, L_0x600001b23480;
 .tranvp 16 1 7, I0x600003012de0, p0x7f9f35865648 p0x7f9f358637b8;
p0x7f9f35863b48 .port I0x600003012de0, L_0x600001b23560;
 .tranvp 16 1 8, I0x600003012de0, p0x7f9f35865648 p0x7f9f35863b48;
p0x7f9f35863ed8 .port I0x600003012de0, L_0x600001b23640;
 .tranvp 16 1 9, I0x600003012de0, p0x7f9f35865648 p0x7f9f35863ed8;
p0x7f9f35864268 .port I0x600003012de0, L_0x600001b23720;
 .tranvp 16 1 10, I0x600003012de0, p0x7f9f35865648 p0x7f9f35864268;
p0x7f9f358645f8 .port I0x600003012de0, L_0x600001b23800;
 .tranvp 16 1 11, I0x600003012de0, p0x7f9f35865648 p0x7f9f358645f8;
p0x7f9f35864988 .port I0x600003012de0, L_0x600001b238e0;
 .tranvp 16 1 12, I0x600003012de0, p0x7f9f35865648 p0x7f9f35864988;
p0x7f9f35864d18 .port I0x600003012de0, L_0x600001b239c0;
 .tranvp 16 1 13, I0x600003012de0, p0x7f9f35865648 p0x7f9f35864d18;
p0x7f9f358650a8 .port I0x600003012de0, L_0x600001b23aa0;
 .tranvp 16 1 14, I0x600003012de0, p0x7f9f35865648 p0x7f9f358650a8;
p0x7f9f35865438 .port I0x600003012de0, L_0x600001b23b80;
 .tranvp 16 1 15, I0x600003012de0, p0x7f9f35865648 p0x7f9f35865438;
S_0x7f9f35ce5d60 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22df0 .functor BUFT 1, v0x600000362010_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35861ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22e60 .functor BUFT 1, o0x7f9f35861ef8, C4<0>, C4<0>, C4<0>;
v0x600000362130_0 .net8 "Bitline1", 0 0, p0x7f9f35861e38;  1 drivers, strength-aware
v0x6000003621c0_0 .net8 "Bitline2", 0 0, p0x7f9f35861e68;  1 drivers, strength-aware
v0x600000362250_0 .net "D", 0 0, L_0x60000017c000;  1 drivers
v0x6000003622e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000362370_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x600000362400_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000362490_0 name=_ivl_4
v0x600000362520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003625b0_0 .net "dffOut", 0 0, v0x600000362010_0;  1 drivers
v0x600000362640_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce5ed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce5d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000361dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000361e60_0 .net "d", 0 0, L_0x60000017c000;  alias, 1 drivers
v0x600000361ef0_0 .net "q", 0 0, v0x600000362010_0;  alias, 1 drivers
v0x600000361f80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000362010_0 .var "state", 0 0;
v0x6000003620a0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce6040 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22ed0 .functor BUFT 1, v0x600000362910_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35862288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22f40 .functor BUFT 1, o0x7f9f35862288, C4<0>, C4<0>, C4<0>;
v0x600000362a30_0 .net8 "Bitline1", 0 0, p0x7f9f35862228;  1 drivers, strength-aware
v0x600000362ac0_0 .net8 "Bitline2", 0 0, p0x7f9f35862258;  1 drivers, strength-aware
v0x600000362b50_0 .net "D", 0 0, L_0x600000175e00;  1 drivers
v0x600000362be0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000362c70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x600000362d00_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000362d90_0 name=_ivl_4
v0x600000362e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000362eb0_0 .net "dffOut", 0 0, v0x600000362910_0;  1 drivers
v0x600000362f40_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ceef00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce6040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003626d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000362760_0 .net "d", 0 0, L_0x600000175e00;  alias, 1 drivers
v0x6000003627f0_0 .net "q", 0 0, v0x600000362910_0;  alias, 1 drivers
v0x600000362880_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000362910_0 .var "state", 0 0;
v0x6000003629a0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cef070 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22fb0 .functor BUFT 1, v0x600000363210_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35862618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23020 .functor BUFT 1, o0x7f9f35862618, C4<0>, C4<0>, C4<0>;
v0x600000363330_0 .net8 "Bitline1", 0 0, p0x7f9f358625b8;  1 drivers, strength-aware
v0x6000003633c0_0 .net8 "Bitline2", 0 0, p0x7f9f358625e8;  1 drivers, strength-aware
v0x600000363450_0 .net "D", 0 0, L_0x600000175d60;  1 drivers
v0x6000003634e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000363570_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x600000363600_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000363690_0 name=_ivl_4
v0x600000363720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003637b0_0 .net "dffOut", 0 0, v0x600000363210_0;  1 drivers
v0x600000363840_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cee9b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cef070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000362fd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000363060_0 .net "d", 0 0, L_0x600000175d60;  alias, 1 drivers
v0x6000003630f0_0 .net "q", 0 0, v0x600000363210_0;  alias, 1 drivers
v0x600000363180_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000363210_0 .var "state", 0 0;
v0x6000003632a0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ceeb20 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23090 .functor BUFT 1, v0x600000363b10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358629a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23100 .functor BUFT 1, o0x7f9f358629a8, C4<0>, C4<0>, C4<0>;
v0x600000363c30_0 .net8 "Bitline1", 0 0, p0x7f9f35862948;  1 drivers, strength-aware
v0x600000363cc0_0 .net8 "Bitline2", 0 0, p0x7f9f35862978;  1 drivers, strength-aware
v0x600000363d50_0 .net "D", 0 0, L_0x600000175cc0;  1 drivers
v0x600000363de0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000363e70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x600000363f00_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036c000_0 name=_ivl_4
v0x60000036c090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036c120_0 .net "dffOut", 0 0, v0x600000363b10_0;  1 drivers
v0x60000036c1b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cee460 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ceeb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003638d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000363960_0 .net "d", 0 0, L_0x600000175cc0;  alias, 1 drivers
v0x6000003639f0_0 .net "q", 0 0, v0x600000363b10_0;  alias, 1 drivers
v0x600000363a80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000363b10_0 .var "state", 0 0;
v0x600000363ba0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cee5d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23170 .functor BUFT 1, v0x60000036c480_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35862d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b231e0 .functor BUFT 1, o0x7f9f35862d38, C4<0>, C4<0>, C4<0>;
v0x60000036c5a0_0 .net8 "Bitline1", 0 0, p0x7f9f35862cd8;  1 drivers, strength-aware
v0x60000036c630_0 .net8 "Bitline2", 0 0, p0x7f9f35862d08;  1 drivers, strength-aware
v0x60000036c6c0_0 .net "D", 0 0, L_0x600000175c20;  1 drivers
v0x60000036c750_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036c7e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036c870_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036c900_0 name=_ivl_4
v0x60000036c990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036ca20_0 .net "dffOut", 0 0, v0x60000036c480_0;  1 drivers
v0x60000036cab0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cedf10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cee5d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036c240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036c2d0_0 .net "d", 0 0, L_0x600000175c20;  alias, 1 drivers
v0x60000036c360_0 .net "q", 0 0, v0x60000036c480_0;  alias, 1 drivers
v0x60000036c3f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036c480_0 .var "state", 0 0;
v0x60000036c510_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cee080 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23250 .functor BUFT 1, v0x60000036cd80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358630c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b232c0 .functor BUFT 1, o0x7f9f358630c8, C4<0>, C4<0>, C4<0>;
v0x60000036cea0_0 .net8 "Bitline1", 0 0, p0x7f9f35863068;  1 drivers, strength-aware
v0x60000036cf30_0 .net8 "Bitline2", 0 0, p0x7f9f35863098;  1 drivers, strength-aware
v0x60000036cfc0_0 .net "D", 0 0, L_0x600000175b80;  1 drivers
v0x60000036d050_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036d0e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036d170_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036d200_0 name=_ivl_4
v0x60000036d290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036d320_0 .net "dffOut", 0 0, v0x60000036cd80_0;  1 drivers
v0x60000036d3b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ced9c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cee080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036cb40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036cbd0_0 .net "d", 0 0, L_0x600000175b80;  alias, 1 drivers
v0x60000036cc60_0 .net "q", 0 0, v0x60000036cd80_0;  alias, 1 drivers
v0x60000036ccf0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036cd80_0 .var "state", 0 0;
v0x60000036ce10_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cedb30 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23330 .functor BUFT 1, v0x60000036d680_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35863458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b233a0 .functor BUFT 1, o0x7f9f35863458, C4<0>, C4<0>, C4<0>;
v0x60000036d7a0_0 .net8 "Bitline1", 0 0, p0x7f9f358633f8;  1 drivers, strength-aware
v0x60000036d830_0 .net8 "Bitline2", 0 0, p0x7f9f35863428;  1 drivers, strength-aware
v0x60000036d8c0_0 .net "D", 0 0, L_0x600000175ae0;  1 drivers
v0x60000036d950_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036d9e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036da70_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036db00_0 name=_ivl_4
v0x60000036db90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036dc20_0 .net "dffOut", 0 0, v0x60000036d680_0;  1 drivers
v0x60000036dcb0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ced470 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cedb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036d4d0_0 .net "d", 0 0, L_0x600000175ae0;  alias, 1 drivers
v0x60000036d560_0 .net "q", 0 0, v0x60000036d680_0;  alias, 1 drivers
v0x60000036d5f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036d680_0 .var "state", 0 0;
v0x60000036d710_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ced5e0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23410 .functor BUFT 1, v0x60000036df80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358637e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23480 .functor BUFT 1, o0x7f9f358637e8, C4<0>, C4<0>, C4<0>;
v0x60000036e0a0_0 .net8 "Bitline1", 0 0, p0x7f9f35863788;  1 drivers, strength-aware
v0x60000036e130_0 .net8 "Bitline2", 0 0, p0x7f9f358637b8;  1 drivers, strength-aware
v0x60000036e1c0_0 .net "D", 0 0, L_0x600000175a40;  1 drivers
v0x60000036e250_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036e2e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036e370_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036e400_0 name=_ivl_4
v0x60000036e490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036e520_0 .net "dffOut", 0 0, v0x60000036df80_0;  1 drivers
v0x60000036e5b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cecf20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ced5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036dd40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036ddd0_0 .net "d", 0 0, L_0x600000175a40;  alias, 1 drivers
v0x60000036de60_0 .net "q", 0 0, v0x60000036df80_0;  alias, 1 drivers
v0x60000036def0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036df80_0 .var "state", 0 0;
v0x60000036e010_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ced090 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b234f0 .functor BUFT 1, v0x60000036e880_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35863b78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23560 .functor BUFT 1, o0x7f9f35863b78, C4<0>, C4<0>, C4<0>;
v0x60000036e9a0_0 .net8 "Bitline1", 0 0, p0x7f9f35863b18;  1 drivers, strength-aware
v0x60000036ea30_0 .net8 "Bitline2", 0 0, p0x7f9f35863b48;  1 drivers, strength-aware
v0x60000036eac0_0 .net "D", 0 0, L_0x6000001759a0;  1 drivers
v0x60000036eb50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036ebe0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036ec70_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036ed00_0 name=_ivl_4
v0x60000036ed90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036ee20_0 .net "dffOut", 0 0, v0x60000036e880_0;  1 drivers
v0x60000036eeb0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cec9d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ced090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036e640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036e6d0_0 .net "d", 0 0, L_0x6000001759a0;  alias, 1 drivers
v0x60000036e760_0 .net "q", 0 0, v0x60000036e880_0;  alias, 1 drivers
v0x60000036e7f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036e880_0 .var "state", 0 0;
v0x60000036e910_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cecb40 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b235d0 .functor BUFT 1, v0x60000036f180_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35863f08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23640 .functor BUFT 1, o0x7f9f35863f08, C4<0>, C4<0>, C4<0>;
v0x60000036f2a0_0 .net8 "Bitline1", 0 0, p0x7f9f35863ea8;  1 drivers, strength-aware
v0x60000036f330_0 .net8 "Bitline2", 0 0, p0x7f9f35863ed8;  1 drivers, strength-aware
v0x60000036f3c0_0 .net "D", 0 0, L_0x600000175900;  1 drivers
v0x60000036f450_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036f4e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036f570_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036f600_0 name=_ivl_4
v0x60000036f690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036f720_0 .net "dffOut", 0 0, v0x60000036f180_0;  1 drivers
v0x60000036f7b0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cec480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cecb40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036ef40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036efd0_0 .net "d", 0 0, L_0x600000175900;  alias, 1 drivers
v0x60000036f060_0 .net "q", 0 0, v0x60000036f180_0;  alias, 1 drivers
v0x60000036f0f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036f180_0 .var "state", 0 0;
v0x60000036f210_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cec5f0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b236b0 .functor BUFT 1, v0x60000036fa80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35864298 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23720 .functor BUFT 1, o0x7f9f35864298, C4<0>, C4<0>, C4<0>;
v0x60000036fba0_0 .net8 "Bitline1", 0 0, p0x7f9f35864238;  1 drivers, strength-aware
v0x60000036fc30_0 .net8 "Bitline2", 0 0, p0x7f9f35864268;  1 drivers, strength-aware
v0x60000036fcc0_0 .net "D", 0 0, L_0x600000175860;  1 drivers
v0x60000036fd50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036fde0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036fe70_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036ff00_0 name=_ivl_4
v0x600000368000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000368090_0 .net "dffOut", 0 0, v0x60000036fa80_0;  1 drivers
v0x600000368120_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cebf30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cec5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036f840_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036f8d0_0 .net "d", 0 0, L_0x600000175860;  alias, 1 drivers
v0x60000036f960_0 .net "q", 0 0, v0x60000036fa80_0;  alias, 1 drivers
v0x60000036f9f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036fa80_0 .var "state", 0 0;
v0x60000036fb10_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cec0a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23790 .functor BUFT 1, v0x6000003683f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35864628 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23800 .functor BUFT 1, o0x7f9f35864628, C4<0>, C4<0>, C4<0>;
v0x600000368510_0 .net8 "Bitline1", 0 0, p0x7f9f358645c8;  1 drivers, strength-aware
v0x6000003685a0_0 .net8 "Bitline2", 0 0, p0x7f9f358645f8;  1 drivers, strength-aware
v0x600000368630_0 .net "D", 0 0, L_0x6000001757c0;  1 drivers
v0x6000003686c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000368750_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x6000003687e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000368870_0 name=_ivl_4
v0x600000368900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000368990_0 .net "dffOut", 0 0, v0x6000003683f0_0;  1 drivers
v0x600000368a20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ceb9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cec0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003681b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000368240_0 .net "d", 0 0, L_0x6000001757c0;  alias, 1 drivers
v0x6000003682d0_0 .net "q", 0 0, v0x6000003683f0_0;  alias, 1 drivers
v0x600000368360_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003683f0_0 .var "state", 0 0;
v0x600000368480_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cebb50 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23870 .functor BUFT 1, v0x600000368cf0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358649b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b238e0 .functor BUFT 1, o0x7f9f358649b8, C4<0>, C4<0>, C4<0>;
v0x600000368e10_0 .net8 "Bitline1", 0 0, p0x7f9f35864958;  1 drivers, strength-aware
v0x600000368ea0_0 .net8 "Bitline2", 0 0, p0x7f9f35864988;  1 drivers, strength-aware
v0x600000368f30_0 .net "D", 0 0, L_0x600000175720;  1 drivers
v0x600000368fc0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000369050_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x6000003690e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000369170_0 name=_ivl_4
v0x600000369200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000369290_0 .net "dffOut", 0 0, v0x600000368cf0_0;  1 drivers
v0x600000369320_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ceb490 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cebb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000368ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000368b40_0 .net "d", 0 0, L_0x600000175720;  alias, 1 drivers
v0x600000368bd0_0 .net "q", 0 0, v0x600000368cf0_0;  alias, 1 drivers
v0x600000368c60_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000368cf0_0 .var "state", 0 0;
v0x600000368d80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ceb600 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23950 .functor BUFT 1, v0x6000003695f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35864d48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b239c0 .functor BUFT 1, o0x7f9f35864d48, C4<0>, C4<0>, C4<0>;
v0x600000369710_0 .net8 "Bitline1", 0 0, p0x7f9f35864ce8;  1 drivers, strength-aware
v0x6000003697a0_0 .net8 "Bitline2", 0 0, p0x7f9f35864d18;  1 drivers, strength-aware
v0x600000369830_0 .net "D", 0 0, L_0x600000175680;  1 drivers
v0x6000003698c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x600000369950_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x6000003699e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000369a70_0 name=_ivl_4
v0x600000369b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000369b90_0 .net "dffOut", 0 0, v0x6000003695f0_0;  1 drivers
v0x600000369c20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ceaf40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ceb600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003693b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000369440_0 .net "d", 0 0, L_0x600000175680;  alias, 1 drivers
v0x6000003694d0_0 .net "q", 0 0, v0x6000003695f0_0;  alias, 1 drivers
v0x600000369560_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003695f0_0 .var "state", 0 0;
v0x600000369680_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ceb0b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23a30 .functor BUFT 1, v0x600000369ef0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358650d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23aa0 .functor BUFT 1, o0x7f9f358650d8, C4<0>, C4<0>, C4<0>;
v0x60000036a010_0 .net8 "Bitline1", 0 0, p0x7f9f35865078;  1 drivers, strength-aware
v0x60000036a0a0_0 .net8 "Bitline2", 0 0, p0x7f9f358650a8;  1 drivers, strength-aware
v0x60000036a130_0 .net "D", 0 0, L_0x6000001755e0;  1 drivers
v0x60000036a1c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036a250_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036a2e0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036a370_0 name=_ivl_4
v0x60000036a400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036a490_0 .net "dffOut", 0 0, v0x600000369ef0_0;  1 drivers
v0x60000036a520_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cea9f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ceb0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000369cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000369d40_0 .net "d", 0 0, L_0x6000001755e0;  alias, 1 drivers
v0x600000369dd0_0 .net "q", 0 0, v0x600000369ef0_0;  alias, 1 drivers
v0x600000369e60_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000369ef0_0 .var "state", 0 0;
v0x600000369f80_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ceab60 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23b10 .functor BUFT 1, v0x60000036a7f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35865468 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23b80 .functor BUFT 1, o0x7f9f35865468, C4<0>, C4<0>, C4<0>;
v0x60000036a910_0 .net8 "Bitline1", 0 0, p0x7f9f35865408;  1 drivers, strength-aware
v0x60000036a9a0_0 .net8 "Bitline2", 0 0, p0x7f9f35865438;  1 drivers, strength-aware
v0x60000036aa30_0 .net "D", 0 0, L_0x600000175540;  1 drivers
v0x60000036aac0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331b48;  alias, 1 drivers
v0x60000036ab50_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b90;  alias, 1 drivers
v0x60000036abe0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036ac70_0 name=_ivl_4
v0x60000036ad00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036ad90_0 .net "dffOut", 0 0, v0x60000036a7f0_0;  1 drivers
v0x60000036ae20_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cea4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ceab60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036a5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036a640_0 .net "d", 0 0, L_0x600000175540;  alias, 1 drivers
v0x60000036a6d0_0 .net "q", 0 0, v0x60000036a7f0_0;  alias, 1 drivers
v0x60000036a760_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036a7f0_0 .var "state", 0 0;
v0x60000036a880_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf42d0 .scope module, "oldPC_reg" "Register" 13 92, 14 100 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000031c480_0 .net8 "Bitline1", 15 0, p0x7f9f35869188;  alias, 0 drivers, strength-aware
o0x7f9f358691b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d300 .island tran;
p0x7f9f358691b8 .port I0x60000300d300, o0x7f9f358691b8;
v0x60000031c510_0 .net8 "Bitline2", 15 0, p0x7f9f358691b8;  0 drivers, strength-aware
v0x60000031c5a0_0 .net8 "D", 15 0, p0x7f9f358691e8;  alias, 0 drivers, strength-aware
L_0x7f9f37331ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000031c630_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  1 drivers
L_0x7f9f37331b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000031c6c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  1 drivers
v0x60000031c750_0 .net "WriteReg", 0 0, L_0x600001b79ce0;  alias, 1 drivers
v0x60000031c7e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031c870_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
L_0x60000017de00 .part p0x7f9f358691e8, 0, 1;
L_0x60000017dd60 .part p0x7f9f358691e8, 1, 1;
L_0x60000017dcc0 .part p0x7f9f358691e8, 2, 1;
L_0x60000017dc20 .part p0x7f9f358691e8, 3, 1;
L_0x60000017db80 .part p0x7f9f358691e8, 4, 1;
L_0x60000017dae0 .part p0x7f9f358691e8, 5, 1;
L_0x60000017da40 .part p0x7f9f358691e8, 6, 1;
L_0x60000017d9a0 .part p0x7f9f358691e8, 7, 1;
L_0x60000017d900 .part p0x7f9f358691e8, 8, 1;
L_0x60000017d860 .part p0x7f9f358691e8, 9, 1;
L_0x60000017d7c0 .part p0x7f9f358691e8, 10, 1;
L_0x60000017d720 .part p0x7f9f358691e8, 11, 1;
L_0x60000017d680 .part p0x7f9f358691e8, 12, 1;
L_0x60000017d5e0 .part p0x7f9f358691e8, 13, 1;
L_0x60000017c140 .part p0x7f9f358691e8, 14, 1;
L_0x60000017c0a0 .part p0x7f9f358691e8, 15, 1;
p0x7f9f358659a8 .port I0x60000300d2e0, L_0x600001b21ff0;
 .tranvp 16 1 0, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f358659a8;
p0x7f9f35865d98 .port I0x60000300d2e0, L_0x600001b220d0;
 .tranvp 16 1 1, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35865d98;
p0x7f9f35866128 .port I0x60000300d2e0, L_0x600001b221b0;
 .tranvp 16 1 2, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35866128;
p0x7f9f358664b8 .port I0x60000300d2e0, L_0x600001b22290;
 .tranvp 16 1 3, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f358664b8;
p0x7f9f35866848 .port I0x60000300d2e0, L_0x600001b22370;
 .tranvp 16 1 4, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35866848;
p0x7f9f35866bd8 .port I0x60000300d2e0, L_0x600001b22450;
 .tranvp 16 1 5, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35866bd8;
p0x7f9f35866f68 .port I0x60000300d2e0, L_0x600001b22530;
 .tranvp 16 1 6, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35866f68;
p0x7f9f358672f8 .port I0x60000300d2e0, L_0x600001b22610;
 .tranvp 16 1 7, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f358672f8;
p0x7f9f35867688 .port I0x60000300d2e0, L_0x600001b226f0;
 .tranvp 16 1 8, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35867688;
p0x7f9f35867a18 .port I0x60000300d2e0, L_0x600001b227d0;
 .tranvp 16 1 9, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35867a18;
p0x7f9f35867da8 .port I0x60000300d2e0, L_0x600001b228b0;
 .tranvp 16 1 10, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35867da8;
p0x7f9f35868138 .port I0x60000300d2e0, L_0x600001b22990;
 .tranvp 16 1 11, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35868138;
p0x7f9f358684c8 .port I0x60000300d2e0, L_0x600001b22a70;
 .tranvp 16 1 12, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f358684c8;
p0x7f9f35868858 .port I0x60000300d2e0, L_0x600001b22b50;
 .tranvp 16 1 13, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35868858;
p0x7f9f35868be8 .port I0x60000300d2e0, L_0x600001b22c30;
 .tranvp 16 1 14, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35868be8;
p0x7f9f35868f78 .port I0x60000300d2e0, L_0x600001b22d10;
 .tranvp 16 1 15, I0x60000300d2e0, p0x7f9f35869188 p0x7f9f35868f78;
p0x7f9f358659d8 .port I0x60000300d300, L_0x600001b22060;
 .tranvp 16 1 0, I0x60000300d300, p0x7f9f358691b8 p0x7f9f358659d8;
p0x7f9f35865dc8 .port I0x60000300d300, L_0x600001b22140;
 .tranvp 16 1 1, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35865dc8;
p0x7f9f35866158 .port I0x60000300d300, L_0x600001b22220;
 .tranvp 16 1 2, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35866158;
p0x7f9f358664e8 .port I0x60000300d300, L_0x600001b22300;
 .tranvp 16 1 3, I0x60000300d300, p0x7f9f358691b8 p0x7f9f358664e8;
p0x7f9f35866878 .port I0x60000300d300, L_0x600001b223e0;
 .tranvp 16 1 4, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35866878;
p0x7f9f35866c08 .port I0x60000300d300, L_0x600001b224c0;
 .tranvp 16 1 5, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35866c08;
p0x7f9f35866f98 .port I0x60000300d300, L_0x600001b225a0;
 .tranvp 16 1 6, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35866f98;
p0x7f9f35867328 .port I0x60000300d300, L_0x600001b22680;
 .tranvp 16 1 7, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35867328;
p0x7f9f358676b8 .port I0x60000300d300, L_0x600001b22760;
 .tranvp 16 1 8, I0x60000300d300, p0x7f9f358691b8 p0x7f9f358676b8;
p0x7f9f35867a48 .port I0x60000300d300, L_0x600001b22840;
 .tranvp 16 1 9, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35867a48;
p0x7f9f35867dd8 .port I0x60000300d300, L_0x600001b22920;
 .tranvp 16 1 10, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35867dd8;
p0x7f9f35868168 .port I0x60000300d300, L_0x600001b22a00;
 .tranvp 16 1 11, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35868168;
p0x7f9f358684f8 .port I0x60000300d300, L_0x600001b22ae0;
 .tranvp 16 1 12, I0x60000300d300, p0x7f9f358691b8 p0x7f9f358684f8;
p0x7f9f35868888 .port I0x60000300d300, L_0x600001b22bc0;
 .tranvp 16 1 13, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35868888;
p0x7f9f35868c18 .port I0x60000300d300, L_0x600001b22ca0;
 .tranvp 16 1 14, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35868c18;
p0x7f9f35868fa8 .port I0x60000300d300, L_0x600001b22d80;
 .tranvp 16 1 15, I0x60000300d300, p0x7f9f358691b8 p0x7f9f35868fa8;
S_0x7f9f35cf3b80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b21ff0 .functor BUFT 1, v0x60000036b570_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35865a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22060 .functor BUFT 1, o0x7f9f35865a68, C4<0>, C4<0>, C4<0>;
v0x60000036b690_0 .net8 "Bitline1", 0 0, p0x7f9f358659a8;  1 drivers, strength-aware
v0x60000036b720_0 .net8 "Bitline2", 0 0, p0x7f9f358659d8;  1 drivers, strength-aware
v0x60000036b7b0_0 .net "D", 0 0, L_0x60000017de00;  1 drivers
v0x60000036b840_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x60000036b8d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x60000036b960_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000036b9f0_0 name=_ivl_4
v0x60000036ba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036bb10_0 .net "dffOut", 0 0, v0x60000036b570_0;  1 drivers
v0x60000036bba0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf3cf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf3b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036b330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036b3c0_0 .net "d", 0 0, L_0x60000017de00;  alias, 1 drivers
v0x60000036b450_0 .net "q", 0 0, v0x60000036b570_0;  alias, 1 drivers
v0x60000036b4e0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036b570_0 .var "state", 0 0;
v0x60000036b600_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf3630 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b220d0 .functor BUFT 1, v0x60000036be70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35865df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22140 .functor BUFT 1, o0x7f9f35865df8, C4<0>, C4<0>, C4<0>;
v0x600000314000_0 .net8 "Bitline1", 0 0, p0x7f9f35865d98;  1 drivers, strength-aware
v0x600000314090_0 .net8 "Bitline2", 0 0, p0x7f9f35865dc8;  1 drivers, strength-aware
v0x600000314120_0 .net "D", 0 0, L_0x60000017dd60;  1 drivers
v0x6000003141b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000314240_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x6000003142d0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000314360_0 name=_ivl_4
v0x6000003143f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000314480_0 .net "dffOut", 0 0, v0x60000036be70_0;  1 drivers
v0x600000314510_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf37a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf3630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000036bc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000036bcc0_0 .net "d", 0 0, L_0x60000017dd60;  alias, 1 drivers
v0x60000036bd50_0 .net "q", 0 0, v0x60000036be70_0;  alias, 1 drivers
v0x60000036bde0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000036be70_0 .var "state", 0 0;
v0x60000036bf00_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf30e0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b221b0 .functor BUFT 1, v0x6000003147e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35866188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22220 .functor BUFT 1, o0x7f9f35866188, C4<0>, C4<0>, C4<0>;
v0x600000314900_0 .net8 "Bitline1", 0 0, p0x7f9f35866128;  1 drivers, strength-aware
v0x600000314990_0 .net8 "Bitline2", 0 0, p0x7f9f35866158;  1 drivers, strength-aware
v0x600000314a20_0 .net "D", 0 0, L_0x60000017dcc0;  1 drivers
v0x600000314ab0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000314b40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000314bd0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000314c60_0 name=_ivl_4
v0x600000314cf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000314d80_0 .net "dffOut", 0 0, v0x6000003147e0_0;  1 drivers
v0x600000314e10_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf3250 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf30e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003145a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000314630_0 .net "d", 0 0, L_0x60000017dcc0;  alias, 1 drivers
v0x6000003146c0_0 .net "q", 0 0, v0x6000003147e0_0;  alias, 1 drivers
v0x600000314750_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003147e0_0 .var "state", 0 0;
v0x600000314870_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf2b90 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22290 .functor BUFT 1, v0x6000003150e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35866518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22300 .functor BUFT 1, o0x7f9f35866518, C4<0>, C4<0>, C4<0>;
v0x600000315200_0 .net8 "Bitline1", 0 0, p0x7f9f358664b8;  1 drivers, strength-aware
v0x600000315290_0 .net8 "Bitline2", 0 0, p0x7f9f358664e8;  1 drivers, strength-aware
v0x600000315320_0 .net "D", 0 0, L_0x60000017dc20;  1 drivers
v0x6000003153b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000315440_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x6000003154d0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000315560_0 name=_ivl_4
v0x6000003155f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000315680_0 .net "dffOut", 0 0, v0x6000003150e0_0;  1 drivers
v0x600000315710_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf2d00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf2b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000314ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000314f30_0 .net "d", 0 0, L_0x60000017dc20;  alias, 1 drivers
v0x600000314fc0_0 .net "q", 0 0, v0x6000003150e0_0;  alias, 1 drivers
v0x600000315050_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003150e0_0 .var "state", 0 0;
v0x600000315170_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf2640 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22370 .functor BUFT 1, v0x6000003159e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358668a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b223e0 .functor BUFT 1, o0x7f9f358668a8, C4<0>, C4<0>, C4<0>;
v0x600000315b00_0 .net8 "Bitline1", 0 0, p0x7f9f35866848;  1 drivers, strength-aware
v0x600000315b90_0 .net8 "Bitline2", 0 0, p0x7f9f35866878;  1 drivers, strength-aware
v0x600000315c20_0 .net "D", 0 0, L_0x60000017db80;  1 drivers
v0x600000315cb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000315d40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000315dd0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000315e60_0 name=_ivl_4
v0x600000315ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000315f80_0 .net "dffOut", 0 0, v0x6000003159e0_0;  1 drivers
v0x600000316010_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf27b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf2640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003157a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000315830_0 .net "d", 0 0, L_0x60000017db80;  alias, 1 drivers
v0x6000003158c0_0 .net "q", 0 0, v0x6000003159e0_0;  alias, 1 drivers
v0x600000315950_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003159e0_0 .var "state", 0 0;
v0x600000315a70_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf20f0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22450 .functor BUFT 1, v0x6000003162e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35866c38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b224c0 .functor BUFT 1, o0x7f9f35866c38, C4<0>, C4<0>, C4<0>;
v0x600000316400_0 .net8 "Bitline1", 0 0, p0x7f9f35866bd8;  1 drivers, strength-aware
v0x600000316490_0 .net8 "Bitline2", 0 0, p0x7f9f35866c08;  1 drivers, strength-aware
v0x600000316520_0 .net "D", 0 0, L_0x60000017dae0;  1 drivers
v0x6000003165b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000316640_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x6000003166d0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000316760_0 name=_ivl_4
v0x6000003167f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000316880_0 .net "dffOut", 0 0, v0x6000003162e0_0;  1 drivers
v0x600000316910_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf2260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf20f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003160a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000316130_0 .net "d", 0 0, L_0x60000017dae0;  alias, 1 drivers
v0x6000003161c0_0 .net "q", 0 0, v0x6000003162e0_0;  alias, 1 drivers
v0x600000316250_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003162e0_0 .var "state", 0 0;
v0x600000316370_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf1ba0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22530 .functor BUFT 1, v0x600000316be0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35866fc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b225a0 .functor BUFT 1, o0x7f9f35866fc8, C4<0>, C4<0>, C4<0>;
v0x600000316d00_0 .net8 "Bitline1", 0 0, p0x7f9f35866f68;  1 drivers, strength-aware
v0x600000316d90_0 .net8 "Bitline2", 0 0, p0x7f9f35866f98;  1 drivers, strength-aware
v0x600000316e20_0 .net "D", 0 0, L_0x60000017da40;  1 drivers
v0x600000316eb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000316f40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000316fd0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000317060_0 name=_ivl_4
v0x6000003170f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000317180_0 .net "dffOut", 0 0, v0x600000316be0_0;  1 drivers
v0x600000317210_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf1d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf1ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003169a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000316a30_0 .net "d", 0 0, L_0x60000017da40;  alias, 1 drivers
v0x600000316ac0_0 .net "q", 0 0, v0x600000316be0_0;  alias, 1 drivers
v0x600000316b50_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000316be0_0 .var "state", 0 0;
v0x600000316c70_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf1650 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22610 .functor BUFT 1, v0x6000003174e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35867358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22680 .functor BUFT 1, o0x7f9f35867358, C4<0>, C4<0>, C4<0>;
v0x600000317600_0 .net8 "Bitline1", 0 0, p0x7f9f358672f8;  1 drivers, strength-aware
v0x600000317690_0 .net8 "Bitline2", 0 0, p0x7f9f35867328;  1 drivers, strength-aware
v0x600000317720_0 .net "D", 0 0, L_0x60000017d9a0;  1 drivers
v0x6000003177b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000317840_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x6000003178d0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000317960_0 name=_ivl_4
v0x6000003179f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000317a80_0 .net "dffOut", 0 0, v0x6000003174e0_0;  1 drivers
v0x600000317b10_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf17c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf1650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003172a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000317330_0 .net "d", 0 0, L_0x60000017d9a0;  alias, 1 drivers
v0x6000003173c0_0 .net "q", 0 0, v0x6000003174e0_0;  alias, 1 drivers
v0x600000317450_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x6000003174e0_0 .var "state", 0 0;
v0x600000317570_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf1100 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b226f0 .functor BUFT 1, v0x600000317de0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358676e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22760 .functor BUFT 1, o0x7f9f358676e8, C4<0>, C4<0>, C4<0>;
v0x600000317f00_0 .net8 "Bitline1", 0 0, p0x7f9f35867688;  1 drivers, strength-aware
v0x600000310000_0 .net8 "Bitline2", 0 0, p0x7f9f358676b8;  1 drivers, strength-aware
v0x600000310090_0 .net "D", 0 0, L_0x60000017d900;  1 drivers
v0x600000310120_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x6000003101b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000310240_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003102d0_0 name=_ivl_4
v0x600000310360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003103f0_0 .net "dffOut", 0 0, v0x600000317de0_0;  1 drivers
v0x600000310480_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf1270 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf1100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000317ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000317c30_0 .net "d", 0 0, L_0x60000017d900;  alias, 1 drivers
v0x600000317cc0_0 .net "q", 0 0, v0x600000317de0_0;  alias, 1 drivers
v0x600000317d50_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000317de0_0 .var "state", 0 0;
v0x600000317e70_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf0bb0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b227d0 .functor BUFT 1, v0x600000310750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35867a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22840 .functor BUFT 1, o0x7f9f35867a78, C4<0>, C4<0>, C4<0>;
v0x600000310870_0 .net8 "Bitline1", 0 0, p0x7f9f35867a18;  1 drivers, strength-aware
v0x600000310900_0 .net8 "Bitline2", 0 0, p0x7f9f35867a48;  1 drivers, strength-aware
v0x600000310990_0 .net "D", 0 0, L_0x60000017d860;  1 drivers
v0x600000310a20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000310ab0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000310b40_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000310bd0_0 name=_ivl_4
v0x600000310c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000310cf0_0 .net "dffOut", 0 0, v0x600000310750_0;  1 drivers
v0x600000310d80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf0d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf0bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310510_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003105a0_0 .net "d", 0 0, L_0x60000017d860;  alias, 1 drivers
v0x600000310630_0 .net "q", 0 0, v0x600000310750_0;  alias, 1 drivers
v0x6000003106c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000310750_0 .var "state", 0 0;
v0x6000003107e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf0660 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b228b0 .functor BUFT 1, v0x600000311050_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35867e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22920 .functor BUFT 1, o0x7f9f35867e08, C4<0>, C4<0>, C4<0>;
v0x600000311170_0 .net8 "Bitline1", 0 0, p0x7f9f35867da8;  1 drivers, strength-aware
v0x600000311200_0 .net8 "Bitline2", 0 0, p0x7f9f35867dd8;  1 drivers, strength-aware
v0x600000311290_0 .net "D", 0 0, L_0x60000017d7c0;  1 drivers
v0x600000311320_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x6000003113b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000311440_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003114d0_0 name=_ivl_4
v0x600000311560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003115f0_0 .net "dffOut", 0 0, v0x600000311050_0;  1 drivers
v0x600000311680_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf07d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf0660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000310e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000310ea0_0 .net "d", 0 0, L_0x60000017d7c0;  alias, 1 drivers
v0x600000310f30_0 .net "q", 0 0, v0x600000311050_0;  alias, 1 drivers
v0x600000310fc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000311050_0 .var "state", 0 0;
v0x6000003110e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cf0110 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22990 .functor BUFT 1, v0x600000311950_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35868198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22a00 .functor BUFT 1, o0x7f9f35868198, C4<0>, C4<0>, C4<0>;
v0x600000311a70_0 .net8 "Bitline1", 0 0, p0x7f9f35868138;  1 drivers, strength-aware
v0x600000311b00_0 .net8 "Bitline2", 0 0, p0x7f9f35868168;  1 drivers, strength-aware
v0x600000311b90_0 .net "D", 0 0, L_0x60000017d720;  1 drivers
v0x600000311c20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000311cb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000311d40_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000311dd0_0 name=_ivl_4
v0x600000311e60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000311ef0_0 .net "dffOut", 0 0, v0x600000311950_0;  1 drivers
v0x600000311f80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cf0280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cf0110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000311710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003117a0_0 .net "d", 0 0, L_0x60000017d720;  alias, 1 drivers
v0x600000311830_0 .net "q", 0 0, v0x600000311950_0;  alias, 1 drivers
v0x6000003118c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000311950_0 .var "state", 0 0;
v0x6000003119e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cefbc0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22a70 .functor BUFT 1, v0x600000312250_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35868528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22ae0 .functor BUFT 1, o0x7f9f35868528, C4<0>, C4<0>, C4<0>;
v0x600000312370_0 .net8 "Bitline1", 0 0, p0x7f9f358684c8;  1 drivers, strength-aware
v0x600000312400_0 .net8 "Bitline2", 0 0, p0x7f9f358684f8;  1 drivers, strength-aware
v0x600000312490_0 .net "D", 0 0, L_0x60000017d680;  1 drivers
v0x600000312520_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x6000003125b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000312640_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003126d0_0 name=_ivl_4
v0x600000312760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003127f0_0 .net "dffOut", 0 0, v0x600000312250_0;  1 drivers
v0x600000312880_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35cefd30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35cefbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000312010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003120a0_0 .net "d", 0 0, L_0x60000017d680;  alias, 1 drivers
v0x600000312130_0 .net "q", 0 0, v0x600000312250_0;  alias, 1 drivers
v0x6000003121c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000312250_0 .var "state", 0 0;
v0x6000003122e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce97e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22b50 .functor BUFT 1, v0x600000312b50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358688b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22bc0 .functor BUFT 1, o0x7f9f358688b8, C4<0>, C4<0>, C4<0>;
v0x600000312c70_0 .net8 "Bitline1", 0 0, p0x7f9f35868858;  1 drivers, strength-aware
v0x600000312d00_0 .net8 "Bitline2", 0 0, p0x7f9f35868888;  1 drivers, strength-aware
v0x600000312d90_0 .net "D", 0 0, L_0x60000017d5e0;  1 drivers
v0x600000312e20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x600000312eb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000312f40_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x600000312fd0_0 name=_ivl_4
v0x600000313060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003130f0_0 .net "dffOut", 0 0, v0x600000312b50_0;  1 drivers
v0x600000313180_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce9950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce97e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000312910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003129a0_0 .net "d", 0 0, L_0x60000017d5e0;  alias, 1 drivers
v0x600000312a30_0 .net "q", 0 0, v0x600000312b50_0;  alias, 1 drivers
v0x600000312ac0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000312b50_0 .var "state", 0 0;
v0x600000312be0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce9290 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22c30 .functor BUFT 1, v0x600000313450_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35868c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22ca0 .functor BUFT 1, o0x7f9f35868c48, C4<0>, C4<0>, C4<0>;
v0x600000313570_0 .net8 "Bitline1", 0 0, p0x7f9f35868be8;  1 drivers, strength-aware
v0x600000313600_0 .net8 "Bitline2", 0 0, p0x7f9f35868c18;  1 drivers, strength-aware
v0x600000313690_0 .net "D", 0 0, L_0x60000017c140;  1 drivers
v0x600000313720_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x6000003137b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x600000313840_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003138d0_0 name=_ivl_4
v0x600000313960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003139f0_0 .net "dffOut", 0 0, v0x600000313450_0;  1 drivers
v0x600000313a80_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce9400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce9290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003132a0_0 .net "d", 0 0, L_0x60000017c140;  alias, 1 drivers
v0x600000313330_0 .net "q", 0 0, v0x600000313450_0;  alias, 1 drivers
v0x6000003133c0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000313450_0 .var "state", 0 0;
v0x6000003134e0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce8d40 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35cf42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b22d10 .functor BUFT 1, v0x600000313d50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35868fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b22d80 .functor BUFT 1, o0x7f9f35868fd8, C4<0>, C4<0>, C4<0>;
v0x600000313e70_0 .net8 "Bitline1", 0 0, p0x7f9f35868f78;  1 drivers, strength-aware
v0x600000313f00_0 .net8 "Bitline2", 0 0, p0x7f9f35868fa8;  1 drivers, strength-aware
v0x60000031c000_0 .net "D", 0 0, L_0x60000017c0a0;  1 drivers
v0x60000031c090_0 .net "ReadEnable1", 0 0, L_0x7f9f37331ab8;  alias, 1 drivers
v0x60000031c120_0 .net "ReadEnable2", 0 0, L_0x7f9f37331b00;  alias, 1 drivers
v0x60000031c1b0_0 .net "WriteEnable", 0 0, L_0x600001b79ce0;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031c240_0 name=_ivl_4
v0x60000031c2d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031c360_0 .net "dffOut", 0 0, v0x600000313d50_0;  1 drivers
v0x60000031c3f0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
S_0x7f9f35ce8eb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce8d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000313b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000313ba0_0 .net "d", 0 0, L_0x60000017c0a0;  alias, 1 drivers
v0x600000313c30_0 .net "q", 0 0, v0x600000313d50_0;  alias, 1 drivers
v0x600000313cc0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x600000313d50_0 .var "state", 0 0;
v0x600000313de0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce82a0 .scope module, "reg_dest_dff[0]" "dff" 13 75, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031c900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031c990_0 .net "d", 0 0, L_0x600000160780;  1 drivers
v0x60000031ca20_0 .net "q", 0 0, v0x60000031cb40_0;  1 drivers
v0x60000031cab0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000031cb40_0 .var "state", 0 0;
v0x60000031cbd0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce8410 .scope module, "reg_dest_dff[1]" "dff" 13 75, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031cc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031ccf0_0 .net "d", 0 0, L_0x6000001606e0;  1 drivers
v0x60000031cd80_0 .net "q", 0 0, v0x60000031cea0_0;  1 drivers
v0x60000031ce10_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000031cea0_0 .var "state", 0 0;
v0x60000031cf30_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce7d50 .scope module, "reg_dest_dff[2]" "dff" 13 75, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031cfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031d050_0 .net "d", 0 0, L_0x600000160640;  1 drivers
v0x60000031d0e0_0 .net "q", 0 0, v0x60000031d200_0;  1 drivers
v0x60000031d170_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000031d200_0 .var "state", 0 0;
v0x60000031d290_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35ce7ec0 .scope module, "reg_dest_dff[3]" "dff" 13 75, 14 2 0, S_0x7f9f35f1a7c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031d320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031d3b0_0 .net "d", 0 0, L_0x6000001605a0;  1 drivers
v0x60000031d440_0 .net "q", 0 0, v0x60000031d560_0;  1 drivers
v0x60000031d4d0_0 .net "rst", 0 0, L_0x600001b79d50;  alias, 1 drivers
v0x60000031d560_0 .var "state", 0 0;
v0x60000031d5f0_0 .net "wen", 0 0, L_0x600001b79ce0;  alias, 1 drivers
S_0x7f9f35cbe4d0 .scope module, "M_W_flops0" "M_W_Flops" 4 321, 15 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "halt_in";
    .port_info 4 /OUTPUT 1 "halt_out";
    .port_info 5 /INPUT 1 "MemtoReg_in";
    .port_info 6 /OUTPUT 1 "MemtoReg_out";
    .port_info 7 /INPUT 1 "RegWrite_in";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /INPUT 1 "SavePC_in";
    .port_info 10 /OUTPUT 1 "SavePC_out";
    .port_info 11 /INPUT 16 "instruction_in";
    .port_info 12 /OUTPUT 16 "instruction_out";
    .port_info 13 /INPUT 16 "ALUresult_in";
    .port_info 14 /OUTPUT 16 "ALUresult_out";
    .port_info 15 /INPUT 16 "mem_in";
    .port_info 16 /OUTPUT 16 "mem_out";
    .port_info 17 /INPUT 16 "oldPC_in";
    .port_info 18 /OUTPUT 16 "oldPC_out";
    .port_info 19 /INPUT 16 "newPC_in";
    .port_info 20 /OUTPUT 16 "newPC_out";
    .port_info 21 /INPUT 4 "reg_dest_in";
    .port_info 22 /OUTPUT 4 "reg_dest_out";
    .port_info 23 /NODIR 0 "";
v0x600000328ab0_0 .net8 "ALUresult_in", 15 0, p0x7f9f3586dce8;  alias, 0 drivers, strength-aware
v0x600000328b40_0 .net8 "ALUresult_out", 15 0, p0x7f9f3586dc88;  alias, 0 drivers, strength-aware
v0x600000328bd0_0 .net "MemtoReg_in", 0 0, L_0x600001b7d8f0;  alias, 1 drivers
v0x600000328c60_0 .net "MemtoReg_out", 0 0, v0x6000003006c0_0;  alias, 1 drivers
v0x600000328cf0_0 .net "RegWrite_in", 0 0, v0x6000003d3960_0;  alias, 1 drivers
v0x600000328d80_0 .net "RegWrite_out", 0 0, v0x600000300a20_0;  alias, 1 drivers
v0x600000328e10_0 .net "SavePC_in", 0 0, L_0x600001b7d960;  alias, 1 drivers
v0x600000328ea0_0 .net "SavePC_out", 0 0, v0x600000300d80_0;  alias, 1 drivers
v0x600000328f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000328fc0_0 .net "halt_in", 0 0, L_0x600001b7d9d0;  alias, 1 drivers
v0x600000329050_0 .net "halt_out", 0 0, v0x6000003010e0_0;  alias, 1 drivers
v0x6000003290e0_0 .net8 "instruction_in", 15 0, p0x7f9f35871e58;  alias, 0 drivers, strength-aware
v0x600000329170_0 .net8 "instruction_out", 15 0, p0x7f9f35871df8;  alias, 0 drivers, strength-aware
v0x600000329200_0 .net "mem_in", 15 0, L_0x6000001cdcc0;  alias, 1 drivers
v0x600000329290_0 .net8 "mem_out", 15 0, p0x7f9f35876968;  alias, 0 drivers, strength-aware
v0x600000329320_0 .net "newPC_in", 15 0, o0x7f9f3587a538;  alias, 0 drivers
v0x6000003293b0_0 .net8 "newPC_out", 15 0, p0x7f9f3587a4d8;  alias, 0 drivers, strength-aware
v0x600000329440_0 .net8 "oldPC_in", 15 0, p0x7f9f3587e0a8;  alias, 0 drivers, strength-aware
v0x6000003294d0_0 .net8 "oldPC_out", 15 0, p0x7f9f3587e048;  alias, 0 drivers, strength-aware
v0x600000329560_0 .net "reg_dest_in", 3 0, L_0x600000173f20;  alias, 1 drivers
v0x6000003295f0_0 .net "reg_dest_out", 3 0, L_0x6000001c24e0;  alias, 1 drivers
v0x600000329680_0 .net "rst", 0 0, L_0x600001b39b20;  1 drivers
L_0x7f9f37334020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000329710_0 .net "wen", 0 0, L_0x7f9f37334020;  1 drivers
L_0x6000001c24e0 .concat [ 1 1 1 1], v0x600000323f00_0, v0x6000003282d0_0, v0x600000328630_0, v0x600000328990_0;
L_0x6000001c2580 .part L_0x600000173f20, 0, 1;
L_0x6000001c2620 .part L_0x600000173f20, 1, 1;
L_0x6000001c26c0 .part L_0x600000173f20, 2, 1;
L_0x6000001c2760 .part L_0x600000173f20, 3, 1;
S_0x7f9f35ce72b0 .scope module, "ALUresult_reg" "Register" 15 47, 14 100 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000300000_0 .net8 "Bitline1", 15 0, p0x7f9f3586dc88;  alias, 0 drivers, strength-aware
o0x7f9f3586dcb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cf00 .island tran;
p0x7f9f3586dcb8 .port I0x60000310cf00, o0x7f9f3586dcb8;
v0x600000300090_0 .net8 "Bitline2", 15 0, p0x7f9f3586dcb8;  0 drivers, strength-aware
v0x600000300120_0 .net8 "D", 15 0, p0x7f9f3586dce8;  alias, 0 drivers, strength-aware
L_0x7f9f37333e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003001b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  1 drivers
L_0x7f9f37333eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000300240_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  1 drivers
v0x6000003002d0_0 .net "WriteReg", 0 0, L_0x7f9f37334020;  alias, 1 drivers
v0x600000300360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003003f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
L_0x6000001c3c00 .part p0x7f9f3586dce8, 0, 1;
L_0x6000001c3ca0 .part p0x7f9f3586dce8, 1, 1;
L_0x6000001c3d40 .part p0x7f9f3586dce8, 2, 1;
L_0x6000001c3de0 .part p0x7f9f3586dce8, 3, 1;
L_0x6000001c3e80 .part p0x7f9f3586dce8, 4, 1;
L_0x6000001c3f20 .part p0x7f9f3586dce8, 5, 1;
L_0x6000001c7e80 .part p0x7f9f3586dce8, 6, 1;
L_0x6000001cc000 .part p0x7f9f3586dce8, 7, 1;
L_0x6000001cc0a0 .part p0x7f9f3586dce8, 8, 1;
L_0x6000001cc140 .part p0x7f9f3586dce8, 9, 1;
L_0x6000001cc1e0 .part p0x7f9f3586dce8, 10, 1;
L_0x6000001cc280 .part p0x7f9f3586dce8, 11, 1;
L_0x6000001cc320 .part p0x7f9f3586dce8, 12, 1;
L_0x6000001cc3c0 .part p0x7f9f3586dce8, 13, 1;
L_0x6000001cc460 .part p0x7f9f3586dce8, 14, 1;
L_0x6000001cc500 .part p0x7f9f3586dce8, 15, 1;
p0x7f9f3586a4a8 .port I0x60000310cee0, L_0x600001b29e30;
 .tranvp 16 1 0, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586a4a8;
p0x7f9f3586a898 .port I0x60000310cee0, L_0x600001b29f10;
 .tranvp 16 1 1, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586a898;
p0x7f9f3586ac28 .port I0x60000310cee0, L_0x600001b29ff0;
 .tranvp 16 1 2, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586ac28;
p0x7f9f3586afb8 .port I0x60000310cee0, L_0x600001b2a0d0;
 .tranvp 16 1 3, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586afb8;
p0x7f9f3586b348 .port I0x60000310cee0, L_0x600001b2a1b0;
 .tranvp 16 1 4, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586b348;
p0x7f9f3586b6d8 .port I0x60000310cee0, L_0x600001b2a290;
 .tranvp 16 1 5, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586b6d8;
p0x7f9f3586ba68 .port I0x60000310cee0, L_0x600001b2a370;
 .tranvp 16 1 6, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586ba68;
p0x7f9f3586bdf8 .port I0x60000310cee0, L_0x600001b2a450;
 .tranvp 16 1 7, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586bdf8;
p0x7f9f3586c188 .port I0x60000310cee0, L_0x600001b2a530;
 .tranvp 16 1 8, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586c188;
p0x7f9f3586c518 .port I0x60000310cee0, L_0x600001b2a610;
 .tranvp 16 1 9, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586c518;
p0x7f9f3586c8a8 .port I0x60000310cee0, L_0x600001b2a6f0;
 .tranvp 16 1 10, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586c8a8;
p0x7f9f3586cc38 .port I0x60000310cee0, L_0x600001b2a7d0;
 .tranvp 16 1 11, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586cc38;
p0x7f9f3586cfc8 .port I0x60000310cee0, L_0x600001b2a8b0;
 .tranvp 16 1 12, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586cfc8;
p0x7f9f3586d358 .port I0x60000310cee0, L_0x600001b2a990;
 .tranvp 16 1 13, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586d358;
p0x7f9f3586d6e8 .port I0x60000310cee0, L_0x600001b2aa70;
 .tranvp 16 1 14, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586d6e8;
p0x7f9f3586da78 .port I0x60000310cee0, L_0x600001b2ab50;
 .tranvp 16 1 15, I0x60000310cee0, p0x7f9f3586dc88 p0x7f9f3586da78;
p0x7f9f3586a4d8 .port I0x60000310cf00, L_0x600001b29ea0;
 .tranvp 16 1 0, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586a4d8;
p0x7f9f3586a8c8 .port I0x60000310cf00, L_0x600001b29f80;
 .tranvp 16 1 1, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586a8c8;
p0x7f9f3586ac58 .port I0x60000310cf00, L_0x600001b2a060;
 .tranvp 16 1 2, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586ac58;
p0x7f9f3586afe8 .port I0x60000310cf00, L_0x600001b2a140;
 .tranvp 16 1 3, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586afe8;
p0x7f9f3586b378 .port I0x60000310cf00, L_0x600001b2a220;
 .tranvp 16 1 4, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586b378;
p0x7f9f3586b708 .port I0x60000310cf00, L_0x600001b2a300;
 .tranvp 16 1 5, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586b708;
p0x7f9f3586ba98 .port I0x60000310cf00, L_0x600001b2a3e0;
 .tranvp 16 1 6, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586ba98;
p0x7f9f3586be28 .port I0x60000310cf00, L_0x600001b2a4c0;
 .tranvp 16 1 7, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586be28;
p0x7f9f3586c1b8 .port I0x60000310cf00, L_0x600001b2a5a0;
 .tranvp 16 1 8, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586c1b8;
p0x7f9f3586c548 .port I0x60000310cf00, L_0x600001b2a680;
 .tranvp 16 1 9, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586c548;
p0x7f9f3586c8d8 .port I0x60000310cf00, L_0x600001b2a760;
 .tranvp 16 1 10, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586c8d8;
p0x7f9f3586cc68 .port I0x60000310cf00, L_0x600001b2a840;
 .tranvp 16 1 11, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586cc68;
p0x7f9f3586cff8 .port I0x60000310cf00, L_0x600001b2a920;
 .tranvp 16 1 12, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586cff8;
p0x7f9f3586d388 .port I0x60000310cf00, L_0x600001b2aa00;
 .tranvp 16 1 13, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586d388;
p0x7f9f3586d718 .port I0x60000310cf00, L_0x600001b2aae0;
 .tranvp 16 1 14, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586d718;
p0x7f9f3586daa8 .port I0x60000310cf00, L_0x600001b2abc0;
 .tranvp 16 1 15, I0x60000310cf00, p0x7f9f3586dcb8 p0x7f9f3586daa8;
S_0x7f9f35ce7420 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29e30 .functor BUFT 1, v0x60000031f0f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586a568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29ea0 .functor BUFT 1, o0x7f9f3586a568, C4<0>, C4<0>, C4<0>;
v0x60000031f210_0 .net8 "Bitline1", 0 0, p0x7f9f3586a4a8;  1 drivers, strength-aware
v0x60000031f2a0_0 .net8 "Bitline2", 0 0, p0x7f9f3586a4d8;  1 drivers, strength-aware
v0x60000031f330_0 .net "D", 0 0, L_0x6000001c3c00;  1 drivers
v0x60000031f3c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031f450_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031f4e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031f570_0 name=_ivl_4
v0x60000031f600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031f690_0 .net "dffOut", 0 0, v0x60000031f0f0_0;  1 drivers
v0x60000031f720_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ce6d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce7420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031eeb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031ef40_0 .net "d", 0 0, L_0x6000001c3c00;  alias, 1 drivers
v0x60000031efd0_0 .net "q", 0 0, v0x60000031f0f0_0;  alias, 1 drivers
v0x60000031f060_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000031f0f0_0 .var "state", 0 0;
v0x60000031f180_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ce6ed0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29f10 .functor BUFT 1, v0x60000031f9f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586a8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29f80 .functor BUFT 1, o0x7f9f3586a8f8, C4<0>, C4<0>, C4<0>;
v0x60000031fb10_0 .net8 "Bitline1", 0 0, p0x7f9f3586a898;  1 drivers, strength-aware
v0x60000031fba0_0 .net8 "Bitline2", 0 0, p0x7f9f3586a8c8;  1 drivers, strength-aware
v0x60000031fc30_0 .net "D", 0 0, L_0x6000001c3ca0;  1 drivers
v0x60000031fcc0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031fd50_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031fde0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031fe70_0 name=_ivl_4
v0x60000031ff00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000318000_0 .net "dffOut", 0 0, v0x60000031f9f0_0;  1 drivers
v0x600000318090_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ce6810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce6ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031f7b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031f840_0 .net "d", 0 0, L_0x6000001c3ca0;  alias, 1 drivers
v0x60000031f8d0_0 .net "q", 0 0, v0x60000031f9f0_0;  alias, 1 drivers
v0x60000031f960_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000031f9f0_0 .var "state", 0 0;
v0x60000031fa80_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ce6980 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29ff0 .functor BUFT 1, v0x600000318360_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586ac88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a060 .functor BUFT 1, o0x7f9f3586ac88, C4<0>, C4<0>, C4<0>;
v0x600000318480_0 .net8 "Bitline1", 0 0, p0x7f9f3586ac28;  1 drivers, strength-aware
v0x600000318510_0 .net8 "Bitline2", 0 0, p0x7f9f3586ac58;  1 drivers, strength-aware
v0x6000003185a0_0 .net "D", 0 0, L_0x6000001c3d40;  1 drivers
v0x600000318630_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x6000003186c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000318750_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003187e0_0 name=_ivl_4
v0x600000318870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000318900_0 .net "dffOut", 0 0, v0x600000318360_0;  1 drivers
v0x600000318990_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ce62c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce6980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000318120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003181b0_0 .net "d", 0 0, L_0x6000001c3d40;  alias, 1 drivers
v0x600000318240_0 .net "q", 0 0, v0x600000318360_0;  alias, 1 drivers
v0x6000003182d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000318360_0 .var "state", 0 0;
v0x6000003183f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ce6430 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a0d0 .functor BUFT 1, v0x600000318c60_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586b018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a140 .functor BUFT 1, o0x7f9f3586b018, C4<0>, C4<0>, C4<0>;
v0x600000318d80_0 .net8 "Bitline1", 0 0, p0x7f9f3586afb8;  1 drivers, strength-aware
v0x600000318e10_0 .net8 "Bitline2", 0 0, p0x7f9f3586afe8;  1 drivers, strength-aware
v0x600000318ea0_0 .net "D", 0 0, L_0x6000001c3de0;  1 drivers
v0x600000318f30_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000318fc0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000319050_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003190e0_0 name=_ivl_4
v0x600000319170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000319200_0 .net "dffOut", 0 0, v0x600000318c60_0;  1 drivers
v0x600000319290_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1a9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ce6430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000318a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000318ab0_0 .net "d", 0 0, L_0x6000001c3de0;  alias, 1 drivers
v0x600000318b40_0 .net "q", 0 0, v0x600000318c60_0;  alias, 1 drivers
v0x600000318bd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000318c60_0 .var "state", 0 0;
v0x600000318cf0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1ab50 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a1b0 .functor BUFT 1, v0x600000319560_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586b3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a220 .functor BUFT 1, o0x7f9f3586b3a8, C4<0>, C4<0>, C4<0>;
v0x600000319680_0 .net8 "Bitline1", 0 0, p0x7f9f3586b348;  1 drivers, strength-aware
v0x600000319710_0 .net8 "Bitline2", 0 0, p0x7f9f3586b378;  1 drivers, strength-aware
v0x6000003197a0_0 .net "D", 0 0, L_0x6000001c3e80;  1 drivers
v0x600000319830_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x6000003198c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000319950_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003199e0_0 name=_ivl_4
v0x600000319a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000319b00_0 .net "dffOut", 0 0, v0x600000319560_0;  1 drivers
v0x600000319b90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1acc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1ab50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000319320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003193b0_0 .net "d", 0 0, L_0x6000001c3e80;  alias, 1 drivers
v0x600000319440_0 .net "q", 0 0, v0x600000319560_0;  alias, 1 drivers
v0x6000003194d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000319560_0 .var "state", 0 0;
v0x6000003195f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1ae30 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a290 .functor BUFT 1, v0x600000319e60_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586b738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a300 .functor BUFT 1, o0x7f9f3586b738, C4<0>, C4<0>, C4<0>;
v0x600000319f80_0 .net8 "Bitline1", 0 0, p0x7f9f3586b6d8;  1 drivers, strength-aware
v0x60000031a010_0 .net8 "Bitline2", 0 0, p0x7f9f3586b708;  1 drivers, strength-aware
v0x60000031a0a0_0 .net "D", 0 0, L_0x6000001c3f20;  1 drivers
v0x60000031a130_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031a1c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031a250_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031a2e0_0 name=_ivl_4
v0x60000031a370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031a400_0 .net "dffOut", 0 0, v0x600000319e60_0;  1 drivers
v0x60000031a490_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1afa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1ae30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000319c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000319cb0_0 .net "d", 0 0, L_0x6000001c3f20;  alias, 1 drivers
v0x600000319d40_0 .net "q", 0 0, v0x600000319e60_0;  alias, 1 drivers
v0x600000319dd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000319e60_0 .var "state", 0 0;
v0x600000319ef0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1b110 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a370 .functor BUFT 1, v0x60000031a760_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586bac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a3e0 .functor BUFT 1, o0x7f9f3586bac8, C4<0>, C4<0>, C4<0>;
v0x60000031a880_0 .net8 "Bitline1", 0 0, p0x7f9f3586ba68;  1 drivers, strength-aware
v0x60000031a910_0 .net8 "Bitline2", 0 0, p0x7f9f3586ba98;  1 drivers, strength-aware
v0x60000031a9a0_0 .net "D", 0 0, L_0x6000001c7e80;  1 drivers
v0x60000031aa30_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031aac0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031ab50_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031abe0_0 name=_ivl_4
v0x60000031ac70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031ad00_0 .net "dffOut", 0 0, v0x60000031a760_0;  1 drivers
v0x60000031ad90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1b280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1b110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031a520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031a5b0_0 .net "d", 0 0, L_0x6000001c7e80;  alias, 1 drivers
v0x60000031a640_0 .net "q", 0 0, v0x60000031a760_0;  alias, 1 drivers
v0x60000031a6d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000031a760_0 .var "state", 0 0;
v0x60000031a7f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1b3f0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a450 .functor BUFT 1, v0x60000031b060_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586be58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a4c0 .functor BUFT 1, o0x7f9f3586be58, C4<0>, C4<0>, C4<0>;
v0x60000031b180_0 .net8 "Bitline1", 0 0, p0x7f9f3586bdf8;  1 drivers, strength-aware
v0x60000031b210_0 .net8 "Bitline2", 0 0, p0x7f9f3586be28;  1 drivers, strength-aware
v0x60000031b2a0_0 .net "D", 0 0, L_0x6000001cc000;  1 drivers
v0x60000031b330_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031b3c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031b450_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031b4e0_0 name=_ivl_4
v0x60000031b570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031b600_0 .net "dffOut", 0 0, v0x60000031b060_0;  1 drivers
v0x60000031b690_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1b560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1b3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031ae20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031aeb0_0 .net "d", 0 0, L_0x6000001cc000;  alias, 1 drivers
v0x60000031af40_0 .net "q", 0 0, v0x60000031b060_0;  alias, 1 drivers
v0x60000031afd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000031b060_0 .var "state", 0 0;
v0x60000031b0f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1b6d0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a530 .functor BUFT 1, v0x60000031b960_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586c1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a5a0 .functor BUFT 1, o0x7f9f3586c1e8, C4<0>, C4<0>, C4<0>;
v0x60000031ba80_0 .net8 "Bitline1", 0 0, p0x7f9f3586c188;  1 drivers, strength-aware
v0x60000031bb10_0 .net8 "Bitline2", 0 0, p0x7f9f3586c1b8;  1 drivers, strength-aware
v0x60000031bba0_0 .net "D", 0 0, L_0x6000001cc0a0;  1 drivers
v0x60000031bc30_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x60000031bcc0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x60000031bd50_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000031bde0_0 name=_ivl_4
v0x60000031be70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031bf00_0 .net "dffOut", 0 0, v0x60000031b960_0;  1 drivers
v0x600000304000_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1b840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1b6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000031b720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000031b7b0_0 .net "d", 0 0, L_0x6000001cc0a0;  alias, 1 drivers
v0x60000031b840_0 .net "q", 0 0, v0x60000031b960_0;  alias, 1 drivers
v0x60000031b8d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000031b960_0 .var "state", 0 0;
v0x60000031b9f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1bdb0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a610 .functor BUFT 1, v0x6000003042d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586c578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a680 .functor BUFT 1, o0x7f9f3586c578, C4<0>, C4<0>, C4<0>;
v0x6000003043f0_0 .net8 "Bitline1", 0 0, p0x7f9f3586c518;  1 drivers, strength-aware
v0x600000304480_0 .net8 "Bitline2", 0 0, p0x7f9f3586c548;  1 drivers, strength-aware
v0x600000304510_0 .net "D", 0 0, L_0x6000001cc140;  1 drivers
v0x6000003045a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000304630_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x6000003046c0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000304750_0 name=_ivl_4
v0x6000003047e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000304870_0 .net "dffOut", 0 0, v0x6000003042d0_0;  1 drivers
v0x600000304900_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1bf20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1bdb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000304090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000304120_0 .net "d", 0 0, L_0x6000001cc140;  alias, 1 drivers
v0x6000003041b0_0 .net "q", 0 0, v0x6000003042d0_0;  alias, 1 drivers
v0x600000304240_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003042d0_0 .var "state", 0 0;
v0x600000304360_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1c090 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a6f0 .functor BUFT 1, v0x600000304bd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586c908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a760 .functor BUFT 1, o0x7f9f3586c908, C4<0>, C4<0>, C4<0>;
v0x600000304cf0_0 .net8 "Bitline1", 0 0, p0x7f9f3586c8a8;  1 drivers, strength-aware
v0x600000304d80_0 .net8 "Bitline2", 0 0, p0x7f9f3586c8d8;  1 drivers, strength-aware
v0x600000304e10_0 .net "D", 0 0, L_0x6000001cc1e0;  1 drivers
v0x600000304ea0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000304f30_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000304fc0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000305050_0 name=_ivl_4
v0x6000003050e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000305170_0 .net "dffOut", 0 0, v0x600000304bd0_0;  1 drivers
v0x600000305200_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1c200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1c090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000304990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000304a20_0 .net "d", 0 0, L_0x6000001cc1e0;  alias, 1 drivers
v0x600000304ab0_0 .net "q", 0 0, v0x600000304bd0_0;  alias, 1 drivers
v0x600000304b40_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000304bd0_0 .var "state", 0 0;
v0x600000304c60_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1c370 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a7d0 .functor BUFT 1, v0x6000003054d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586cc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a840 .functor BUFT 1, o0x7f9f3586cc98, C4<0>, C4<0>, C4<0>;
v0x6000003055f0_0 .net8 "Bitline1", 0 0, p0x7f9f3586cc38;  1 drivers, strength-aware
v0x600000305680_0 .net8 "Bitline2", 0 0, p0x7f9f3586cc68;  1 drivers, strength-aware
v0x600000305710_0 .net "D", 0 0, L_0x6000001cc280;  1 drivers
v0x6000003057a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000305830_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x6000003058c0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000305950_0 name=_ivl_4
v0x6000003059e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000305a70_0 .net "dffOut", 0 0, v0x6000003054d0_0;  1 drivers
v0x600000305b00_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1c4e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1c370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000305290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000305320_0 .net "d", 0 0, L_0x6000001cc280;  alias, 1 drivers
v0x6000003053b0_0 .net "q", 0 0, v0x6000003054d0_0;  alias, 1 drivers
v0x600000305440_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003054d0_0 .var "state", 0 0;
v0x600000305560_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1c650 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a8b0 .functor BUFT 1, v0x600000305dd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586d028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2a920 .functor BUFT 1, o0x7f9f3586d028, C4<0>, C4<0>, C4<0>;
v0x600000305ef0_0 .net8 "Bitline1", 0 0, p0x7f9f3586cfc8;  1 drivers, strength-aware
v0x600000305f80_0 .net8 "Bitline2", 0 0, p0x7f9f3586cff8;  1 drivers, strength-aware
v0x600000306010_0 .net "D", 0 0, L_0x6000001cc320;  1 drivers
v0x6000003060a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000306130_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x6000003061c0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000306250_0 name=_ivl_4
v0x6000003062e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000306370_0 .net "dffOut", 0 0, v0x600000305dd0_0;  1 drivers
v0x600000306400_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1c7c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000305b90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000305c20_0 .net "d", 0 0, L_0x6000001cc320;  alias, 1 drivers
v0x600000305cb0_0 .net "q", 0 0, v0x600000305dd0_0;  alias, 1 drivers
v0x600000305d40_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000305dd0_0 .var "state", 0 0;
v0x600000305e60_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1c930 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2a990 .functor BUFT 1, v0x6000003066d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586d3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2aa00 .functor BUFT 1, o0x7f9f3586d3b8, C4<0>, C4<0>, C4<0>;
v0x6000003067f0_0 .net8 "Bitline1", 0 0, p0x7f9f3586d358;  1 drivers, strength-aware
v0x600000306880_0 .net8 "Bitline2", 0 0, p0x7f9f3586d388;  1 drivers, strength-aware
v0x600000306910_0 .net "D", 0 0, L_0x6000001cc3c0;  1 drivers
v0x6000003069a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000306a30_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000306ac0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000306b50_0 name=_ivl_4
v0x600000306be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000306c70_0 .net "dffOut", 0 0, v0x6000003066d0_0;  1 drivers
v0x600000306d00_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1caa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1c930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000306490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000306520_0 .net "d", 0 0, L_0x6000001cc3c0;  alias, 1 drivers
v0x6000003065b0_0 .net "q", 0 0, v0x6000003066d0_0;  alias, 1 drivers
v0x600000306640_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003066d0_0 .var "state", 0 0;
v0x600000306760_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1cc10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2aa70 .functor BUFT 1, v0x600000306fd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586d748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2aae0 .functor BUFT 1, o0x7f9f3586d748, C4<0>, C4<0>, C4<0>;
v0x6000003070f0_0 .net8 "Bitline1", 0 0, p0x7f9f3586d6e8;  1 drivers, strength-aware
v0x600000307180_0 .net8 "Bitline2", 0 0, p0x7f9f3586d718;  1 drivers, strength-aware
v0x600000307210_0 .net "D", 0 0, L_0x6000001cc460;  1 drivers
v0x6000003072a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000307330_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x6000003073c0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000307450_0 name=_ivl_4
v0x6000003074e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000307570_0 .net "dffOut", 0 0, v0x600000306fd0_0;  1 drivers
v0x600000307600_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1cd80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1cc10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000306d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000306e20_0 .net "d", 0 0, L_0x6000001cc460;  alias, 1 drivers
v0x600000306eb0_0 .net "q", 0 0, v0x600000306fd0_0;  alias, 1 drivers
v0x600000306f40_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000306fd0_0 .var "state", 0 0;
v0x600000307060_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1cef0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ce72b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ab50 .functor BUFT 1, v0x6000003078d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586dad8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2abc0 .functor BUFT 1, o0x7f9f3586dad8, C4<0>, C4<0>, C4<0>;
v0x6000003079f0_0 .net8 "Bitline1", 0 0, p0x7f9f3586da78;  1 drivers, strength-aware
v0x600000307a80_0 .net8 "Bitline2", 0 0, p0x7f9f3586daa8;  1 drivers, strength-aware
v0x600000307b10_0 .net "D", 0 0, L_0x6000001cc500;  1 drivers
v0x600000307ba0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333e70;  alias, 1 drivers
v0x600000307c30_0 .net "ReadEnable2", 0 0, L_0x7f9f37333eb8;  alias, 1 drivers
v0x600000307cc0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000307d50_0 name=_ivl_4
v0x600000307de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000307e70_0 .net "dffOut", 0 0, v0x6000003078d0_0;  1 drivers
v0x600000307f00_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1d060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1cef0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000307690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000307720_0 .net "d", 0 0, L_0x6000001cc500;  alias, 1 drivers
v0x6000003077b0_0 .net "q", 0 0, v0x6000003078d0_0;  alias, 1 drivers
v0x600000307840_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003078d0_0 .var "state", 0 0;
v0x600000307960_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1b9b0 .scope module, "MemtoReg_dff" "dff" 15 33, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000300510_0 .net "d", 0 0, L_0x600001b7d8f0;  alias, 1 drivers
v0x6000003005a0_0 .net "q", 0 0, v0x6000003006c0_0;  alias, 1 drivers
v0x600000300630_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003006c0_0 .var "state", 0 0;
v0x600000300750_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1bb20 .scope module, "RegWrite_dff" "dff" 15 34, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003007e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000300870_0 .net "d", 0 0, v0x6000003d3960_0;  alias, 1 drivers
v0x600000300900_0 .net "q", 0 0, v0x600000300a20_0;  alias, 1 drivers
v0x600000300990_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000300a20_0 .var "state", 0 0;
v0x600000300ab0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1d5d0 .scope module, "SavePC_dff" "dff" 15 35, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000300bd0_0 .net "d", 0 0, L_0x600001b7d960;  alias, 1 drivers
v0x600000300c60_0 .net "q", 0 0, v0x600000300d80_0;  alias, 1 drivers
v0x600000300cf0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000300d80_0 .var "state", 0 0;
v0x600000300e10_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1d740 .scope module, "halt_dff" "dff" 15 32, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000300ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000300f30_0 .net "d", 0 0, L_0x600001b7d9d0;  alias, 1 drivers
v0x600000300fc0_0 .net "q", 0 0, v0x6000003010e0_0;  alias, 1 drivers
v0x600000301050_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003010e0_0 .var "state", 0 0;
v0x600000301170_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1d8b0 .scope module, "instruction_reg" "Register" 15 41, 14 100 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000030a2e0_0 .net8 "Bitline1", 15 0, p0x7f9f35871df8;  alias, 0 drivers, strength-aware
o0x7f9f35871e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cdc0 .island tran;
p0x7f9f35871e28 .port I0x60000310cdc0, o0x7f9f35871e28;
v0x60000030a370_0 .net8 "Bitline2", 15 0, p0x7f9f35871e28;  0 drivers, strength-aware
v0x60000030a400_0 .net8 "D", 15 0, p0x7f9f35871e58;  alias, 0 drivers, strength-aware
L_0x7f9f37333d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000030a490_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  1 drivers
L_0x7f9f37333d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000030a520_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  1 drivers
v0x60000030a5b0_0 .net "WriteReg", 0 0, L_0x7f9f37334020;  alias, 1 drivers
v0x60000030a640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030a6d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
L_0x6000001c2800 .part p0x7f9f35871e58, 0, 1;
L_0x6000001c28a0 .part p0x7f9f35871e58, 1, 1;
L_0x6000001c2940 .part p0x7f9f35871e58, 2, 1;
L_0x6000001c29e0 .part p0x7f9f35871e58, 3, 1;
L_0x6000001c2a80 .part p0x7f9f35871e58, 4, 1;
L_0x6000001c2b20 .part p0x7f9f35871e58, 5, 1;
L_0x6000001c2bc0 .part p0x7f9f35871e58, 6, 1;
L_0x6000001c2c60 .part p0x7f9f35871e58, 7, 1;
L_0x6000001c2d00 .part p0x7f9f35871e58, 8, 1;
L_0x6000001c2da0 .part p0x7f9f35871e58, 9, 1;
L_0x6000001c2e40 .part p0x7f9f35871e58, 10, 1;
L_0x6000001c2ee0 .part p0x7f9f35871e58, 11, 1;
L_0x6000001c2f80 .part p0x7f9f35871e58, 12, 1;
L_0x6000001c3020 .part p0x7f9f35871e58, 13, 1;
L_0x6000001c30c0 .part p0x7f9f35871e58, 14, 1;
L_0x6000001c3160 .part p0x7f9f35871e58, 15, 1;
p0x7f9f3586e618 .port I0x60000310cd20, L_0x600001b28230;
 .tranvp 16 1 0, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586e618;
p0x7f9f3586ea08 .port I0x60000310cd20, L_0x600001b28310;
 .tranvp 16 1 1, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586ea08;
p0x7f9f3586ed98 .port I0x60000310cd20, L_0x600001b283f0;
 .tranvp 16 1 2, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586ed98;
p0x7f9f3586f128 .port I0x60000310cd20, L_0x600001b284d0;
 .tranvp 16 1 3, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586f128;
p0x7f9f3586f4b8 .port I0x60000310cd20, L_0x600001b285b0;
 .tranvp 16 1 4, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586f4b8;
p0x7f9f3586f848 .port I0x60000310cd20, L_0x600001b28690;
 .tranvp 16 1 5, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586f848;
p0x7f9f3586fbd8 .port I0x60000310cd20, L_0x600001b28770;
 .tranvp 16 1 6, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586fbd8;
p0x7f9f3586ff68 .port I0x60000310cd20, L_0x600001b28850;
 .tranvp 16 1 7, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f3586ff68;
p0x7f9f358702f8 .port I0x60000310cd20, L_0x600001b28930;
 .tranvp 16 1 8, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f358702f8;
p0x7f9f35870688 .port I0x60000310cd20, L_0x600001b28a10;
 .tranvp 16 1 9, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35870688;
p0x7f9f35870a18 .port I0x60000310cd20, L_0x600001b28af0;
 .tranvp 16 1 10, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35870a18;
p0x7f9f35870da8 .port I0x60000310cd20, L_0x600001b28bd0;
 .tranvp 16 1 11, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35870da8;
p0x7f9f35871138 .port I0x60000310cd20, L_0x600001b28cb0;
 .tranvp 16 1 12, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35871138;
p0x7f9f358714c8 .port I0x60000310cd20, L_0x600001b28d90;
 .tranvp 16 1 13, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f358714c8;
p0x7f9f35871858 .port I0x60000310cd20, L_0x600001b28e70;
 .tranvp 16 1 14, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35871858;
p0x7f9f35871be8 .port I0x60000310cd20, L_0x600001b28f50;
 .tranvp 16 1 15, I0x60000310cd20, p0x7f9f35871df8 p0x7f9f35871be8;
p0x7f9f3586e648 .port I0x60000310cdc0, L_0x600001b282a0;
 .tranvp 16 1 0, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586e648;
p0x7f9f3586ea38 .port I0x60000310cdc0, L_0x600001b28380;
 .tranvp 16 1 1, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586ea38;
p0x7f9f3586edc8 .port I0x60000310cdc0, L_0x600001b28460;
 .tranvp 16 1 2, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586edc8;
p0x7f9f3586f158 .port I0x60000310cdc0, L_0x600001b28540;
 .tranvp 16 1 3, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586f158;
p0x7f9f3586f4e8 .port I0x60000310cdc0, L_0x600001b28620;
 .tranvp 16 1 4, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586f4e8;
p0x7f9f3586f878 .port I0x60000310cdc0, L_0x600001b28700;
 .tranvp 16 1 5, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586f878;
p0x7f9f3586fc08 .port I0x60000310cdc0, L_0x600001b287e0;
 .tranvp 16 1 6, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586fc08;
p0x7f9f3586ff98 .port I0x60000310cdc0, L_0x600001b288c0;
 .tranvp 16 1 7, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f3586ff98;
p0x7f9f35870328 .port I0x60000310cdc0, L_0x600001b289a0;
 .tranvp 16 1 8, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35870328;
p0x7f9f358706b8 .port I0x60000310cdc0, L_0x600001b28a80;
 .tranvp 16 1 9, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f358706b8;
p0x7f9f35870a48 .port I0x60000310cdc0, L_0x600001b28b60;
 .tranvp 16 1 10, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35870a48;
p0x7f9f35870dd8 .port I0x60000310cdc0, L_0x600001b28c40;
 .tranvp 16 1 11, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35870dd8;
p0x7f9f35871168 .port I0x60000310cdc0, L_0x600001b28d20;
 .tranvp 16 1 12, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35871168;
p0x7f9f358714f8 .port I0x60000310cdc0, L_0x600001b28e00;
 .tranvp 16 1 13, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f358714f8;
p0x7f9f35871888 .port I0x60000310cdc0, L_0x600001b28ee0;
 .tranvp 16 1 14, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35871888;
p0x7f9f35871c18 .port I0x60000310cdc0, L_0x600001b28fc0;
 .tranvp 16 1 15, I0x60000310cdc0, p0x7f9f35871e28 p0x7f9f35871c18;
S_0x7f9f35f1da20 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28230 .functor BUFT 1, v0x600000301440_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586e6d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b282a0 .functor BUFT 1, o0x7f9f3586e6d8, C4<0>, C4<0>, C4<0>;
v0x600000301560_0 .net8 "Bitline1", 0 0, p0x7f9f3586e618;  1 drivers, strength-aware
v0x6000003015f0_0 .net8 "Bitline2", 0 0, p0x7f9f3586e648;  1 drivers, strength-aware
v0x600000301680_0 .net "D", 0 0, L_0x6000001c2800;  1 drivers
v0x600000301710_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x6000003017a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000301830_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003018c0_0 name=_ivl_4
v0x600000301950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003019e0_0 .net "dffOut", 0 0, v0x600000301440_0;  1 drivers
v0x600000301a70_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1db90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1da20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000301200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000301290_0 .net "d", 0 0, L_0x6000001c2800;  alias, 1 drivers
v0x600000301320_0 .net "q", 0 0, v0x600000301440_0;  alias, 1 drivers
v0x6000003013b0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000301440_0 .var "state", 0 0;
v0x6000003014d0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1dd00 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28310 .functor BUFT 1, v0x600000301d40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586ea68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28380 .functor BUFT 1, o0x7f9f3586ea68, C4<0>, C4<0>, C4<0>;
v0x600000301e60_0 .net8 "Bitline1", 0 0, p0x7f9f3586ea08;  1 drivers, strength-aware
v0x600000301ef0_0 .net8 "Bitline2", 0 0, p0x7f9f3586ea38;  1 drivers, strength-aware
v0x600000301f80_0 .net "D", 0 0, L_0x6000001c28a0;  1 drivers
v0x600000302010_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x6000003020a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000302130_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003021c0_0 name=_ivl_4
v0x600000302250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003022e0_0 .net "dffOut", 0 0, v0x600000301d40_0;  1 drivers
v0x600000302370_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1de70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1dd00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000301b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000301b90_0 .net "d", 0 0, L_0x6000001c28a0;  alias, 1 drivers
v0x600000301c20_0 .net "q", 0 0, v0x600000301d40_0;  alias, 1 drivers
v0x600000301cb0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000301d40_0 .var "state", 0 0;
v0x600000301dd0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1dfe0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b283f0 .functor BUFT 1, v0x600000302640_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586edf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28460 .functor BUFT 1, o0x7f9f3586edf8, C4<0>, C4<0>, C4<0>;
v0x600000302760_0 .net8 "Bitline1", 0 0, p0x7f9f3586ed98;  1 drivers, strength-aware
v0x6000003027f0_0 .net8 "Bitline2", 0 0, p0x7f9f3586edc8;  1 drivers, strength-aware
v0x600000302880_0 .net "D", 0 0, L_0x6000001c2940;  1 drivers
v0x600000302910_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x6000003029a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000302a30_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000302ac0_0 name=_ivl_4
v0x600000302b50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000302be0_0 .net "dffOut", 0 0, v0x600000302640_0;  1 drivers
v0x600000302c70_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1e150 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1dfe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000302400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000302490_0 .net "d", 0 0, L_0x6000001c2940;  alias, 1 drivers
v0x600000302520_0 .net "q", 0 0, v0x600000302640_0;  alias, 1 drivers
v0x6000003025b0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000302640_0 .var "state", 0 0;
v0x6000003026d0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1e2c0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b284d0 .functor BUFT 1, v0x600000302f40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586f188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28540 .functor BUFT 1, o0x7f9f3586f188, C4<0>, C4<0>, C4<0>;
v0x600000303060_0 .net8 "Bitline1", 0 0, p0x7f9f3586f128;  1 drivers, strength-aware
v0x6000003030f0_0 .net8 "Bitline2", 0 0, p0x7f9f3586f158;  1 drivers, strength-aware
v0x600000303180_0 .net "D", 0 0, L_0x6000001c29e0;  1 drivers
v0x600000303210_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x6000003032a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000303330_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003033c0_0 name=_ivl_4
v0x600000303450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003034e0_0 .net "dffOut", 0 0, v0x600000302f40_0;  1 drivers
v0x600000303570_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1e430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1e2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000302d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000302d90_0 .net "d", 0 0, L_0x6000001c29e0;  alias, 1 drivers
v0x600000302e20_0 .net "q", 0 0, v0x600000302f40_0;  alias, 1 drivers
v0x600000302eb0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000302f40_0 .var "state", 0 0;
v0x600000302fd0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1e5a0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b285b0 .functor BUFT 1, v0x600000303840_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586f518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28620 .functor BUFT 1, o0x7f9f3586f518, C4<0>, C4<0>, C4<0>;
v0x600000303960_0 .net8 "Bitline1", 0 0, p0x7f9f3586f4b8;  1 drivers, strength-aware
v0x6000003039f0_0 .net8 "Bitline2", 0 0, p0x7f9f3586f4e8;  1 drivers, strength-aware
v0x600000303a80_0 .net "D", 0 0, L_0x6000001c2a80;  1 drivers
v0x600000303b10_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x600000303ba0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000303c30_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000303cc0_0 name=_ivl_4
v0x600000303d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000303de0_0 .net "dffOut", 0 0, v0x600000303840_0;  1 drivers
v0x600000303e70_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1e710 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1e5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000303600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000303690_0 .net "d", 0 0, L_0x6000001c2a80;  alias, 1 drivers
v0x600000303720_0 .net "q", 0 0, v0x600000303840_0;  alias, 1 drivers
v0x6000003037b0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000303840_0 .var "state", 0 0;
v0x6000003038d0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1e880 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28690 .functor BUFT 1, v0x60000030c1b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586f8a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28700 .functor BUFT 1, o0x7f9f3586f8a8, C4<0>, C4<0>, C4<0>;
v0x60000030c2d0_0 .net8 "Bitline1", 0 0, p0x7f9f3586f848;  1 drivers, strength-aware
v0x60000030c360_0 .net8 "Bitline2", 0 0, p0x7f9f3586f878;  1 drivers, strength-aware
v0x60000030c3f0_0 .net "D", 0 0, L_0x6000001c2b20;  1 drivers
v0x60000030c480_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030c510_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030c5a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030c630_0 name=_ivl_4
v0x60000030c6c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030c750_0 .net "dffOut", 0 0, v0x60000030c1b0_0;  1 drivers
v0x60000030c7e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1e9f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1e880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000303f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030c000_0 .net "d", 0 0, L_0x6000001c2b20;  alias, 1 drivers
v0x60000030c090_0 .net "q", 0 0, v0x60000030c1b0_0;  alias, 1 drivers
v0x60000030c120_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030c1b0_0 .var "state", 0 0;
v0x60000030c240_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1eb60 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28770 .functor BUFT 1, v0x60000030cab0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586fc38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b287e0 .functor BUFT 1, o0x7f9f3586fc38, C4<0>, C4<0>, C4<0>;
v0x60000030cbd0_0 .net8 "Bitline1", 0 0, p0x7f9f3586fbd8;  1 drivers, strength-aware
v0x60000030cc60_0 .net8 "Bitline2", 0 0, p0x7f9f3586fc08;  1 drivers, strength-aware
v0x60000030ccf0_0 .net "D", 0 0, L_0x6000001c2bc0;  1 drivers
v0x60000030cd80_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030ce10_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030cea0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030cf30_0 name=_ivl_4
v0x60000030cfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030d050_0 .net "dffOut", 0 0, v0x60000030cab0_0;  1 drivers
v0x60000030d0e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1ecd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1eb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030c870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030c900_0 .net "d", 0 0, L_0x6000001c2bc0;  alias, 1 drivers
v0x60000030c990_0 .net "q", 0 0, v0x60000030cab0_0;  alias, 1 drivers
v0x60000030ca20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030cab0_0 .var "state", 0 0;
v0x60000030cb40_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1ee40 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28850 .functor BUFT 1, v0x60000030d3b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3586ffc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b288c0 .functor BUFT 1, o0x7f9f3586ffc8, C4<0>, C4<0>, C4<0>;
v0x60000030d4d0_0 .net8 "Bitline1", 0 0, p0x7f9f3586ff68;  1 drivers, strength-aware
v0x60000030d560_0 .net8 "Bitline2", 0 0, p0x7f9f3586ff98;  1 drivers, strength-aware
v0x60000030d5f0_0 .net "D", 0 0, L_0x6000001c2c60;  1 drivers
v0x60000030d680_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030d710_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030d7a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030d830_0 name=_ivl_4
v0x60000030d8c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030d950_0 .net "dffOut", 0 0, v0x60000030d3b0_0;  1 drivers
v0x60000030d9e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1efb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1ee40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030d170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030d200_0 .net "d", 0 0, L_0x6000001c2c60;  alias, 1 drivers
v0x60000030d290_0 .net "q", 0 0, v0x60000030d3b0_0;  alias, 1 drivers
v0x60000030d320_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030d3b0_0 .var "state", 0 0;
v0x60000030d440_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1f120 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28930 .functor BUFT 1, v0x60000030dcb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35870358 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b289a0 .functor BUFT 1, o0x7f9f35870358, C4<0>, C4<0>, C4<0>;
v0x60000030ddd0_0 .net8 "Bitline1", 0 0, p0x7f9f358702f8;  1 drivers, strength-aware
v0x60000030de60_0 .net8 "Bitline2", 0 0, p0x7f9f35870328;  1 drivers, strength-aware
v0x60000030def0_0 .net "D", 0 0, L_0x6000001c2d00;  1 drivers
v0x60000030df80_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030e010_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030e0a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030e130_0 name=_ivl_4
v0x60000030e1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030e250_0 .net "dffOut", 0 0, v0x60000030dcb0_0;  1 drivers
v0x60000030e2e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1f290 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1f120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030da70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030db00_0 .net "d", 0 0, L_0x6000001c2d00;  alias, 1 drivers
v0x60000030db90_0 .net "q", 0 0, v0x60000030dcb0_0;  alias, 1 drivers
v0x60000030dc20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030dcb0_0 .var "state", 0 0;
v0x60000030dd40_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1f400 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28a10 .functor BUFT 1, v0x60000030e5b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358706e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28a80 .functor BUFT 1, o0x7f9f358706e8, C4<0>, C4<0>, C4<0>;
v0x60000030e6d0_0 .net8 "Bitline1", 0 0, p0x7f9f35870688;  1 drivers, strength-aware
v0x60000030e760_0 .net8 "Bitline2", 0 0, p0x7f9f358706b8;  1 drivers, strength-aware
v0x60000030e7f0_0 .net "D", 0 0, L_0x6000001c2da0;  1 drivers
v0x60000030e880_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030e910_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030e9a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030ea30_0 name=_ivl_4
v0x60000030eac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030eb50_0 .net "dffOut", 0 0, v0x60000030e5b0_0;  1 drivers
v0x60000030ebe0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1f570 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1f400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030e370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030e400_0 .net "d", 0 0, L_0x6000001c2da0;  alias, 1 drivers
v0x60000030e490_0 .net "q", 0 0, v0x60000030e5b0_0;  alias, 1 drivers
v0x60000030e520_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030e5b0_0 .var "state", 0 0;
v0x60000030e640_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1f6e0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28af0 .functor BUFT 1, v0x60000030eeb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35870a78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28b60 .functor BUFT 1, o0x7f9f35870a78, C4<0>, C4<0>, C4<0>;
v0x60000030efd0_0 .net8 "Bitline1", 0 0, p0x7f9f35870a18;  1 drivers, strength-aware
v0x60000030f060_0 .net8 "Bitline2", 0 0, p0x7f9f35870a48;  1 drivers, strength-aware
v0x60000030f0f0_0 .net "D", 0 0, L_0x6000001c2e40;  1 drivers
v0x60000030f180_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030f210_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030f2a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030f330_0 name=_ivl_4
v0x60000030f3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030f450_0 .net "dffOut", 0 0, v0x60000030eeb0_0;  1 drivers
v0x60000030f4e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1f850 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1f6e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030ec70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030ed00_0 .net "d", 0 0, L_0x6000001c2e40;  alias, 1 drivers
v0x60000030ed90_0 .net "q", 0 0, v0x60000030eeb0_0;  alias, 1 drivers
v0x60000030ee20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030eeb0_0 .var "state", 0 0;
v0x60000030ef40_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1f9c0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28bd0 .functor BUFT 1, v0x60000030f7b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35870e08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28c40 .functor BUFT 1, o0x7f9f35870e08, C4<0>, C4<0>, C4<0>;
v0x60000030f8d0_0 .net8 "Bitline1", 0 0, p0x7f9f35870da8;  1 drivers, strength-aware
v0x60000030f960_0 .net8 "Bitline2", 0 0, p0x7f9f35870dd8;  1 drivers, strength-aware
v0x60000030f9f0_0 .net "D", 0 0, L_0x6000001c2ee0;  1 drivers
v0x60000030fa80_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x60000030fb10_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030fba0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030fc30_0 name=_ivl_4
v0x60000030fcc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030fd50_0 .net "dffOut", 0 0, v0x60000030f7b0_0;  1 drivers
v0x60000030fde0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1fb30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1f9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030f570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030f600_0 .net "d", 0 0, L_0x6000001c2ee0;  alias, 1 drivers
v0x60000030f690_0 .net "q", 0 0, v0x60000030f7b0_0;  alias, 1 drivers
v0x60000030f720_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000030f7b0_0 .var "state", 0 0;
v0x60000030f840_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1fca0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28cb0 .functor BUFT 1, v0x600000308120_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35871198 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28d20 .functor BUFT 1, o0x7f9f35871198, C4<0>, C4<0>, C4<0>;
v0x600000308240_0 .net8 "Bitline1", 0 0, p0x7f9f35871138;  1 drivers, strength-aware
v0x6000003082d0_0 .net8 "Bitline2", 0 0, p0x7f9f35871168;  1 drivers, strength-aware
v0x600000308360_0 .net "D", 0 0, L_0x6000001c2f80;  1 drivers
v0x6000003083f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x600000308480_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000308510_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003085a0_0 name=_ivl_4
v0x600000308630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003086c0_0 .net "dffOut", 0 0, v0x600000308120_0;  1 drivers
v0x600000308750_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f1fe10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1fca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030fe70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030ff00_0 .net "d", 0 0, L_0x6000001c2f80;  alias, 1 drivers
v0x600000308000_0 .net "q", 0 0, v0x600000308120_0;  alias, 1 drivers
v0x600000308090_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000308120_0 .var "state", 0 0;
v0x6000003081b0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f1ff80 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28d90 .functor BUFT 1, v0x600000308a20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35871528 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28e00 .functor BUFT 1, o0x7f9f35871528, C4<0>, C4<0>, C4<0>;
v0x600000308b40_0 .net8 "Bitline1", 0 0, p0x7f9f358714c8;  1 drivers, strength-aware
v0x600000308bd0_0 .net8 "Bitline2", 0 0, p0x7f9f358714f8;  1 drivers, strength-aware
v0x600000308c60_0 .net "D", 0 0, L_0x6000001c3020;  1 drivers
v0x600000308cf0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x600000308d80_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000308e10_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000308ea0_0 name=_ivl_4
v0x600000308f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000308fc0_0 .net "dffOut", 0 0, v0x600000308a20_0;  1 drivers
v0x600000309050_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f200f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f1ff80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003087e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000308870_0 .net "d", 0 0, L_0x6000001c3020;  alias, 1 drivers
v0x600000308900_0 .net "q", 0 0, v0x600000308a20_0;  alias, 1 drivers
v0x600000308990_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000308a20_0 .var "state", 0 0;
v0x600000308ab0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f20260 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28e70 .functor BUFT 1, v0x600000309320_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358718b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28ee0 .functor BUFT 1, o0x7f9f358718b8, C4<0>, C4<0>, C4<0>;
v0x600000309440_0 .net8 "Bitline1", 0 0, p0x7f9f35871858;  1 drivers, strength-aware
v0x6000003094d0_0 .net8 "Bitline2", 0 0, p0x7f9f35871888;  1 drivers, strength-aware
v0x600000309560_0 .net "D", 0 0, L_0x6000001c30c0;  1 drivers
v0x6000003095f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x600000309680_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x600000309710_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003097a0_0 name=_ivl_4
v0x600000309830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003098c0_0 .net "dffOut", 0 0, v0x600000309320_0;  1 drivers
v0x600000309950_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f203d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f20260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003090e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000309170_0 .net "d", 0 0, L_0x6000001c30c0;  alias, 1 drivers
v0x600000309200_0 .net "q", 0 0, v0x600000309320_0;  alias, 1 drivers
v0x600000309290_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000309320_0 .var "state", 0 0;
v0x6000003093b0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f20540 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f1d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28f50 .functor BUFT 1, v0x600000309c20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35871c48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28fc0 .functor BUFT 1, o0x7f9f35871c48, C4<0>, C4<0>, C4<0>;
v0x600000309d40_0 .net8 "Bitline1", 0 0, p0x7f9f35871be8;  1 drivers, strength-aware
v0x600000309dd0_0 .net8 "Bitline2", 0 0, p0x7f9f35871c18;  1 drivers, strength-aware
v0x600000309e60_0 .net "D", 0 0, L_0x6000001c3160;  1 drivers
v0x600000309ef0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333d50;  alias, 1 drivers
v0x600000309f80_0 .net "ReadEnable2", 0 0, L_0x7f9f37333d98;  alias, 1 drivers
v0x60000030a010_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030a0a0_0 name=_ivl_4
v0x60000030a130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030a1c0_0 .net "dffOut", 0 0, v0x600000309c20_0;  1 drivers
v0x60000030a250_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f206b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f20540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003099e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000309a70_0 .net "d", 0 0, L_0x6000001c3160;  alias, 1 drivers
v0x600000309b00_0 .net "q", 0 0, v0x600000309c20_0;  alias, 1 drivers
v0x600000309b90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000309c20_0 .var "state", 0 0;
v0x600000309cb0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35f20c20 .scope module, "mem_reg" "Register" 15 44, 14 100 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000333720_0 .net8 "Bitline1", 15 0, p0x7f9f35876968;  alias, 0 drivers, strength-aware
o0x7f9f35876998 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cea0 .island tran;
p0x7f9f35876998 .port I0x60000310cea0, o0x7f9f35876998;
v0x6000003337b0_0 .net8 "Bitline2", 15 0, p0x7f9f35876998;  0 drivers, strength-aware
v0x600000333840_0 .net "D", 15 0, L_0x6000001cdcc0;  alias, 1 drivers
L_0x7f9f37333de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003338d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  1 drivers
L_0x7f9f37333e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000333960_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  1 drivers
v0x6000003339f0_0 .net "WriteReg", 0 0, L_0x7f9f37334020;  alias, 1 drivers
v0x600000333a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000333b10_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
L_0x6000001c3200 .part L_0x6000001cdcc0, 0, 1;
L_0x6000001c32a0 .part L_0x6000001cdcc0, 1, 1;
L_0x6000001c3340 .part L_0x6000001cdcc0, 2, 1;
L_0x6000001c33e0 .part L_0x6000001cdcc0, 3, 1;
L_0x6000001c3480 .part L_0x6000001cdcc0, 4, 1;
L_0x6000001c3520 .part L_0x6000001cdcc0, 5, 1;
L_0x6000001c35c0 .part L_0x6000001cdcc0, 6, 1;
L_0x6000001c3660 .part L_0x6000001cdcc0, 7, 1;
L_0x6000001c3700 .part L_0x6000001cdcc0, 8, 1;
L_0x6000001c37a0 .part L_0x6000001cdcc0, 9, 1;
L_0x6000001c3840 .part L_0x6000001cdcc0, 10, 1;
L_0x6000001c38e0 .part L_0x6000001cdcc0, 11, 1;
L_0x6000001c3980 .part L_0x6000001cdcc0, 12, 1;
L_0x6000001c3a20 .part L_0x6000001cdcc0, 13, 1;
L_0x6000001c3ac0 .part L_0x6000001cdcc0, 14, 1;
L_0x6000001c3b60 .part L_0x6000001cdcc0, 15, 1;
p0x7f9f35873188 .port I0x60000310ce40, L_0x600001b29030;
 .tranvp 16 1 0, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35873188;
p0x7f9f35873578 .port I0x60000310ce40, L_0x600001b29110;
 .tranvp 16 1 1, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35873578;
p0x7f9f35873908 .port I0x60000310ce40, L_0x600001b291f0;
 .tranvp 16 1 2, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35873908;
p0x7f9f35873c98 .port I0x60000310ce40, L_0x600001b292d0;
 .tranvp 16 1 3, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35873c98;
p0x7f9f35874028 .port I0x60000310ce40, L_0x600001b293b0;
 .tranvp 16 1 4, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35874028;
p0x7f9f358743b8 .port I0x60000310ce40, L_0x600001b29490;
 .tranvp 16 1 5, I0x60000310ce40, p0x7f9f35876968 p0x7f9f358743b8;
p0x7f9f35874748 .port I0x60000310ce40, L_0x600001b29570;
 .tranvp 16 1 6, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35874748;
p0x7f9f35874ad8 .port I0x60000310ce40, L_0x600001b29650;
 .tranvp 16 1 7, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35874ad8;
p0x7f9f35874e68 .port I0x60000310ce40, L_0x600001b29730;
 .tranvp 16 1 8, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35874e68;
p0x7f9f358751f8 .port I0x60000310ce40, L_0x600001b29810;
 .tranvp 16 1 9, I0x60000310ce40, p0x7f9f35876968 p0x7f9f358751f8;
p0x7f9f35875588 .port I0x60000310ce40, L_0x600001b298f0;
 .tranvp 16 1 10, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35875588;
p0x7f9f35875918 .port I0x60000310ce40, L_0x600001b299d0;
 .tranvp 16 1 11, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35875918;
p0x7f9f35875ca8 .port I0x60000310ce40, L_0x600001b29ab0;
 .tranvp 16 1 12, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35875ca8;
p0x7f9f35876038 .port I0x60000310ce40, L_0x600001b29b90;
 .tranvp 16 1 13, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35876038;
p0x7f9f358763c8 .port I0x60000310ce40, L_0x600001b29c70;
 .tranvp 16 1 14, I0x60000310ce40, p0x7f9f35876968 p0x7f9f358763c8;
p0x7f9f35876758 .port I0x60000310ce40, L_0x600001b29d50;
 .tranvp 16 1 15, I0x60000310ce40, p0x7f9f35876968 p0x7f9f35876758;
p0x7f9f358731b8 .port I0x60000310cea0, L_0x600001b290a0;
 .tranvp 16 1 0, I0x60000310cea0, p0x7f9f35876998 p0x7f9f358731b8;
p0x7f9f358735a8 .port I0x60000310cea0, L_0x600001b29180;
 .tranvp 16 1 1, I0x60000310cea0, p0x7f9f35876998 p0x7f9f358735a8;
p0x7f9f35873938 .port I0x60000310cea0, L_0x600001b29260;
 .tranvp 16 1 2, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35873938;
p0x7f9f35873cc8 .port I0x60000310cea0, L_0x600001b29340;
 .tranvp 16 1 3, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35873cc8;
p0x7f9f35874058 .port I0x60000310cea0, L_0x600001b29420;
 .tranvp 16 1 4, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35874058;
p0x7f9f358743e8 .port I0x60000310cea0, L_0x600001b29500;
 .tranvp 16 1 5, I0x60000310cea0, p0x7f9f35876998 p0x7f9f358743e8;
p0x7f9f35874778 .port I0x60000310cea0, L_0x600001b295e0;
 .tranvp 16 1 6, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35874778;
p0x7f9f35874b08 .port I0x60000310cea0, L_0x600001b296c0;
 .tranvp 16 1 7, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35874b08;
p0x7f9f35874e98 .port I0x60000310cea0, L_0x600001b297a0;
 .tranvp 16 1 8, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35874e98;
p0x7f9f35875228 .port I0x60000310cea0, L_0x600001b29880;
 .tranvp 16 1 9, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35875228;
p0x7f9f358755b8 .port I0x60000310cea0, L_0x600001b29960;
 .tranvp 16 1 10, I0x60000310cea0, p0x7f9f35876998 p0x7f9f358755b8;
p0x7f9f35875948 .port I0x60000310cea0, L_0x600001b29a40;
 .tranvp 16 1 11, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35875948;
p0x7f9f35875cd8 .port I0x60000310cea0, L_0x600001b29b20;
 .tranvp 16 1 12, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35875cd8;
p0x7f9f35876068 .port I0x60000310cea0, L_0x600001b29c00;
 .tranvp 16 1 13, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35876068;
p0x7f9f358763f8 .port I0x60000310cea0, L_0x600001b29ce0;
 .tranvp 16 1 14, I0x60000310cea0, p0x7f9f35876998 p0x7f9f358763f8;
p0x7f9f35876788 .port I0x60000310cea0, L_0x600001b29dc0;
 .tranvp 16 1 15, I0x60000310cea0, p0x7f9f35876998 p0x7f9f35876788;
S_0x7f9f35f20d90 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29030 .functor BUFT 1, v0x600000257b10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35873248 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b290a0 .functor BUFT 1, o0x7f9f35873248, C4<0>, C4<0>, C4<0>;
v0x600000257720_0 .net8 "Bitline1", 0 0, p0x7f9f35873188;  1 drivers, strength-aware
v0x600000257570_0 .net8 "Bitline2", 0 0, p0x7f9f358731b8;  1 drivers, strength-aware
v0x600000257330_0 .net "D", 0 0, L_0x6000001c3200;  1 drivers
v0x600000257180_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000256f40_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000256d90_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000256b50_0 name=_ivl_4
v0x6000002569a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000256760_0 .net "dffOut", 0 0, v0x600000257b10_0;  1 drivers
v0x6000002565b0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35f20f00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f20d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030a760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030a7f0_0 .net "d", 0 0, L_0x6000001c3200;  alias, 1 drivers
v0x600000257f00_0 .net "q", 0 0, v0x600000257b10_0;  alias, 1 drivers
v0x600000257d50_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000257b10_0 .var "state", 0 0;
v0x600000257960_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ac23f0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29110 .functor BUFT 1, v0x600000255c20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358735d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29180 .functor BUFT 1, o0x7f9f358735d8, C4<0>, C4<0>, C4<0>;
v0x600000255830_0 .net8 "Bitline1", 0 0, p0x7f9f35873578;  1 drivers, strength-aware
v0x6000002555f0_0 .net8 "Bitline2", 0 0, p0x7f9f358735a8;  1 drivers, strength-aware
v0x600000255440_0 .net "D", 0 0, L_0x6000001c32a0;  1 drivers
v0x600000255200_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000255050_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000254e10_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000254c60_0 name=_ivl_4
v0x600000254a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000254870_0 .net "dffOut", 0 0, v0x600000255c20_0;  1 drivers
v0x600000254630_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ac1ea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac23f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000256370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000002561c0_0 .net "d", 0 0, L_0x6000001c32a0;  alias, 1 drivers
v0x600000255f80_0 .net "q", 0 0, v0x600000255c20_0;  alias, 1 drivers
v0x600000255dd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000255c20_0 .var "state", 0 0;
v0x6000002559e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ac1950 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b291f0 .functor BUFT 1, v0x600000254990_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35873968 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29260 .functor BUFT 1, o0x7f9f35873968, C4<0>, C4<0>, C4<0>;
v0x600000254750_0 .net8 "Bitline1", 0 0, p0x7f9f35873908;  1 drivers, strength-aware
v0x600000254510_0 .net8 "Bitline2", 0 0, p0x7f9f35873938;  1 drivers, strength-aware
v0x6000002545a0_0 .net "D", 0 0, L_0x6000001c3340;  1 drivers
v0x6000002542d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000254360_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000254120_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000002541b0_0 name=_ivl_4
v0x600000334000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000334090_0 .net "dffOut", 0 0, v0x600000254990_0;  1 drivers
v0x600000334120_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ac1400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac1950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000254480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000254240_0 .net "d", 0 0, L_0x6000001c3340;  alias, 1 drivers
v0x600000254090_0 .net "q", 0 0, v0x600000254990_0;  alias, 1 drivers
v0x600000254900_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000254990_0 .var "state", 0 0;
v0x6000002546c0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ac0eb0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b292d0 .functor BUFT 1, v0x6000003343f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35873cf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29340 .functor BUFT 1, o0x7f9f35873cf8, C4<0>, C4<0>, C4<0>;
v0x600000334510_0 .net8 "Bitline1", 0 0, p0x7f9f35873c98;  1 drivers, strength-aware
v0x6000003345a0_0 .net8 "Bitline2", 0 0, p0x7f9f35873cc8;  1 drivers, strength-aware
v0x600000334630_0 .net "D", 0 0, L_0x6000001c33e0;  1 drivers
v0x6000003346c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000334750_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x6000003347e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000334870_0 name=_ivl_4
v0x600000334900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000334990_0 .net "dffOut", 0 0, v0x6000003343f0_0;  1 drivers
v0x600000334a20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ac0960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac0eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003341b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000334240_0 .net "d", 0 0, L_0x6000001c33e0;  alias, 1 drivers
v0x6000003342d0_0 .net "q", 0 0, v0x6000003343f0_0;  alias, 1 drivers
v0x600000334360_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003343f0_0 .var "state", 0 0;
v0x600000334480_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ac0410 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b293b0 .functor BUFT 1, v0x600000334cf0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35874088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29420 .functor BUFT 1, o0x7f9f35874088, C4<0>, C4<0>, C4<0>;
v0x600000334e10_0 .net8 "Bitline1", 0 0, p0x7f9f35874028;  1 drivers, strength-aware
v0x600000334ea0_0 .net8 "Bitline2", 0 0, p0x7f9f35874058;  1 drivers, strength-aware
v0x600000334f30_0 .net "D", 0 0, L_0x6000001c3480;  1 drivers
v0x600000334fc0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000335050_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x6000003350e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000335170_0 name=_ivl_4
v0x600000335200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000335290_0 .net "dffOut", 0 0, v0x600000334cf0_0;  1 drivers
v0x600000335320_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abfec0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac0410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000334ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000334b40_0 .net "d", 0 0, L_0x6000001c3480;  alias, 1 drivers
v0x600000334bd0_0 .net "q", 0 0, v0x600000334cf0_0;  alias, 1 drivers
v0x600000334c60_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000334cf0_0 .var "state", 0 0;
v0x600000334d80_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abf970 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29490 .functor BUFT 1, v0x6000003355f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35874418 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29500 .functor BUFT 1, o0x7f9f35874418, C4<0>, C4<0>, C4<0>;
v0x600000335710_0 .net8 "Bitline1", 0 0, p0x7f9f358743b8;  1 drivers, strength-aware
v0x6000003357a0_0 .net8 "Bitline2", 0 0, p0x7f9f358743e8;  1 drivers, strength-aware
v0x600000335830_0 .net "D", 0 0, L_0x6000001c3520;  1 drivers
v0x6000003358c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000335950_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x6000003359e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000335a70_0 name=_ivl_4
v0x600000335b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000335b90_0 .net "dffOut", 0 0, v0x6000003355f0_0;  1 drivers
v0x600000335c20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abf420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abf970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003353b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000335440_0 .net "d", 0 0, L_0x6000001c3520;  alias, 1 drivers
v0x6000003354d0_0 .net "q", 0 0, v0x6000003355f0_0;  alias, 1 drivers
v0x600000335560_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003355f0_0 .var "state", 0 0;
v0x600000335680_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abeed0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29570 .functor BUFT 1, v0x600000335ef0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358747a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b295e0 .functor BUFT 1, o0x7f9f358747a8, C4<0>, C4<0>, C4<0>;
v0x600000336010_0 .net8 "Bitline1", 0 0, p0x7f9f35874748;  1 drivers, strength-aware
v0x6000003360a0_0 .net8 "Bitline2", 0 0, p0x7f9f35874778;  1 drivers, strength-aware
v0x600000336130_0 .net "D", 0 0, L_0x6000001c35c0;  1 drivers
v0x6000003361c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000336250_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x6000003362e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000336370_0 name=_ivl_4
v0x600000336400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000336490_0 .net "dffOut", 0 0, v0x600000335ef0_0;  1 drivers
v0x600000336520_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abe980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abeed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000335cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000335d40_0 .net "d", 0 0, L_0x6000001c35c0;  alias, 1 drivers
v0x600000335dd0_0 .net "q", 0 0, v0x600000335ef0_0;  alias, 1 drivers
v0x600000335e60_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000335ef0_0 .var "state", 0 0;
v0x600000335f80_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abe430 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29650 .functor BUFT 1, v0x6000003367f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35874b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b296c0 .functor BUFT 1, o0x7f9f35874b38, C4<0>, C4<0>, C4<0>;
v0x600000336910_0 .net8 "Bitline1", 0 0, p0x7f9f35874ad8;  1 drivers, strength-aware
v0x6000003369a0_0 .net8 "Bitline2", 0 0, p0x7f9f35874b08;  1 drivers, strength-aware
v0x600000336a30_0 .net "D", 0 0, L_0x6000001c3660;  1 drivers
v0x600000336ac0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000336b50_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000336be0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000336c70_0 name=_ivl_4
v0x600000336d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000336d90_0 .net "dffOut", 0 0, v0x6000003367f0_0;  1 drivers
v0x600000336e20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abdee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abe430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003365b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000336640_0 .net "d", 0 0, L_0x6000001c3660;  alias, 1 drivers
v0x6000003366d0_0 .net "q", 0 0, v0x6000003367f0_0;  alias, 1 drivers
v0x600000336760_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003367f0_0 .var "state", 0 0;
v0x600000336880_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abd990 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29730 .functor BUFT 1, v0x6000003370f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35874ec8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b297a0 .functor BUFT 1, o0x7f9f35874ec8, C4<0>, C4<0>, C4<0>;
v0x600000337210_0 .net8 "Bitline1", 0 0, p0x7f9f35874e68;  1 drivers, strength-aware
v0x6000003372a0_0 .net8 "Bitline2", 0 0, p0x7f9f35874e98;  1 drivers, strength-aware
v0x600000337330_0 .net "D", 0 0, L_0x6000001c3700;  1 drivers
v0x6000003373c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000337450_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x6000003374e0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000337570_0 name=_ivl_4
v0x600000337600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000337690_0 .net "dffOut", 0 0, v0x6000003370f0_0;  1 drivers
v0x600000337720_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abd000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abd990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000336eb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000336f40_0 .net "d", 0 0, L_0x6000001c3700;  alias, 1 drivers
v0x600000336fd0_0 .net "q", 0 0, v0x6000003370f0_0;  alias, 1 drivers
v0x600000337060_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003370f0_0 .var "state", 0 0;
v0x600000337180_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abc890 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29810 .functor BUFT 1, v0x6000003379f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35875258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29880 .functor BUFT 1, o0x7f9f35875258, C4<0>, C4<0>, C4<0>;
v0x600000337b10_0 .net8 "Bitline1", 0 0, p0x7f9f358751f8;  1 drivers, strength-aware
v0x600000337ba0_0 .net8 "Bitline2", 0 0, p0x7f9f35875228;  1 drivers, strength-aware
v0x600000337c30_0 .net "D", 0 0, L_0x6000001c37a0;  1 drivers
v0x600000337cc0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000337d50_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000337de0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000337e70_0 name=_ivl_4
v0x600000337f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000330000_0 .net "dffOut", 0 0, v0x6000003379f0_0;  1 drivers
v0x600000330090_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abc340 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abc890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003377b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000337840_0 .net "d", 0 0, L_0x6000001c37a0;  alias, 1 drivers
v0x6000003378d0_0 .net "q", 0 0, v0x6000003379f0_0;  alias, 1 drivers
v0x600000337960_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003379f0_0 .var "state", 0 0;
v0x600000337a80_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abbdf0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b298f0 .functor BUFT 1, v0x600000330360_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358755e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29960 .functor BUFT 1, o0x7f9f358755e8, C4<0>, C4<0>, C4<0>;
v0x600000330480_0 .net8 "Bitline1", 0 0, p0x7f9f35875588;  1 drivers, strength-aware
v0x600000330510_0 .net8 "Bitline2", 0 0, p0x7f9f358755b8;  1 drivers, strength-aware
v0x6000003305a0_0 .net "D", 0 0, L_0x6000001c3840;  1 drivers
v0x600000330630_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x6000003306c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000330750_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003307e0_0 name=_ivl_4
v0x600000330870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000330900_0 .net "dffOut", 0 0, v0x600000330360_0;  1 drivers
v0x600000330990_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abb8a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abbdf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000330120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003301b0_0 .net "d", 0 0, L_0x6000001c3840;  alias, 1 drivers
v0x600000330240_0 .net "q", 0 0, v0x600000330360_0;  alias, 1 drivers
v0x6000003302d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000330360_0 .var "state", 0 0;
v0x6000003303f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35abb350 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b299d0 .functor BUFT 1, v0x600000330c60_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35875978 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29a40 .functor BUFT 1, o0x7f9f35875978, C4<0>, C4<0>, C4<0>;
v0x600000330d80_0 .net8 "Bitline1", 0 0, p0x7f9f35875918;  1 drivers, strength-aware
v0x600000330e10_0 .net8 "Bitline2", 0 0, p0x7f9f35875948;  1 drivers, strength-aware
v0x600000330ea0_0 .net "D", 0 0, L_0x6000001c38e0;  1 drivers
v0x600000330f30_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000330fc0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000331050_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003310e0_0 name=_ivl_4
v0x600000331170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000331200_0 .net "dffOut", 0 0, v0x600000330c60_0;  1 drivers
v0x600000331290_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35abae00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35abb350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000330a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000330ab0_0 .net "d", 0 0, L_0x6000001c38e0;  alias, 1 drivers
v0x600000330b40_0 .net "q", 0 0, v0x600000330c60_0;  alias, 1 drivers
v0x600000330bd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000330c60_0 .var "state", 0 0;
v0x600000330cf0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aba8b0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29ab0 .functor BUFT 1, v0x600000331560_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35875d08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29b20 .functor BUFT 1, o0x7f9f35875d08, C4<0>, C4<0>, C4<0>;
v0x600000331680_0 .net8 "Bitline1", 0 0, p0x7f9f35875ca8;  1 drivers, strength-aware
v0x600000331710_0 .net8 "Bitline2", 0 0, p0x7f9f35875cd8;  1 drivers, strength-aware
v0x6000003317a0_0 .net "D", 0 0, L_0x6000001c3980;  1 drivers
v0x600000331830_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x6000003318c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000331950_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003319e0_0 name=_ivl_4
v0x600000331a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000331b00_0 .net "dffOut", 0 0, v0x600000331560_0;  1 drivers
v0x600000331b90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aba360 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aba8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000331320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003313b0_0 .net "d", 0 0, L_0x6000001c3980;  alias, 1 drivers
v0x600000331440_0 .net "q", 0 0, v0x600000331560_0;  alias, 1 drivers
v0x6000003314d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000331560_0 .var "state", 0 0;
v0x6000003315f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab9e10 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29b90 .functor BUFT 1, v0x600000331e60_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35876098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29c00 .functor BUFT 1, o0x7f9f35876098, C4<0>, C4<0>, C4<0>;
v0x600000331f80_0 .net8 "Bitline1", 0 0, p0x7f9f35876038;  1 drivers, strength-aware
v0x600000332010_0 .net8 "Bitline2", 0 0, p0x7f9f35876068;  1 drivers, strength-aware
v0x6000003320a0_0 .net "D", 0 0, L_0x6000001c3a20;  1 drivers
v0x600000332130_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x6000003321c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000332250_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003322e0_0 name=_ivl_4
v0x600000332370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000332400_0 .net "dffOut", 0 0, v0x600000331e60_0;  1 drivers
v0x600000332490_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab98c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab9e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000331c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000331cb0_0 .net "d", 0 0, L_0x6000001c3a20;  alias, 1 drivers
v0x600000331d40_0 .net "q", 0 0, v0x600000331e60_0;  alias, 1 drivers
v0x600000331dd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000331e60_0 .var "state", 0 0;
v0x600000331ef0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab9370 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29c70 .functor BUFT 1, v0x600000332760_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35876428 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29ce0 .functor BUFT 1, o0x7f9f35876428, C4<0>, C4<0>, C4<0>;
v0x600000332880_0 .net8 "Bitline1", 0 0, p0x7f9f358763c8;  1 drivers, strength-aware
v0x600000332910_0 .net8 "Bitline2", 0 0, p0x7f9f358763f8;  1 drivers, strength-aware
v0x6000003329a0_0 .net "D", 0 0, L_0x6000001c3ac0;  1 drivers
v0x600000332a30_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x600000332ac0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000332b50_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000332be0_0 name=_ivl_4
v0x600000332c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000332d00_0 .net "dffOut", 0 0, v0x600000332760_0;  1 drivers
v0x600000332d90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab8e20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab9370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000332520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003325b0_0 .net "d", 0 0, L_0x6000001c3ac0;  alias, 1 drivers
v0x600000332640_0 .net "q", 0 0, v0x600000332760_0;  alias, 1 drivers
v0x6000003326d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000332760_0 .var "state", 0 0;
v0x6000003327f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab88d0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f20c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b29d50 .functor BUFT 1, v0x600000333060_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358767b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b29dc0 .functor BUFT 1, o0x7f9f358767b8, C4<0>, C4<0>, C4<0>;
v0x600000333180_0 .net8 "Bitline1", 0 0, p0x7f9f35876758;  1 drivers, strength-aware
v0x600000333210_0 .net8 "Bitline2", 0 0, p0x7f9f35876788;  1 drivers, strength-aware
v0x6000003332a0_0 .net "D", 0 0, L_0x6000001c3b60;  1 drivers
v0x600000333330_0 .net "ReadEnable1", 0 0, L_0x7f9f37333de0;  alias, 1 drivers
v0x6000003333c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333e28;  alias, 1 drivers
v0x600000333450_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003334e0_0 name=_ivl_4
v0x600000333570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000333600_0 .net "dffOut", 0 0, v0x600000333060_0;  1 drivers
v0x600000333690_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab8380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab88d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000332e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000332eb0_0 .net "d", 0 0, L_0x6000001c3b60;  alias, 1 drivers
v0x600000332f40_0 .net "q", 0 0, v0x600000333060_0;  alias, 1 drivers
v0x600000332fd0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000333060_0 .var "state", 0 0;
v0x6000003330f0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab7390 .scope module, "newPC_reg" "Register" 15 53, 14 100 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000324cf0_0 .net8 "Bitline1", 15 0, p0x7f9f3587a4d8;  alias, 0 drivers, strength-aware
o0x7f9f3587a508 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cf80 .island tran;
p0x7f9f3587a508 .port I0x60000310cf80, o0x7f9f3587a508;
v0x600000324d80_0 .net8 "Bitline2", 15 0, p0x7f9f3587a508;  0 drivers, strength-aware
v0x600000324e10_0 .net "D", 15 0, o0x7f9f3587a538;  alias, 0 drivers
L_0x7f9f37333f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000324ea0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  1 drivers
L_0x7f9f37333fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000324f30_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  1 drivers
v0x600000324fc0_0 .net "WriteReg", 0 0, L_0x7f9f37334020;  alias, 1 drivers
v0x600000325050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003250e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
L_0x6000001ccfa0 .part o0x7f9f3587a538, 0, 1;
L_0x6000001cd040 .part o0x7f9f3587a538, 1, 1;
L_0x6000001cd0e0 .part o0x7f9f3587a538, 2, 1;
L_0x6000001cd180 .part o0x7f9f3587a538, 3, 1;
L_0x6000001cd220 .part o0x7f9f3587a538, 4, 1;
L_0x6000001cd2c0 .part o0x7f9f3587a538, 5, 1;
L_0x6000001cd360 .part o0x7f9f3587a538, 6, 1;
L_0x6000001cd400 .part o0x7f9f3587a538, 7, 1;
L_0x6000001cd4a0 .part o0x7f9f3587a538, 8, 1;
L_0x6000001cd540 .part o0x7f9f3587a538, 9, 1;
L_0x6000001cd5e0 .part o0x7f9f3587a538, 10, 1;
L_0x6000001cd680 .part o0x7f9f3587a538, 11, 1;
L_0x6000001cd720 .part o0x7f9f3587a538, 12, 1;
L_0x6000001cd7c0 .part o0x7f9f3587a538, 13, 1;
L_0x6000001cd860 .part o0x7f9f3587a538, 14, 1;
L_0x6000001cd900 .part o0x7f9f3587a538, 15, 1;
p0x7f9f35876cf8 .port I0x60000310cf60, L_0x600001b2ba30;
 .tranvp 16 1 0, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35876cf8;
p0x7f9f358770e8 .port I0x60000310cf60, L_0x600001b2bb10;
 .tranvp 16 1 1, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f358770e8;
p0x7f9f35877478 .port I0x60000310cf60, L_0x600001b2bbf0;
 .tranvp 16 1 2, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35877478;
p0x7f9f35877808 .port I0x60000310cf60, L_0x600001b2bcd0;
 .tranvp 16 1 3, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35877808;
p0x7f9f35877b98 .port I0x60000310cf60, L_0x600001b2bdb0;
 .tranvp 16 1 4, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35877b98;
p0x7f9f35877f28 .port I0x60000310cf60, L_0x600001b2be90;
 .tranvp 16 1 5, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35877f28;
p0x7f9f358782b8 .port I0x60000310cf60, L_0x600001b2bf70;
 .tranvp 16 1 6, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f358782b8;
p0x7f9f35878648 .port I0x60000310cf60, L_0x600001bd4070;
 .tranvp 16 1 7, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35878648;
p0x7f9f358789d8 .port I0x60000310cf60, L_0x600001bd4150;
 .tranvp 16 1 8, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f358789d8;
p0x7f9f35878d68 .port I0x60000310cf60, L_0x600001bd4230;
 .tranvp 16 1 9, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35878d68;
p0x7f9f358790f8 .port I0x60000310cf60, L_0x600001bd4310;
 .tranvp 16 1 10, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f358790f8;
p0x7f9f35879488 .port I0x60000310cf60, L_0x600001bd43f0;
 .tranvp 16 1 11, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35879488;
p0x7f9f35879818 .port I0x60000310cf60, L_0x600001bd44d0;
 .tranvp 16 1 12, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35879818;
p0x7f9f35879ba8 .port I0x60000310cf60, L_0x600001bd45b0;
 .tranvp 16 1 13, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35879ba8;
p0x7f9f35879f38 .port I0x60000310cf60, L_0x600001bd4690;
 .tranvp 16 1 14, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f35879f38;
p0x7f9f3587a2c8 .port I0x60000310cf60, L_0x600001bd4770;
 .tranvp 16 1 15, I0x60000310cf60, p0x7f9f3587a4d8 p0x7f9f3587a2c8;
p0x7f9f35876d28 .port I0x60000310cf80, L_0x600001b2baa0;
 .tranvp 16 1 0, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35876d28;
p0x7f9f35877118 .port I0x60000310cf80, L_0x600001b2bb80;
 .tranvp 16 1 1, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35877118;
p0x7f9f358774a8 .port I0x60000310cf80, L_0x600001b2bc60;
 .tranvp 16 1 2, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f358774a8;
p0x7f9f35877838 .port I0x60000310cf80, L_0x600001b2bd40;
 .tranvp 16 1 3, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35877838;
p0x7f9f35877bc8 .port I0x60000310cf80, L_0x600001b2be20;
 .tranvp 16 1 4, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35877bc8;
p0x7f9f35877f58 .port I0x60000310cf80, L_0x600001b2bf00;
 .tranvp 16 1 5, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35877f58;
p0x7f9f358782e8 .port I0x60000310cf80, L_0x600001bd4000;
 .tranvp 16 1 6, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f358782e8;
p0x7f9f35878678 .port I0x60000310cf80, L_0x600001bd40e0;
 .tranvp 16 1 7, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35878678;
p0x7f9f35878a08 .port I0x60000310cf80, L_0x600001bd41c0;
 .tranvp 16 1 8, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35878a08;
p0x7f9f35878d98 .port I0x60000310cf80, L_0x600001bd42a0;
 .tranvp 16 1 9, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35878d98;
p0x7f9f35879128 .port I0x60000310cf80, L_0x600001bd4380;
 .tranvp 16 1 10, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35879128;
p0x7f9f358794b8 .port I0x60000310cf80, L_0x600001bd4460;
 .tranvp 16 1 11, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f358794b8;
p0x7f9f35879848 .port I0x60000310cf80, L_0x600001bd4540;
 .tranvp 16 1 12, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35879848;
p0x7f9f35879bd8 .port I0x60000310cf80, L_0x600001bd4620;
 .tranvp 16 1 13, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35879bd8;
p0x7f9f35879f68 .port I0x60000310cf80, L_0x600001bd4700;
 .tranvp 16 1 14, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f35879f68;
p0x7f9f3587a2f8 .port I0x60000310cf80, L_0x600001bd47e0;
 .tranvp 16 1 15, I0x60000310cf80, p0x7f9f3587a508 p0x7f9f3587a2f8;
S_0x7f9f35ab6e40 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ba30 .functor BUFT 1, v0x600000333de0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35876db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2baa0 .functor BUFT 1, o0x7f9f35876db8, C4<0>, C4<0>, C4<0>;
v0x600000333f00_0 .net8 "Bitline1", 0 0, p0x7f9f35876cf8;  1 drivers, strength-aware
v0x60000033c000_0 .net8 "Bitline2", 0 0, p0x7f9f35876d28;  1 drivers, strength-aware
v0x60000033c090_0 .net "D", 0 0, L_0x6000001ccfa0;  1 drivers
v0x60000033c120_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033c1b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033c240_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033c2d0_0 name=_ivl_4
v0x60000033c360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033c3f0_0 .net "dffOut", 0 0, v0x600000333de0_0;  1 drivers
v0x60000033c480_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab68f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab6e40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000333ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000333c30_0 .net "d", 0 0, L_0x6000001ccfa0;  alias, 1 drivers
v0x600000333cc0_0 .net "q", 0 0, v0x600000333de0_0;  alias, 1 drivers
v0x600000333d50_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000333de0_0 .var "state", 0 0;
v0x600000333e70_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab63a0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2bb10 .functor BUFT 1, v0x60000033c750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35877148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2bb80 .functor BUFT 1, o0x7f9f35877148, C4<0>, C4<0>, C4<0>;
v0x60000033c870_0 .net8 "Bitline1", 0 0, p0x7f9f358770e8;  1 drivers, strength-aware
v0x60000033c900_0 .net8 "Bitline2", 0 0, p0x7f9f35877118;  1 drivers, strength-aware
v0x60000033c990_0 .net "D", 0 0, L_0x6000001cd040;  1 drivers
v0x60000033ca20_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033cab0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033cb40_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033cbd0_0 name=_ivl_4
v0x60000033cc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033ccf0_0 .net "dffOut", 0 0, v0x60000033c750_0;  1 drivers
v0x60000033cd80_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab5e50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab63a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033c510_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033c5a0_0 .net "d", 0 0, L_0x6000001cd040;  alias, 1 drivers
v0x60000033c630_0 .net "q", 0 0, v0x60000033c750_0;  alias, 1 drivers
v0x60000033c6c0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033c750_0 .var "state", 0 0;
v0x60000033c7e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab5900 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2bbf0 .functor BUFT 1, v0x60000033d050_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358774d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2bc60 .functor BUFT 1, o0x7f9f358774d8, C4<0>, C4<0>, C4<0>;
v0x60000033d170_0 .net8 "Bitline1", 0 0, p0x7f9f35877478;  1 drivers, strength-aware
v0x60000033d200_0 .net8 "Bitline2", 0 0, p0x7f9f358774a8;  1 drivers, strength-aware
v0x60000033d290_0 .net "D", 0 0, L_0x6000001cd0e0;  1 drivers
v0x60000033d320_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033d3b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033d440_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033d4d0_0 name=_ivl_4
v0x60000033d560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033d5f0_0 .net "dffOut", 0 0, v0x60000033d050_0;  1 drivers
v0x60000033d680_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab53b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab5900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033ce10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033cea0_0 .net "d", 0 0, L_0x6000001cd0e0;  alias, 1 drivers
v0x60000033cf30_0 .net "q", 0 0, v0x60000033d050_0;  alias, 1 drivers
v0x60000033cfc0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033d050_0 .var "state", 0 0;
v0x60000033d0e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab4e60 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2bcd0 .functor BUFT 1, v0x60000033d950_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35877868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2bd40 .functor BUFT 1, o0x7f9f35877868, C4<0>, C4<0>, C4<0>;
v0x60000033da70_0 .net8 "Bitline1", 0 0, p0x7f9f35877808;  1 drivers, strength-aware
v0x60000033db00_0 .net8 "Bitline2", 0 0, p0x7f9f35877838;  1 drivers, strength-aware
v0x60000033db90_0 .net "D", 0 0, L_0x6000001cd180;  1 drivers
v0x60000033dc20_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033dcb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033dd40_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033ddd0_0 name=_ivl_4
v0x60000033de60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033def0_0 .net "dffOut", 0 0, v0x60000033d950_0;  1 drivers
v0x60000033df80_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab4910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab4e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033d710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033d7a0_0 .net "d", 0 0, L_0x6000001cd180;  alias, 1 drivers
v0x60000033d830_0 .net "q", 0 0, v0x60000033d950_0;  alias, 1 drivers
v0x60000033d8c0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033d950_0 .var "state", 0 0;
v0x60000033d9e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab43c0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2bdb0 .functor BUFT 1, v0x60000033e250_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35877bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2be20 .functor BUFT 1, o0x7f9f35877bf8, C4<0>, C4<0>, C4<0>;
v0x60000033e370_0 .net8 "Bitline1", 0 0, p0x7f9f35877b98;  1 drivers, strength-aware
v0x60000033e400_0 .net8 "Bitline2", 0 0, p0x7f9f35877bc8;  1 drivers, strength-aware
v0x60000033e490_0 .net "D", 0 0, L_0x6000001cd220;  1 drivers
v0x60000033e520_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033e5b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033e640_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033e6d0_0 name=_ivl_4
v0x60000033e760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033e7f0_0 .net "dffOut", 0 0, v0x60000033e250_0;  1 drivers
v0x60000033e880_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab3e70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab43c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033e010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033e0a0_0 .net "d", 0 0, L_0x6000001cd220;  alias, 1 drivers
v0x60000033e130_0 .net "q", 0 0, v0x60000033e250_0;  alias, 1 drivers
v0x60000033e1c0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033e250_0 .var "state", 0 0;
v0x60000033e2e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab3920 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2be90 .functor BUFT 1, v0x60000033eb50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35877f88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2bf00 .functor BUFT 1, o0x7f9f35877f88, C4<0>, C4<0>, C4<0>;
v0x60000033ec70_0 .net8 "Bitline1", 0 0, p0x7f9f35877f28;  1 drivers, strength-aware
v0x60000033ed00_0 .net8 "Bitline2", 0 0, p0x7f9f35877f58;  1 drivers, strength-aware
v0x60000033ed90_0 .net "D", 0 0, L_0x6000001cd2c0;  1 drivers
v0x60000033ee20_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033eeb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033ef40_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033efd0_0 name=_ivl_4
v0x60000033f060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033f0f0_0 .net "dffOut", 0 0, v0x60000033eb50_0;  1 drivers
v0x60000033f180_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab33d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab3920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033e910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033e9a0_0 .net "d", 0 0, L_0x6000001cd2c0;  alias, 1 drivers
v0x60000033ea30_0 .net "q", 0 0, v0x60000033eb50_0;  alias, 1 drivers
v0x60000033eac0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033eb50_0 .var "state", 0 0;
v0x60000033ebe0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab2e80 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2bf70 .functor BUFT 1, v0x60000033f450_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35878318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4000 .functor BUFT 1, o0x7f9f35878318, C4<0>, C4<0>, C4<0>;
v0x60000033f570_0 .net8 "Bitline1", 0 0, p0x7f9f358782b8;  1 drivers, strength-aware
v0x60000033f600_0 .net8 "Bitline2", 0 0, p0x7f9f358782e8;  1 drivers, strength-aware
v0x60000033f690_0 .net "D", 0 0, L_0x6000001cd360;  1 drivers
v0x60000033f720_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033f7b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033f840_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033f8d0_0 name=_ivl_4
v0x60000033f960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033f9f0_0 .net "dffOut", 0 0, v0x60000033f450_0;  1 drivers
v0x60000033fa80_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab2930 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab2e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033f210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033f2a0_0 .net "d", 0 0, L_0x6000001cd360;  alias, 1 drivers
v0x60000033f330_0 .net "q", 0 0, v0x60000033f450_0;  alias, 1 drivers
v0x60000033f3c0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033f450_0 .var "state", 0 0;
v0x60000033f4e0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab23e0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4070 .functor BUFT 1, v0x60000033fd50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358786a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd40e0 .functor BUFT 1, o0x7f9f358786a8, C4<0>, C4<0>, C4<0>;
v0x60000033fe70_0 .net8 "Bitline1", 0 0, p0x7f9f35878648;  1 drivers, strength-aware
v0x60000033ff00_0 .net8 "Bitline2", 0 0, p0x7f9f35878678;  1 drivers, strength-aware
v0x600000338000_0 .net "D", 0 0, L_0x6000001cd400;  1 drivers
v0x600000338090_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000338120_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x6000003381b0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000338240_0 name=_ivl_4
v0x6000003382d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000338360_0 .net "dffOut", 0 0, v0x60000033fd50_0;  1 drivers
v0x6000003383f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab1e90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab23e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033fb10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033fba0_0 .net "d", 0 0, L_0x6000001cd400;  alias, 1 drivers
v0x60000033fc30_0 .net "q", 0 0, v0x60000033fd50_0;  alias, 1 drivers
v0x60000033fcc0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033fd50_0 .var "state", 0 0;
v0x60000033fde0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab1940 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4150 .functor BUFT 1, v0x6000003386c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35878a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd41c0 .functor BUFT 1, o0x7f9f35878a38, C4<0>, C4<0>, C4<0>;
v0x6000003387e0_0 .net8 "Bitline1", 0 0, p0x7f9f358789d8;  1 drivers, strength-aware
v0x600000338870_0 .net8 "Bitline2", 0 0, p0x7f9f35878a08;  1 drivers, strength-aware
v0x600000338900_0 .net "D", 0 0, L_0x6000001cd4a0;  1 drivers
v0x600000338990_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000338a20_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x600000338ab0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000338b40_0 name=_ivl_4
v0x600000338bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000338c60_0 .net "dffOut", 0 0, v0x6000003386c0_0;  1 drivers
v0x600000338cf0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab13f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab1940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000338480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000338510_0 .net "d", 0 0, L_0x6000001cd4a0;  alias, 1 drivers
v0x6000003385a0_0 .net "q", 0 0, v0x6000003386c0_0;  alias, 1 drivers
v0x600000338630_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003386c0_0 .var "state", 0 0;
v0x600000338750_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab0ea0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4230 .functor BUFT 1, v0x600000338fc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35878dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd42a0 .functor BUFT 1, o0x7f9f35878dc8, C4<0>, C4<0>, C4<0>;
v0x6000003390e0_0 .net8 "Bitline1", 0 0, p0x7f9f35878d68;  1 drivers, strength-aware
v0x600000339170_0 .net8 "Bitline2", 0 0, p0x7f9f35878d98;  1 drivers, strength-aware
v0x600000339200_0 .net "D", 0 0, L_0x6000001cd540;  1 drivers
v0x600000339290_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000339320_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x6000003393b0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000339440_0 name=_ivl_4
v0x6000003394d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000339560_0 .net "dffOut", 0 0, v0x600000338fc0_0;  1 drivers
v0x6000003395f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35ab0950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab0ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000338d80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000338e10_0 .net "d", 0 0, L_0x6000001cd540;  alias, 1 drivers
v0x600000338ea0_0 .net "q", 0 0, v0x600000338fc0_0;  alias, 1 drivers
v0x600000338f30_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000338fc0_0 .var "state", 0 0;
v0x600000339050_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35ab0400 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4310 .functor BUFT 1, v0x6000003398c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35879158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4380 .functor BUFT 1, o0x7f9f35879158, C4<0>, C4<0>, C4<0>;
v0x6000003399e0_0 .net8 "Bitline1", 0 0, p0x7f9f358790f8;  1 drivers, strength-aware
v0x600000339a70_0 .net8 "Bitline2", 0 0, p0x7f9f35879128;  1 drivers, strength-aware
v0x600000339b00_0 .net "D", 0 0, L_0x6000001cd5e0;  1 drivers
v0x600000339b90_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000339c20_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x600000339cb0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000339d40_0 name=_ivl_4
v0x600000339dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000339e60_0 .net "dffOut", 0 0, v0x6000003398c0_0;  1 drivers
v0x600000339ef0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aafeb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ab0400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000339680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000339710_0 .net "d", 0 0, L_0x6000001cd5e0;  alias, 1 drivers
v0x6000003397a0_0 .net "q", 0 0, v0x6000003398c0_0;  alias, 1 drivers
v0x600000339830_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003398c0_0 .var "state", 0 0;
v0x600000339950_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aaf960 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd43f0 .functor BUFT 1, v0x60000033a1c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358794e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4460 .functor BUFT 1, o0x7f9f358794e8, C4<0>, C4<0>, C4<0>;
v0x60000033a2e0_0 .net8 "Bitline1", 0 0, p0x7f9f35879488;  1 drivers, strength-aware
v0x60000033a370_0 .net8 "Bitline2", 0 0, p0x7f9f358794b8;  1 drivers, strength-aware
v0x60000033a400_0 .net "D", 0 0, L_0x6000001cd680;  1 drivers
v0x60000033a490_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033a520_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033a5b0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033a640_0 name=_ivl_4
v0x60000033a6d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033a760_0 .net "dffOut", 0 0, v0x60000033a1c0_0;  1 drivers
v0x60000033a7f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aaf410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aaf960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000339f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033a010_0 .net "d", 0 0, L_0x6000001cd680;  alias, 1 drivers
v0x60000033a0a0_0 .net "q", 0 0, v0x60000033a1c0_0;  alias, 1 drivers
v0x60000033a130_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033a1c0_0 .var "state", 0 0;
v0x60000033a250_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aaeec0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd44d0 .functor BUFT 1, v0x60000033aac0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35879878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4540 .functor BUFT 1, o0x7f9f35879878, C4<0>, C4<0>, C4<0>;
v0x60000033abe0_0 .net8 "Bitline1", 0 0, p0x7f9f35879818;  1 drivers, strength-aware
v0x60000033ac70_0 .net8 "Bitline2", 0 0, p0x7f9f35879848;  1 drivers, strength-aware
v0x60000033ad00_0 .net "D", 0 0, L_0x6000001cd720;  1 drivers
v0x60000033ad90_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033ae20_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033aeb0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033af40_0 name=_ivl_4
v0x60000033afd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033b060_0 .net "dffOut", 0 0, v0x60000033aac0_0;  1 drivers
v0x60000033b0f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aae970 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aaeec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033a880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033a910_0 .net "d", 0 0, L_0x6000001cd720;  alias, 1 drivers
v0x60000033a9a0_0 .net "q", 0 0, v0x60000033aac0_0;  alias, 1 drivers
v0x60000033aa30_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033aac0_0 .var "state", 0 0;
v0x60000033ab50_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aae420 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd45b0 .functor BUFT 1, v0x60000033b3c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35879c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4620 .functor BUFT 1, o0x7f9f35879c08, C4<0>, C4<0>, C4<0>;
v0x60000033b4e0_0 .net8 "Bitline1", 0 0, p0x7f9f35879ba8;  1 drivers, strength-aware
v0x60000033b570_0 .net8 "Bitline2", 0 0, p0x7f9f35879bd8;  1 drivers, strength-aware
v0x60000033b600_0 .net "D", 0 0, L_0x6000001cd7c0;  1 drivers
v0x60000033b690_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x60000033b720_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x60000033b7b0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000033b840_0 name=_ivl_4
v0x60000033b8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033b960_0 .net "dffOut", 0 0, v0x60000033b3c0_0;  1 drivers
v0x60000033b9f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aaded0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aae420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033b180_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033b210_0 .net "d", 0 0, L_0x6000001cd7c0;  alias, 1 drivers
v0x60000033b2a0_0 .net "q", 0 0, v0x60000033b3c0_0;  alias, 1 drivers
v0x60000033b330_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033b3c0_0 .var "state", 0 0;
v0x60000033b450_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aad980 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4690 .functor BUFT 1, v0x60000033bcc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35879f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd4700 .functor BUFT 1, o0x7f9f35879f98, C4<0>, C4<0>, C4<0>;
v0x60000033bde0_0 .net8 "Bitline1", 0 0, p0x7f9f35879f38;  1 drivers, strength-aware
v0x60000033be70_0 .net8 "Bitline2", 0 0, p0x7f9f35879f68;  1 drivers, strength-aware
v0x60000033bf00_0 .net "D", 0 0, L_0x6000001cd860;  1 drivers
v0x600000324000_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000324090_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x600000324120_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003241b0_0 name=_ivl_4
v0x600000324240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003242d0_0 .net "dffOut", 0 0, v0x60000033bcc0_0;  1 drivers
v0x600000324360_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aad430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aad980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000033ba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000033bb10_0 .net "d", 0 0, L_0x6000001cd860;  alias, 1 drivers
v0x60000033bba0_0 .net "q", 0 0, v0x60000033bcc0_0;  alias, 1 drivers
v0x60000033bc30_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000033bcc0_0 .var "state", 0 0;
v0x60000033bd50_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aacee0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ab7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001bd4770 .functor BUFT 1, v0x600000324630_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587a328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001bd47e0 .functor BUFT 1, o0x7f9f3587a328, C4<0>, C4<0>, C4<0>;
v0x600000324750_0 .net8 "Bitline1", 0 0, p0x7f9f3587a2c8;  1 drivers, strength-aware
v0x6000003247e0_0 .net8 "Bitline2", 0 0, p0x7f9f3587a2f8;  1 drivers, strength-aware
v0x600000324870_0 .net "D", 0 0, L_0x6000001cd900;  1 drivers
v0x600000324900_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f90;  alias, 1 drivers
v0x600000324990_0 .net "ReadEnable2", 0 0, L_0x7f9f37333fd8;  alias, 1 drivers
v0x600000324a20_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000324ab0_0 name=_ivl_4
v0x600000324b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000324bd0_0 .net "dffOut", 0 0, v0x600000324630_0;  1 drivers
v0x600000324c60_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aac990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aacee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003243f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000324480_0 .net "d", 0 0, L_0x6000001cd900;  alias, 1 drivers
v0x600000324510_0 .net "q", 0 0, v0x600000324630_0;  alias, 1 drivers
v0x6000003245a0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000324630_0 .var "state", 0 0;
v0x6000003246c0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aab9a0 .scope module, "oldPC_reg" "Register" 15 50, 14 100 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000323840_0 .net8 "Bitline1", 15 0, p0x7f9f3587e048;  alias, 0 drivers, strength-aware
o0x7f9f3587e078 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cf40 .island tran;
p0x7f9f3587e078 .port I0x60000310cf40, o0x7f9f3587e078;
v0x6000003238d0_0 .net8 "Bitline2", 15 0, p0x7f9f3587e078;  0 drivers, strength-aware
v0x600000323960_0 .net8 "D", 15 0, p0x7f9f3587e0a8;  alias, 0 drivers, strength-aware
L_0x7f9f37333f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003239f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  1 drivers
L_0x7f9f37333f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000323a80_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  1 drivers
v0x600000323b10_0 .net "WriteReg", 0 0, L_0x7f9f37334020;  alias, 1 drivers
v0x600000323ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000323c30_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
L_0x6000001cc5a0 .part p0x7f9f3587e0a8, 0, 1;
L_0x6000001cc640 .part p0x7f9f3587e0a8, 1, 1;
L_0x6000001cc6e0 .part p0x7f9f3587e0a8, 2, 1;
L_0x6000001cc780 .part p0x7f9f3587e0a8, 3, 1;
L_0x6000001cc820 .part p0x7f9f3587e0a8, 4, 1;
L_0x6000001cc8c0 .part p0x7f9f3587e0a8, 5, 1;
L_0x6000001cc960 .part p0x7f9f3587e0a8, 6, 1;
L_0x6000001cca00 .part p0x7f9f3587e0a8, 7, 1;
L_0x6000001ccaa0 .part p0x7f9f3587e0a8, 8, 1;
L_0x6000001ccb40 .part p0x7f9f3587e0a8, 9, 1;
L_0x6000001ccbe0 .part p0x7f9f3587e0a8, 10, 1;
L_0x6000001ccc80 .part p0x7f9f3587e0a8, 11, 1;
L_0x6000001ccd20 .part p0x7f9f3587e0a8, 12, 1;
L_0x6000001ccdc0 .part p0x7f9f3587e0a8, 13, 1;
L_0x6000001cce60 .part p0x7f9f3587e0a8, 14, 1;
L_0x6000001ccf00 .part p0x7f9f3587e0a8, 15, 1;
p0x7f9f3587a868 .port I0x60000310cf20, L_0x600001b2ac30;
 .tranvp 16 1 0, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587a868;
p0x7f9f3587ac58 .port I0x60000310cf20, L_0x600001b2ad10;
 .tranvp 16 1 1, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587ac58;
p0x7f9f3587afe8 .port I0x60000310cf20, L_0x600001b2adf0;
 .tranvp 16 1 2, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587afe8;
p0x7f9f3587b378 .port I0x60000310cf20, L_0x600001b2aed0;
 .tranvp 16 1 3, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587b378;
p0x7f9f3587b708 .port I0x60000310cf20, L_0x600001b2afb0;
 .tranvp 16 1 4, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587b708;
p0x7f9f3587ba98 .port I0x60000310cf20, L_0x600001b2b090;
 .tranvp 16 1 5, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587ba98;
p0x7f9f3587be28 .port I0x60000310cf20, L_0x600001b2b170;
 .tranvp 16 1 6, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587be28;
p0x7f9f3587c1b8 .port I0x60000310cf20, L_0x600001b2b250;
 .tranvp 16 1 7, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587c1b8;
p0x7f9f3587c548 .port I0x60000310cf20, L_0x600001b2b330;
 .tranvp 16 1 8, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587c548;
p0x7f9f3587c8d8 .port I0x60000310cf20, L_0x600001b2b410;
 .tranvp 16 1 9, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587c8d8;
p0x7f9f3587cc68 .port I0x60000310cf20, L_0x600001b2b4f0;
 .tranvp 16 1 10, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587cc68;
p0x7f9f3587cff8 .port I0x60000310cf20, L_0x600001b2b5d0;
 .tranvp 16 1 11, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587cff8;
p0x7f9f3587d388 .port I0x60000310cf20, L_0x600001b2b6b0;
 .tranvp 16 1 12, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587d388;
p0x7f9f3587d718 .port I0x60000310cf20, L_0x600001b2b790;
 .tranvp 16 1 13, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587d718;
p0x7f9f3587daa8 .port I0x60000310cf20, L_0x600001b2b870;
 .tranvp 16 1 14, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587daa8;
p0x7f9f3587de38 .port I0x60000310cf20, L_0x600001b2b950;
 .tranvp 16 1 15, I0x60000310cf20, p0x7f9f3587e048 p0x7f9f3587de38;
p0x7f9f3587a898 .port I0x60000310cf40, L_0x600001b2aca0;
 .tranvp 16 1 0, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587a898;
p0x7f9f3587ac88 .port I0x60000310cf40, L_0x600001b2ad80;
 .tranvp 16 1 1, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587ac88;
p0x7f9f3587b018 .port I0x60000310cf40, L_0x600001b2ae60;
 .tranvp 16 1 2, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587b018;
p0x7f9f3587b3a8 .port I0x60000310cf40, L_0x600001b2af40;
 .tranvp 16 1 3, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587b3a8;
p0x7f9f3587b738 .port I0x60000310cf40, L_0x600001b2b020;
 .tranvp 16 1 4, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587b738;
p0x7f9f3587bac8 .port I0x60000310cf40, L_0x600001b2b100;
 .tranvp 16 1 5, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587bac8;
p0x7f9f3587be58 .port I0x60000310cf40, L_0x600001b2b1e0;
 .tranvp 16 1 6, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587be58;
p0x7f9f3587c1e8 .port I0x60000310cf40, L_0x600001b2b2c0;
 .tranvp 16 1 7, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587c1e8;
p0x7f9f3587c578 .port I0x60000310cf40, L_0x600001b2b3a0;
 .tranvp 16 1 8, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587c578;
p0x7f9f3587c908 .port I0x60000310cf40, L_0x600001b2b480;
 .tranvp 16 1 9, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587c908;
p0x7f9f3587cc98 .port I0x60000310cf40, L_0x600001b2b560;
 .tranvp 16 1 10, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587cc98;
p0x7f9f3587d028 .port I0x60000310cf40, L_0x600001b2b640;
 .tranvp 16 1 11, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587d028;
p0x7f9f3587d3b8 .port I0x60000310cf40, L_0x600001b2b720;
 .tranvp 16 1 12, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587d3b8;
p0x7f9f3587d748 .port I0x60000310cf40, L_0x600001b2b800;
 .tranvp 16 1 13, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587d748;
p0x7f9f3587dad8 .port I0x60000310cf40, L_0x600001b2b8e0;
 .tranvp 16 1 14, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587dad8;
p0x7f9f3587de68 .port I0x60000310cf40, L_0x600001b2b9c0;
 .tranvp 16 1 15, I0x60000310cf40, p0x7f9f3587e078 p0x7f9f3587de68;
S_0x7f9f35aab450 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ac30 .functor BUFT 1, v0x6000003253b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587a928 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2aca0 .functor BUFT 1, o0x7f9f3587a928, C4<0>, C4<0>, C4<0>;
v0x6000003254d0_0 .net8 "Bitline1", 0 0, p0x7f9f3587a868;  1 drivers, strength-aware
v0x600000325560_0 .net8 "Bitline2", 0 0, p0x7f9f3587a898;  1 drivers, strength-aware
v0x6000003255f0_0 .net "D", 0 0, L_0x6000001cc5a0;  1 drivers
v0x600000325680_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000325710_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x6000003257a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000325830_0 name=_ivl_4
v0x6000003258c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000325950_0 .net "dffOut", 0 0, v0x6000003253b0_0;  1 drivers
v0x6000003259e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aaaf00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aab450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000325170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000325200_0 .net "d", 0 0, L_0x6000001cc5a0;  alias, 1 drivers
v0x600000325290_0 .net "q", 0 0, v0x6000003253b0_0;  alias, 1 drivers
v0x600000325320_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003253b0_0 .var "state", 0 0;
v0x600000325440_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aaa9b0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ad10 .functor BUFT 1, v0x600000325cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587acb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ad80 .functor BUFT 1, o0x7f9f3587acb8, C4<0>, C4<0>, C4<0>;
v0x600000325dd0_0 .net8 "Bitline1", 0 0, p0x7f9f3587ac58;  1 drivers, strength-aware
v0x600000325e60_0 .net8 "Bitline2", 0 0, p0x7f9f3587ac88;  1 drivers, strength-aware
v0x600000325ef0_0 .net "D", 0 0, L_0x6000001cc640;  1 drivers
v0x600000325f80_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000326010_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x6000003260a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000326130_0 name=_ivl_4
v0x6000003261c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000326250_0 .net "dffOut", 0 0, v0x600000325cb0_0;  1 drivers
v0x6000003262e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aaa460 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aaa9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000325a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000325b00_0 .net "d", 0 0, L_0x6000001cc640;  alias, 1 drivers
v0x600000325b90_0 .net "q", 0 0, v0x600000325cb0_0;  alias, 1 drivers
v0x600000325c20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000325cb0_0 .var "state", 0 0;
v0x600000325d40_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa9f10 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2adf0 .functor BUFT 1, v0x6000003265b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587b048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ae60 .functor BUFT 1, o0x7f9f3587b048, C4<0>, C4<0>, C4<0>;
v0x6000003266d0_0 .net8 "Bitline1", 0 0, p0x7f9f3587afe8;  1 drivers, strength-aware
v0x600000326760_0 .net8 "Bitline2", 0 0, p0x7f9f3587b018;  1 drivers, strength-aware
v0x6000003267f0_0 .net "D", 0 0, L_0x6000001cc6e0;  1 drivers
v0x600000326880_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000326910_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x6000003269a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000326a30_0 name=_ivl_4
v0x600000326ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000326b50_0 .net "dffOut", 0 0, v0x6000003265b0_0;  1 drivers
v0x600000326be0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa99c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa9f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000326370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000326400_0 .net "d", 0 0, L_0x6000001cc6e0;  alias, 1 drivers
v0x600000326490_0 .net "q", 0 0, v0x6000003265b0_0;  alias, 1 drivers
v0x600000326520_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003265b0_0 .var "state", 0 0;
v0x600000326640_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa9470 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2aed0 .functor BUFT 1, v0x600000326eb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587b3d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2af40 .functor BUFT 1, o0x7f9f3587b3d8, C4<0>, C4<0>, C4<0>;
v0x600000326fd0_0 .net8 "Bitline1", 0 0, p0x7f9f3587b378;  1 drivers, strength-aware
v0x600000327060_0 .net8 "Bitline2", 0 0, p0x7f9f3587b3a8;  1 drivers, strength-aware
v0x6000003270f0_0 .net "D", 0 0, L_0x6000001cc780;  1 drivers
v0x600000327180_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000327210_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x6000003272a0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000327330_0 name=_ivl_4
v0x6000003273c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000327450_0 .net "dffOut", 0 0, v0x600000326eb0_0;  1 drivers
v0x6000003274e0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa8f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa9470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000326c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000326d00_0 .net "d", 0 0, L_0x6000001cc780;  alias, 1 drivers
v0x600000326d90_0 .net "q", 0 0, v0x600000326eb0_0;  alias, 1 drivers
v0x600000326e20_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000326eb0_0 .var "state", 0 0;
v0x600000326f40_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa89d0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2afb0 .functor BUFT 1, v0x6000003277b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587b768 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b020 .functor BUFT 1, o0x7f9f3587b768, C4<0>, C4<0>, C4<0>;
v0x6000003278d0_0 .net8 "Bitline1", 0 0, p0x7f9f3587b708;  1 drivers, strength-aware
v0x600000327960_0 .net8 "Bitline2", 0 0, p0x7f9f3587b738;  1 drivers, strength-aware
v0x6000003279f0_0 .net "D", 0 0, L_0x6000001cc820;  1 drivers
v0x600000327a80_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000327b10_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000327ba0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000327c30_0 name=_ivl_4
v0x600000327cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000327d50_0 .net "dffOut", 0 0, v0x6000003277b0_0;  1 drivers
v0x600000327de0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa8480 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa89d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000327570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000327600_0 .net "d", 0 0, L_0x6000001cc820;  alias, 1 drivers
v0x600000327690_0 .net "q", 0 0, v0x6000003277b0_0;  alias, 1 drivers
v0x600000327720_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003277b0_0 .var "state", 0 0;
v0x600000327840_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa7f30 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b090 .functor BUFT 1, v0x600000320120_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587baf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b100 .functor BUFT 1, o0x7f9f3587baf8, C4<0>, C4<0>, C4<0>;
v0x600000320240_0 .net8 "Bitline1", 0 0, p0x7f9f3587ba98;  1 drivers, strength-aware
v0x6000003202d0_0 .net8 "Bitline2", 0 0, p0x7f9f3587bac8;  1 drivers, strength-aware
v0x600000320360_0 .net "D", 0 0, L_0x6000001cc8c0;  1 drivers
v0x6000003203f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000320480_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000320510_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003205a0_0 name=_ivl_4
v0x600000320630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003206c0_0 .net "dffOut", 0 0, v0x600000320120_0;  1 drivers
v0x600000320750_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa75a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa7f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000327e70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000327f00_0 .net "d", 0 0, L_0x6000001cc8c0;  alias, 1 drivers
v0x600000320000_0 .net "q", 0 0, v0x600000320120_0;  alias, 1 drivers
v0x600000320090_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000320120_0 .var "state", 0 0;
v0x6000003201b0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa7050 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b170 .functor BUFT 1, v0x600000320a20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587be88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b1e0 .functor BUFT 1, o0x7f9f3587be88, C4<0>, C4<0>, C4<0>;
v0x600000320b40_0 .net8 "Bitline1", 0 0, p0x7f9f3587be28;  1 drivers, strength-aware
v0x600000320bd0_0 .net8 "Bitline2", 0 0, p0x7f9f3587be58;  1 drivers, strength-aware
v0x600000320c60_0 .net "D", 0 0, L_0x6000001cc960;  1 drivers
v0x600000320cf0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000320d80_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000320e10_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000320ea0_0 name=_ivl_4
v0x600000320f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000320fc0_0 .net "dffOut", 0 0, v0x600000320a20_0;  1 drivers
v0x600000321050_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa6b00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa7050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003207e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000320870_0 .net "d", 0 0, L_0x6000001cc960;  alias, 1 drivers
v0x600000320900_0 .net "q", 0 0, v0x600000320a20_0;  alias, 1 drivers
v0x600000320990_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000320a20_0 .var "state", 0 0;
v0x600000320ab0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa65b0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b250 .functor BUFT 1, v0x600000321320_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587c218 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b2c0 .functor BUFT 1, o0x7f9f3587c218, C4<0>, C4<0>, C4<0>;
v0x600000321440_0 .net8 "Bitline1", 0 0, p0x7f9f3587c1b8;  1 drivers, strength-aware
v0x6000003214d0_0 .net8 "Bitline2", 0 0, p0x7f9f3587c1e8;  1 drivers, strength-aware
v0x600000321560_0 .net "D", 0 0, L_0x6000001cca00;  1 drivers
v0x6000003215f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000321680_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000321710_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003217a0_0 name=_ivl_4
v0x600000321830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003218c0_0 .net "dffOut", 0 0, v0x600000321320_0;  1 drivers
v0x600000321950_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa6060 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa65b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003210e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000321170_0 .net "d", 0 0, L_0x6000001cca00;  alias, 1 drivers
v0x600000321200_0 .net "q", 0 0, v0x600000321320_0;  alias, 1 drivers
v0x600000321290_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000321320_0 .var "state", 0 0;
v0x6000003213b0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa5b10 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b330 .functor BUFT 1, v0x600000321c20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587c5a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b3a0 .functor BUFT 1, o0x7f9f3587c5a8, C4<0>, C4<0>, C4<0>;
v0x600000321d40_0 .net8 "Bitline1", 0 0, p0x7f9f3587c548;  1 drivers, strength-aware
v0x600000321dd0_0 .net8 "Bitline2", 0 0, p0x7f9f3587c578;  1 drivers, strength-aware
v0x600000321e60_0 .net "D", 0 0, L_0x6000001ccaa0;  1 drivers
v0x600000321ef0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000321f80_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000322010_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003220a0_0 name=_ivl_4
v0x600000322130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003221c0_0 .net "dffOut", 0 0, v0x600000321c20_0;  1 drivers
v0x600000322250_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa55c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa5b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003219e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000321a70_0 .net "d", 0 0, L_0x6000001ccaa0;  alias, 1 drivers
v0x600000321b00_0 .net "q", 0 0, v0x600000321c20_0;  alias, 1 drivers
v0x600000321b90_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000321c20_0 .var "state", 0 0;
v0x600000321cb0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa5070 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b410 .functor BUFT 1, v0x600000322520_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587c938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b480 .functor BUFT 1, o0x7f9f3587c938, C4<0>, C4<0>, C4<0>;
v0x600000322640_0 .net8 "Bitline1", 0 0, p0x7f9f3587c8d8;  1 drivers, strength-aware
v0x6000003226d0_0 .net8 "Bitline2", 0 0, p0x7f9f3587c908;  1 drivers, strength-aware
v0x600000322760_0 .net "D", 0 0, L_0x6000001ccb40;  1 drivers
v0x6000003227f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000322880_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000322910_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003229a0_0 name=_ivl_4
v0x600000322a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000029f690_0 .net "dffOut", 0 0, v0x600000322520_0;  1 drivers
v0x60000029f450_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa4b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa5070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003222e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000322370_0 .net "d", 0 0, L_0x6000001ccb40;  alias, 1 drivers
v0x600000322400_0 .net "q", 0 0, v0x600000322520_0;  alias, 1 drivers
v0x600000322490_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000322520_0 .var "state", 0 0;
v0x6000003225b0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35b7ef40 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b4f0 .functor BUFT 1, v0x60000029eac0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587ccc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b560 .functor BUFT 1, o0x7f9f3587ccc8, C4<0>, C4<0>, C4<0>;
v0x60000029e6d0_0 .net8 "Bitline1", 0 0, p0x7f9f3587cc68;  1 drivers, strength-aware
v0x60000029e490_0 .net8 "Bitline2", 0 0, p0x7f9f3587cc98;  1 drivers, strength-aware
v0x60000029e2e0_0 .net "D", 0 0, L_0x6000001ccbe0;  1 drivers
v0x60000029e0a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x60000029def0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x60000029dcb0_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000029db00_0 name=_ivl_4
v0x60000029d8c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000029d710_0 .net "dffOut", 0 0, v0x60000029eac0_0;  1 drivers
v0x60000029d4d0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35b7e9f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7ef40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000029f2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000029f060_0 .net "d", 0 0, L_0x6000001ccbe0;  alias, 1 drivers
v0x60000029eeb0_0 .net "q", 0 0, v0x60000029eac0_0;  alias, 1 drivers
v0x60000029ec70_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000029eac0_0 .var "state", 0 0;
v0x60000029e880_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35b7e4a0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b5d0 .functor BUFT 1, v0x60000029cb40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587d058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b640 .functor BUFT 1, o0x7f9f3587d058, C4<0>, C4<0>, C4<0>;
v0x60000029c750_0 .net8 "Bitline1", 0 0, p0x7f9f3587cff8;  1 drivers, strength-aware
v0x60000029c510_0 .net8 "Bitline2", 0 0, p0x7f9f3587d028;  1 drivers, strength-aware
v0x60000029c360_0 .net "D", 0 0, L_0x6000001ccc80;  1 drivers
v0x60000032c000_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x60000032c090_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x60000032c120_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032c1b0_0 name=_ivl_4
v0x60000032c240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032c2d0_0 .net "dffOut", 0 0, v0x60000029cb40_0;  1 drivers
v0x60000032c360_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35b7df50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7e4a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000029d320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000029d0e0_0 .net "d", 0 0, L_0x6000001ccc80;  alias, 1 drivers
v0x60000029cf30_0 .net "q", 0 0, v0x60000029cb40_0;  alias, 1 drivers
v0x60000029ccf0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000029cb40_0 .var "state", 0 0;
v0x60000029c900_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35b7da00 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b6b0 .functor BUFT 1, v0x60000032c630_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587d3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b720 .functor BUFT 1, o0x7f9f3587d3e8, C4<0>, C4<0>, C4<0>;
v0x60000032c750_0 .net8 "Bitline1", 0 0, p0x7f9f3587d388;  1 drivers, strength-aware
v0x60000032c7e0_0 .net8 "Bitline2", 0 0, p0x7f9f3587d3b8;  1 drivers, strength-aware
v0x60000032c870_0 .net "D", 0 0, L_0x6000001ccd20;  1 drivers
v0x60000032c900_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x60000032c990_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x60000032ca20_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032cab0_0 name=_ivl_4
v0x60000032cb40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032cbd0_0 .net "dffOut", 0 0, v0x60000032c630_0;  1 drivers
v0x60000032cc60_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35b7d4b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7da00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032c3f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032c480_0 .net "d", 0 0, L_0x6000001ccd20;  alias, 1 drivers
v0x60000032c510_0 .net "q", 0 0, v0x60000032c630_0;  alias, 1 drivers
v0x60000032c5a0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000032c630_0 .var "state", 0 0;
v0x60000032c6c0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35b7cf60 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b790 .functor BUFT 1, v0x60000032cf30_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587d778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b800 .functor BUFT 1, o0x7f9f3587d778, C4<0>, C4<0>, C4<0>;
v0x60000032d050_0 .net8 "Bitline1", 0 0, p0x7f9f3587d718;  1 drivers, strength-aware
v0x60000032d0e0_0 .net8 "Bitline2", 0 0, p0x7f9f3587d748;  1 drivers, strength-aware
v0x60000032d170_0 .net "D", 0 0, L_0x6000001ccdc0;  1 drivers
v0x60000032d200_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x60000032d290_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x60000032d320_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032d3b0_0 name=_ivl_4
v0x60000032d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032d4d0_0 .net "dffOut", 0 0, v0x60000032cf30_0;  1 drivers
v0x60000032d560_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35b7ca10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7cf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032ccf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032cd80_0 .net "d", 0 0, L_0x6000001ccdc0;  alias, 1 drivers
v0x60000032ce10_0 .net "q", 0 0, v0x60000032cf30_0;  alias, 1 drivers
v0x60000032cea0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000032cf30_0 .var "state", 0 0;
v0x60000032cfc0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35b7c4c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b870 .functor BUFT 1, v0x60000032d830_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587db08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b8e0 .functor BUFT 1, o0x7f9f3587db08, C4<0>, C4<0>, C4<0>;
v0x60000032d950_0 .net8 "Bitline1", 0 0, p0x7f9f3587daa8;  1 drivers, strength-aware
v0x60000032d9e0_0 .net8 "Bitline2", 0 0, p0x7f9f3587dad8;  1 drivers, strength-aware
v0x600000322ac0_0 .net "D", 0 0, L_0x6000001cce60;  1 drivers
v0x600000322b50_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x600000322be0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000322c70_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000322d00_0 name=_ivl_4
v0x600000322d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000322e20_0 .net "dffOut", 0 0, v0x60000032d830_0;  1 drivers
v0x600000322eb0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35b7bf70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7c4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032d5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032d680_0 .net "d", 0 0, L_0x6000001cce60;  alias, 1 drivers
v0x60000032d710_0 .net "q", 0 0, v0x60000032d830_0;  alias, 1 drivers
v0x60000032d7a0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x60000032d830_0 .var "state", 0 0;
v0x60000032d8c0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa45d0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aab9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2b950 .functor BUFT 1, v0x600000323180_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587de98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2b9c0 .functor BUFT 1, o0x7f9f3587de98, C4<0>, C4<0>, C4<0>;
v0x6000003232a0_0 .net8 "Bitline1", 0 0, p0x7f9f3587de38;  1 drivers, strength-aware
v0x600000323330_0 .net8 "Bitline2", 0 0, p0x7f9f3587de68;  1 drivers, strength-aware
v0x6000003233c0_0 .net "D", 0 0, L_0x6000001ccf00;  1 drivers
v0x600000323450_0 .net "ReadEnable1", 0 0, L_0x7f9f37333f00;  alias, 1 drivers
v0x6000003234e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37333f48;  alias, 1 drivers
v0x600000323570_0 .net "WriteEnable", 0 0, L_0x7f9f37334020;  alias, 1 drivers
; Elide local net with no drivers, v0x600000323600_0 name=_ivl_4
v0x600000323690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000323720_0 .net "dffOut", 0 0, v0x600000323180_0;  1 drivers
v0x6000003237b0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
S_0x7f9f35aa4080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa45d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000322f40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000322fd0_0 .net "d", 0 0, L_0x6000001ccf00;  alias, 1 drivers
v0x600000323060_0 .net "q", 0 0, v0x600000323180_0;  alias, 1 drivers
v0x6000003230f0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000323180_0 .var "state", 0 0;
v0x600000323210_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa3090 .scope module, "reg_dest_dff[0]" "dff" 15 38, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000323cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000323d50_0 .net "d", 0 0, L_0x6000001c2580;  1 drivers
v0x600000323de0_0 .net "q", 0 0, v0x600000323f00_0;  1 drivers
v0x600000323e70_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000323f00_0 .var "state", 0 0;
v0x600000328000_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa2b40 .scope module, "reg_dest_dff[1]" "dff" 15 38, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000328090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000328120_0 .net "d", 0 0, L_0x6000001c2620;  1 drivers
v0x6000003281b0_0 .net "q", 0 0, v0x6000003282d0_0;  1 drivers
v0x600000328240_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x6000003282d0_0 .var "state", 0 0;
v0x600000328360_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa25f0 .scope module, "reg_dest_dff[2]" "dff" 15 38, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003283f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000328480_0 .net "d", 0 0, L_0x6000001c26c0;  1 drivers
v0x600000328510_0 .net "q", 0 0, v0x600000328630_0;  1 drivers
v0x6000003285a0_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000328630_0 .var "state", 0 0;
v0x6000003286c0_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa20a0 .scope module, "reg_dest_dff[3]" "dff" 15 38, 14 2 0, S_0x7f9f35cbe4d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000328750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003287e0_0 .net "d", 0 0, L_0x6000001c2760;  1 drivers
v0x600000328870_0 .net "q", 0 0, v0x600000328990_0;  1 drivers
v0x600000328900_0 .net "rst", 0 0, L_0x600001b39b20;  alias, 1 drivers
v0x600000328990_0 .var "state", 0 0;
v0x600000328a20_0 .net "wen", 0 0, L_0x7f9f37334020;  alias, 1 drivers
S_0x7f9f35aa1b50 .scope module, "X_M_flops0" "X_M_Flops" 4 259, 16 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "RegWrite_in";
    .port_info 4 /OUTPUT 1 "RegWrite_out";
    .port_info 5 /INPUT 1 "MemRead_in";
    .port_info 6 /OUTPUT 1 "MemRead_out";
    .port_info 7 /INPUT 1 "MemWrite_in";
    .port_info 8 /OUTPUT 1 "MemWrite_out";
    .port_info 9 /INPUT 1 "MemtoReg_in";
    .port_info 10 /OUTPUT 1 "MemtoReg_out";
    .port_info 11 /INPUT 1 "SavePC_in";
    .port_info 12 /OUTPUT 1 "SavePC_out";
    .port_info 13 /INPUT 1 "halt_in";
    .port_info 14 /OUTPUT 1 "halt_out";
    .port_info 15 /INPUT 16 "instruction_in";
    .port_info 16 /OUTPUT 16 "instruction_out";
    .port_info 17 /INPUT 16 "b_in";
    .port_info 18 /OUTPUT 16 "b_out";
    .port_info 19 /INPUT 16 "ALUresult_in";
    .port_info 20 /OUTPUT 16 "ALUresult_out";
    .port_info 21 /INPUT 16 "oldPC_in";
    .port_info 22 /OUTPUT 16 "oldPC_out";
    .port_info 23 /INPUT 16 "newPC_in";
    .port_info 24 /OUTPUT 16 "newPC_out";
    .port_info 25 /INPUT 4 "reg_dest_in";
    .port_info 26 /OUTPUT 4 "reg_dest_out";
    .port_info 27 /INPUT 4 "Source2_in";
    .port_info 28 /OUTPUT 4 "Source2_out";
v0x6000003fb2a0_0 .net "ALUresult_in", 15 0, L_0x6000001c0140;  alias, 1 drivers
v0x6000003fb330_0 .net8 "ALUresult_out", 15 0, p0x7f9f3586dce8;  alias, 0 drivers, strength-aware
v0x6000003fb3c0_0 .net "MemRead_in", 0 0, L_0x600001b56a70;  alias, 1 drivers
v0x6000003fb450_0 .net "MemRead_out", 0 0, v0x6000003d2f40_0;  alias, 1 drivers
v0x6000003fb4e0_0 .net "MemWrite_in", 0 0, L_0x600001b56a00;  alias, 1 drivers
v0x6000003fb570_0 .net "MemWrite_out", 0 0, v0x6000003d32a0_0;  alias, 1 drivers
v0x6000003fb600_0 .net "MemtoReg_in", 0 0, L_0x600001b56b50;  alias, 1 drivers
v0x6000003fb690_0 .net "MemtoReg_out", 0 0, L_0x600001b7d8f0;  alias, 1 drivers
v0x6000003fb720_0 .net "RegWrite_in", 0 0, L_0x600001b56ae0;  alias, 1 drivers
v0x6000003fb7b0_0 .net "RegWrite_out", 0 0, v0x6000003d3960_0;  alias, 1 drivers
v0x6000003fb840_0 .net "SavePC_in", 0 0, L_0x600001b56840;  alias, 1 drivers
v0x6000003fb8d0_0 .net "SavePC_out", 0 0, L_0x600001b7d960;  alias, 1 drivers
v0x6000003fb960_0 .net "Source2_in", 3 0, L_0x600000166da0;  alias, 1 drivers
v0x6000003fb9f0_0 .net "Source2_out", 3 0, L_0x6000001d4280;  alias, 1 drivers
v0x6000003fba80_0 .net "b_in", 15 0, L_0x6000001d7a20;  alias, 1 drivers
v0x6000003fbb10_0 .net8 "b_out", 15 0, p0x7f9f35886dd8;  alias, 0 drivers, strength-aware
v0x6000003fbba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fbc30_0 .net "halt_in", 0 0, L_0x600001b567d0;  alias, 1 drivers
v0x6000003fbcc0_0 .net "halt_out", 0 0, L_0x600001b7d9d0;  alias, 1 drivers
v0x6000003fbd50_0 .net8 "instruction_in", 15 0, p0x7f9f35861aa8;  alias, 0 drivers, strength-aware
v0x6000003fbde0_0 .net8 "instruction_out", 15 0, p0x7f9f35871e58;  alias, 0 drivers, strength-aware
v0x6000003fbe70_0 .net8 "newPC_in", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
v0x6000003fbf00_0 .net8 "newPC_out", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
v0x6000003e4000_0 .net8 "oldPC_in", 15 0, p0x7f9f35869188;  alias, 0 drivers, strength-aware
v0x6000003e4090_0 .net8 "oldPC_out", 15 0, p0x7f9f3587e0a8;  alias, 0 drivers, strength-aware
v0x6000003e4120_0 .net "reg_dest_in", 3 0, L_0x600000160820;  alias, 1 drivers
v0x6000003e41b0_0 .net "reg_dest_out", 3 0, L_0x600000173f20;  alias, 1 drivers
v0x6000003e4240_0 .net "rst", 0 0, L_0x600001b0c070;  1 drivers
L_0x7f9f37332d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003e42d0_0 .net "wen", 0 0, L_0x7f9f37332d90;  1 drivers
L_0x600000173f20 .concat [ 1 1 1 1], v0x6000003fa760_0, v0x6000003faac0_0, v0x6000003fae20_0, v0x6000003fb180_0;
L_0x6000001d4000 .part L_0x600000160820, 0, 1;
L_0x6000001d40a0 .part L_0x600000160820, 1, 1;
L_0x6000001d4140 .part L_0x600000160820, 2, 1;
L_0x6000001d41e0 .part L_0x600000160820, 3, 1;
L_0x6000001d4280 .concat [ 1 1 1 1], v0x6000003dc090_0, v0x6000003dc3f0_0, v0x6000003dc750_0, v0x6000003dcab0_0;
L_0x6000001d4320 .part L_0x600000166da0, 0, 1;
L_0x6000001d43c0 .part L_0x600000166da0, 1, 1;
L_0x6000001d4460 .part L_0x600000166da0, 2, 1;
L_0x6000001d4500 .part L_0x600000166da0, 3, 1;
S_0x7f9f35aa1600 .scope module, "ALUresult_reg" "Register" 16 54, 14 100 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003d2880_0 .net8 "Bitline1", 15 0, p0x7f9f3586dce8;  alias, 0 drivers, strength-aware
o0x7f9f358826c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c960 .island tran;
p0x7f9f358826c8 .port I0x60000310c960, o0x7f9f358826c8;
v0x6000003d2910_0 .net8 "Bitline2", 15 0, p0x7f9f358826c8;  0 drivers, strength-aware
v0x6000003d29a0_0 .net "D", 15 0, L_0x6000001c0140;  alias, 1 drivers
L_0x7f9f37332be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003d2a30_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  1 drivers
L_0x7f9f37332c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003d2ac0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  1 drivers
v0x6000003d2b50_0 .net "WriteReg", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
v0x6000003d2be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d2c70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
L_0x6000001d59a0 .part L_0x6000001c0140, 0, 1;
L_0x6000001d5a40 .part L_0x6000001c0140, 1, 1;
L_0x6000001d5ae0 .part L_0x6000001c0140, 2, 1;
L_0x6000001d5b80 .part L_0x6000001c0140, 3, 1;
L_0x6000001d5c20 .part L_0x6000001c0140, 4, 1;
L_0x6000001d5cc0 .part L_0x6000001c0140, 5, 1;
L_0x6000001d5d60 .part L_0x6000001c0140, 6, 1;
L_0x6000001d5e00 .part L_0x6000001c0140, 7, 1;
L_0x6000001d5ea0 .part L_0x6000001c0140, 8, 1;
L_0x6000001d5f40 .part L_0x6000001c0140, 9, 1;
L_0x6000001d5fe0 .part L_0x6000001c0140, 10, 1;
L_0x6000001d6080 .part L_0x6000001c0140, 11, 1;
L_0x6000001d6120 .part L_0x6000001c0140, 12, 1;
L_0x6000001d61c0 .part L_0x6000001c0140, 13, 1;
L_0x6000001d6260 .part L_0x6000001c0140, 14, 1;
L_0x6000001d6300 .part L_0x6000001c0140, 15, 1;
p0x7f9f3587eee8 .port I0x60000310c820, L_0x600001b2d810;
 .tranvp 16 1 0, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f3587eee8;
p0x7f9f3587f2d8 .port I0x60000310c820, L_0x600001b2d8f0;
 .tranvp 16 1 1, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f3587f2d8;
p0x7f9f3587f668 .port I0x60000310c820, L_0x600001b2d9d0;
 .tranvp 16 1 2, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f3587f668;
p0x7f9f3587f9f8 .port I0x60000310c820, L_0x600001b2dab0;
 .tranvp 16 1 3, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f3587f9f8;
p0x7f9f3587fd88 .port I0x60000310c820, L_0x600001b2db90;
 .tranvp 16 1 4, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f3587fd88;
p0x7f9f35880118 .port I0x60000310c820, L_0x600001b2dc70;
 .tranvp 16 1 5, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35880118;
p0x7f9f358804a8 .port I0x60000310c820, L_0x600001b2dd50;
 .tranvp 16 1 6, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f358804a8;
p0x7f9f35880838 .port I0x60000310c820, L_0x600001b2de30;
 .tranvp 16 1 7, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35880838;
p0x7f9f35880bc8 .port I0x60000310c820, L_0x600001b2df10;
 .tranvp 16 1 8, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35880bc8;
p0x7f9f35880f58 .port I0x60000310c820, L_0x600001b2dff0;
 .tranvp 16 1 9, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35880f58;
p0x7f9f358812e8 .port I0x60000310c820, L_0x600001b2e0d0;
 .tranvp 16 1 10, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f358812e8;
p0x7f9f35881678 .port I0x60000310c820, L_0x600001b2e1b0;
 .tranvp 16 1 11, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35881678;
p0x7f9f35881a08 .port I0x60000310c820, L_0x600001b2e290;
 .tranvp 16 1 12, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35881a08;
p0x7f9f35881d98 .port I0x60000310c820, L_0x600001b2e370;
 .tranvp 16 1 13, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35881d98;
p0x7f9f35882128 .port I0x60000310c820, L_0x600001b2e450;
 .tranvp 16 1 14, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f35882128;
p0x7f9f358824b8 .port I0x60000310c820, L_0x600001b2e530;
 .tranvp 16 1 15, I0x60000310c820, p0x7f9f3586dce8 p0x7f9f358824b8;
p0x7f9f3587ef18 .port I0x60000310c960, L_0x600001b2d880;
 .tranvp 16 1 0, I0x60000310c960, p0x7f9f358826c8 p0x7f9f3587ef18;
p0x7f9f3587f308 .port I0x60000310c960, L_0x600001b2d960;
 .tranvp 16 1 1, I0x60000310c960, p0x7f9f358826c8 p0x7f9f3587f308;
p0x7f9f3587f698 .port I0x60000310c960, L_0x600001b2da40;
 .tranvp 16 1 2, I0x60000310c960, p0x7f9f358826c8 p0x7f9f3587f698;
p0x7f9f3587fa28 .port I0x60000310c960, L_0x600001b2db20;
 .tranvp 16 1 3, I0x60000310c960, p0x7f9f358826c8 p0x7f9f3587fa28;
p0x7f9f3587fdb8 .port I0x60000310c960, L_0x600001b2dc00;
 .tranvp 16 1 4, I0x60000310c960, p0x7f9f358826c8 p0x7f9f3587fdb8;
p0x7f9f35880148 .port I0x60000310c960, L_0x600001b2dce0;
 .tranvp 16 1 5, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35880148;
p0x7f9f358804d8 .port I0x60000310c960, L_0x600001b2ddc0;
 .tranvp 16 1 6, I0x60000310c960, p0x7f9f358826c8 p0x7f9f358804d8;
p0x7f9f35880868 .port I0x60000310c960, L_0x600001b2dea0;
 .tranvp 16 1 7, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35880868;
p0x7f9f35880bf8 .port I0x60000310c960, L_0x600001b2df80;
 .tranvp 16 1 8, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35880bf8;
p0x7f9f35880f88 .port I0x60000310c960, L_0x600001b2e060;
 .tranvp 16 1 9, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35880f88;
p0x7f9f35881318 .port I0x60000310c960, L_0x600001b2e140;
 .tranvp 16 1 10, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35881318;
p0x7f9f358816a8 .port I0x60000310c960, L_0x600001b2e220;
 .tranvp 16 1 11, I0x60000310c960, p0x7f9f358826c8 p0x7f9f358816a8;
p0x7f9f35881a38 .port I0x60000310c960, L_0x600001b2e300;
 .tranvp 16 1 12, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35881a38;
p0x7f9f35881dc8 .port I0x60000310c960, L_0x600001b2e3e0;
 .tranvp 16 1 13, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35881dc8;
p0x7f9f35882158 .port I0x60000310c960, L_0x600001b2e4c0;
 .tranvp 16 1 14, I0x60000310c960, p0x7f9f358826c8 p0x7f9f35882158;
p0x7f9f358824e8 .port I0x60000310c960, L_0x600001b2e5a0;
 .tranvp 16 1 15, I0x60000310c960, p0x7f9f358826c8 p0x7f9f358824e8;
S_0x7f9f35aa10b0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d810 .functor BUFT 1, v0x6000003299e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587efa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d880 .functor BUFT 1, o0x7f9f3587efa8, C4<0>, C4<0>, C4<0>;
v0x600000329b00_0 .net8 "Bitline1", 0 0, p0x7f9f3587eee8;  1 drivers, strength-aware
v0x600000329b90_0 .net8 "Bitline2", 0 0, p0x7f9f3587ef18;  1 drivers, strength-aware
v0x600000329c20_0 .net "D", 0 0, L_0x6000001d59a0;  1 drivers
v0x600000329cb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x600000329d40_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x600000329dd0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x600000329e60_0 name=_ivl_4
v0x600000329ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000329f80_0 .net "dffOut", 0 0, v0x6000003299e0_0;  1 drivers
v0x60000032a010_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35aa0b60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa10b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003297a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000329830_0 .net "d", 0 0, L_0x6000001d59a0;  alias, 1 drivers
v0x6000003298c0_0 .net "q", 0 0, v0x6000003299e0_0;  alias, 1 drivers
v0x600000329950_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003299e0_0 .var "state", 0 0;
v0x600000329a70_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35aa0610 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d8f0 .functor BUFT 1, v0x60000032a2e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587f338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d960 .functor BUFT 1, o0x7f9f3587f338, C4<0>, C4<0>, C4<0>;
v0x60000032a400_0 .net8 "Bitline1", 0 0, p0x7f9f3587f2d8;  1 drivers, strength-aware
v0x60000032a490_0 .net8 "Bitline2", 0 0, p0x7f9f3587f308;  1 drivers, strength-aware
v0x60000032a520_0 .net "D", 0 0, L_0x6000001d5a40;  1 drivers
v0x60000032a5b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x60000032a640_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x60000032a6d0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032a760_0 name=_ivl_4
v0x60000032a7f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032a880_0 .net "dffOut", 0 0, v0x60000032a2e0_0;  1 drivers
v0x60000032a910_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35aa00c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aa0610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032a0a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032a130_0 .net "d", 0 0, L_0x6000001d5a40;  alias, 1 drivers
v0x60000032a1c0_0 .net "q", 0 0, v0x60000032a2e0_0;  alias, 1 drivers
v0x60000032a250_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x60000032a2e0_0 .var "state", 0 0;
v0x60000032a370_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9fb70 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d9d0 .functor BUFT 1, v0x60000032abe0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587f6c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2da40 .functor BUFT 1, o0x7f9f3587f6c8, C4<0>, C4<0>, C4<0>;
v0x60000032ad00_0 .net8 "Bitline1", 0 0, p0x7f9f3587f668;  1 drivers, strength-aware
v0x60000032ad90_0 .net8 "Bitline2", 0 0, p0x7f9f3587f698;  1 drivers, strength-aware
v0x60000032ae20_0 .net "D", 0 0, L_0x6000001d5ae0;  1 drivers
v0x60000032aeb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x60000032af40_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x60000032afd0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032b060_0 name=_ivl_4
v0x60000032b0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032b180_0 .net "dffOut", 0 0, v0x60000032abe0_0;  1 drivers
v0x60000032b210_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9f620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9fb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032a9a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032aa30_0 .net "d", 0 0, L_0x6000001d5ae0;  alias, 1 drivers
v0x60000032aac0_0 .net "q", 0 0, v0x60000032abe0_0;  alias, 1 drivers
v0x60000032ab50_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x60000032abe0_0 .var "state", 0 0;
v0x60000032ac70_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9f0d0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2dab0 .functor BUFT 1, v0x60000032b4e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587fa58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2db20 .functor BUFT 1, o0x7f9f3587fa58, C4<0>, C4<0>, C4<0>;
v0x60000032b600_0 .net8 "Bitline1", 0 0, p0x7f9f3587f9f8;  1 drivers, strength-aware
v0x60000032b690_0 .net8 "Bitline2", 0 0, p0x7f9f3587fa28;  1 drivers, strength-aware
v0x60000032b720_0 .net "D", 0 0, L_0x6000001d5b80;  1 drivers
v0x60000032b7b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x60000032b840_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x60000032b8d0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032b960_0 name=_ivl_4
v0x60000032b9f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032ba80_0 .net "dffOut", 0 0, v0x60000032b4e0_0;  1 drivers
v0x60000032bb10_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9eb80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9f0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032b2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032b330_0 .net "d", 0 0, L_0x6000001d5b80;  alias, 1 drivers
v0x60000032b3c0_0 .net "q", 0 0, v0x60000032b4e0_0;  alias, 1 drivers
v0x60000032b450_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x60000032b4e0_0 .var "state", 0 0;
v0x60000032b570_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9e630 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2db90 .functor BUFT 1, v0x60000032bde0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3587fde8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2dc00 .functor BUFT 1, o0x7f9f3587fde8, C4<0>, C4<0>, C4<0>;
v0x60000032bf00_0 .net8 "Bitline1", 0 0, p0x7f9f3587fd88;  1 drivers, strength-aware
v0x6000003d4000_0 .net8 "Bitline2", 0 0, p0x7f9f3587fdb8;  1 drivers, strength-aware
v0x6000003d4090_0 .net "D", 0 0, L_0x6000001d5c20;  1 drivers
v0x6000003d4120_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d41b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d4240_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d42d0_0 name=_ivl_4
v0x6000003d4360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d43f0_0 .net "dffOut", 0 0, v0x60000032bde0_0;  1 drivers
v0x6000003d4480_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9e0e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9e630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032bba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032bc30_0 .net "d", 0 0, L_0x6000001d5c20;  alias, 1 drivers
v0x60000032bcc0_0 .net "q", 0 0, v0x60000032bde0_0;  alias, 1 drivers
v0x60000032bd50_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x60000032bde0_0 .var "state", 0 0;
v0x60000032be70_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9db90 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2dc70 .functor BUFT 1, v0x6000003d4750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35880178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2dce0 .functor BUFT 1, o0x7f9f35880178, C4<0>, C4<0>, C4<0>;
v0x6000003d4870_0 .net8 "Bitline1", 0 0, p0x7f9f35880118;  1 drivers, strength-aware
v0x6000003d4900_0 .net8 "Bitline2", 0 0, p0x7f9f35880148;  1 drivers, strength-aware
v0x6000003d4990_0 .net "D", 0 0, L_0x6000001d5cc0;  1 drivers
v0x6000003d4a20_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d4ab0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d4b40_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d4bd0_0 name=_ivl_4
v0x6000003d4c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d4cf0_0 .net "dffOut", 0 0, v0x6000003d4750_0;  1 drivers
v0x6000003d4d80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9d640 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9db90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d4510_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d45a0_0 .net "d", 0 0, L_0x6000001d5cc0;  alias, 1 drivers
v0x6000003d4630_0 .net "q", 0 0, v0x6000003d4750_0;  alias, 1 drivers
v0x6000003d46c0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d4750_0 .var "state", 0 0;
v0x6000003d47e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9d0f0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2dd50 .functor BUFT 1, v0x6000003d5050_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35880508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ddc0 .functor BUFT 1, o0x7f9f35880508, C4<0>, C4<0>, C4<0>;
v0x6000003d5170_0 .net8 "Bitline1", 0 0, p0x7f9f358804a8;  1 drivers, strength-aware
v0x6000003d5200_0 .net8 "Bitline2", 0 0, p0x7f9f358804d8;  1 drivers, strength-aware
v0x6000003d5290_0 .net "D", 0 0, L_0x6000001d5d60;  1 drivers
v0x6000003d5320_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d53b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d5440_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d54d0_0 name=_ivl_4
v0x6000003d5560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d55f0_0 .net "dffOut", 0 0, v0x6000003d5050_0;  1 drivers
v0x6000003d5680_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9cba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9d0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d4e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d4ea0_0 .net "d", 0 0, L_0x6000001d5d60;  alias, 1 drivers
v0x6000003d4f30_0 .net "q", 0 0, v0x6000003d5050_0;  alias, 1 drivers
v0x6000003d4fc0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d5050_0 .var "state", 0 0;
v0x6000003d50e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9c650 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2de30 .functor BUFT 1, v0x6000003d5950_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35880898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2dea0 .functor BUFT 1, o0x7f9f35880898, C4<0>, C4<0>, C4<0>;
v0x6000003d5a70_0 .net8 "Bitline1", 0 0, p0x7f9f35880838;  1 drivers, strength-aware
v0x6000003d5b00_0 .net8 "Bitline2", 0 0, p0x7f9f35880868;  1 drivers, strength-aware
v0x6000003d5b90_0 .net "D", 0 0, L_0x6000001d5e00;  1 drivers
v0x6000003d5c20_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d5cb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d5d40_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d5dd0_0 name=_ivl_4
v0x6000003d5e60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d5ef0_0 .net "dffOut", 0 0, v0x6000003d5950_0;  1 drivers
v0x6000003d5f80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9c100 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9c650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d5710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d57a0_0 .net "d", 0 0, L_0x6000001d5e00;  alias, 1 drivers
v0x6000003d5830_0 .net "q", 0 0, v0x6000003d5950_0;  alias, 1 drivers
v0x6000003d58c0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d5950_0 .var "state", 0 0;
v0x6000003d59e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9bbb0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2df10 .functor BUFT 1, v0x6000003d6250_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35880c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2df80 .functor BUFT 1, o0x7f9f35880c28, C4<0>, C4<0>, C4<0>;
v0x6000003d6370_0 .net8 "Bitline1", 0 0, p0x7f9f35880bc8;  1 drivers, strength-aware
v0x6000003d6400_0 .net8 "Bitline2", 0 0, p0x7f9f35880bf8;  1 drivers, strength-aware
v0x6000003d6490_0 .net "D", 0 0, L_0x6000001d5ea0;  1 drivers
v0x6000003d6520_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d65b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d6640_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d66d0_0 name=_ivl_4
v0x6000003d6760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d67f0_0 .net "dffOut", 0 0, v0x6000003d6250_0;  1 drivers
v0x6000003d6880_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9b660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9bbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d6010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d60a0_0 .net "d", 0 0, L_0x6000001d5ea0;  alias, 1 drivers
v0x6000003d6130_0 .net "q", 0 0, v0x6000003d6250_0;  alias, 1 drivers
v0x6000003d61c0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d6250_0 .var "state", 0 0;
v0x6000003d62e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9a670 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2dff0 .functor BUFT 1, v0x6000003d6b50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35880fb8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e060 .functor BUFT 1, o0x7f9f35880fb8, C4<0>, C4<0>, C4<0>;
v0x6000003d6c70_0 .net8 "Bitline1", 0 0, p0x7f9f35880f58;  1 drivers, strength-aware
v0x6000003d6d00_0 .net8 "Bitline2", 0 0, p0x7f9f35880f88;  1 drivers, strength-aware
v0x6000003d6d90_0 .net "D", 0 0, L_0x6000001d5f40;  1 drivers
v0x6000003d6e20_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d6eb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d6f40_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d6fd0_0 name=_ivl_4
v0x6000003d7060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d70f0_0 .net "dffOut", 0 0, v0x6000003d6b50_0;  1 drivers
v0x6000003d7180_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a9a120 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a9a670;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d6910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d69a0_0 .net "d", 0 0, L_0x6000001d5f40;  alias, 1 drivers
v0x6000003d6a30_0 .net "q", 0 0, v0x6000003d6b50_0;  alias, 1 drivers
v0x6000003d6ac0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d6b50_0 .var "state", 0 0;
v0x6000003d6be0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a99bd0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e0d0 .functor BUFT 1, v0x6000003d7450_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35881348 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e140 .functor BUFT 1, o0x7f9f35881348, C4<0>, C4<0>, C4<0>;
v0x6000003d7570_0 .net8 "Bitline1", 0 0, p0x7f9f358812e8;  1 drivers, strength-aware
v0x6000003d7600_0 .net8 "Bitline2", 0 0, p0x7f9f35881318;  1 drivers, strength-aware
v0x6000003d7690_0 .net "D", 0 0, L_0x6000001d5fe0;  1 drivers
v0x6000003d7720_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d77b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d7840_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d78d0_0 name=_ivl_4
v0x6000003d7960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d79f0_0 .net "dffOut", 0 0, v0x6000003d7450_0;  1 drivers
v0x6000003d7a80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a99680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a99bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d7210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d72a0_0 .net "d", 0 0, L_0x6000001d5fe0;  alias, 1 drivers
v0x6000003d7330_0 .net "q", 0 0, v0x6000003d7450_0;  alias, 1 drivers
v0x6000003d73c0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d7450_0 .var "state", 0 0;
v0x6000003d74e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a99130 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e1b0 .functor BUFT 1, v0x6000003d7d50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358816d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e220 .functor BUFT 1, o0x7f9f358816d8, C4<0>, C4<0>, C4<0>;
v0x6000003d7e70_0 .net8 "Bitline1", 0 0, p0x7f9f35881678;  1 drivers, strength-aware
v0x6000003d7f00_0 .net8 "Bitline2", 0 0, p0x7f9f358816a8;  1 drivers, strength-aware
v0x6000003d0000_0 .net "D", 0 0, L_0x6000001d6080;  1 drivers
v0x6000003d0090_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d0120_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d01b0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d0240_0 name=_ivl_4
v0x6000003d02d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d0360_0 .net "dffOut", 0 0, v0x6000003d7d50_0;  1 drivers
v0x6000003d03f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a98be0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a99130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d7b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d7ba0_0 .net "d", 0 0, L_0x6000001d6080;  alias, 1 drivers
v0x6000003d7c30_0 .net "q", 0 0, v0x6000003d7d50_0;  alias, 1 drivers
v0x6000003d7cc0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d7d50_0 .var "state", 0 0;
v0x6000003d7de0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a98690 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e290 .functor BUFT 1, v0x6000003d06c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35881a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e300 .functor BUFT 1, o0x7f9f35881a68, C4<0>, C4<0>, C4<0>;
v0x6000003d07e0_0 .net8 "Bitline1", 0 0, p0x7f9f35881a08;  1 drivers, strength-aware
v0x6000003d0870_0 .net8 "Bitline2", 0 0, p0x7f9f35881a38;  1 drivers, strength-aware
v0x6000003d0900_0 .net "D", 0 0, L_0x6000001d6120;  1 drivers
v0x6000003d0990_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d0a20_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d0ab0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d0b40_0 name=_ivl_4
v0x6000003d0bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d0c60_0 .net "dffOut", 0 0, v0x6000003d06c0_0;  1 drivers
v0x6000003d0cf0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a98140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a98690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d0480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d0510_0 .net "d", 0 0, L_0x6000001d6120;  alias, 1 drivers
v0x6000003d05a0_0 .net "q", 0 0, v0x6000003d06c0_0;  alias, 1 drivers
v0x6000003d0630_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d06c0_0 .var "state", 0 0;
v0x6000003d0750_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a97bf0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e370 .functor BUFT 1, v0x6000003d0fc0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35881df8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e3e0 .functor BUFT 1, o0x7f9f35881df8, C4<0>, C4<0>, C4<0>;
v0x6000003d10e0_0 .net8 "Bitline1", 0 0, p0x7f9f35881d98;  1 drivers, strength-aware
v0x6000003d1170_0 .net8 "Bitline2", 0 0, p0x7f9f35881dc8;  1 drivers, strength-aware
v0x6000003d1200_0 .net "D", 0 0, L_0x6000001d61c0;  1 drivers
v0x6000003d1290_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d1320_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d13b0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d1440_0 name=_ivl_4
v0x6000003d14d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d1560_0 .net "dffOut", 0 0, v0x6000003d0fc0_0;  1 drivers
v0x6000003d15f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a976a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a97bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d0d80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d0e10_0 .net "d", 0 0, L_0x6000001d61c0;  alias, 1 drivers
v0x6000003d0ea0_0 .net "q", 0 0, v0x6000003d0fc0_0;  alias, 1 drivers
v0x6000003d0f30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d0fc0_0 .var "state", 0 0;
v0x6000003d1050_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a97150 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e450 .functor BUFT 1, v0x6000003d18c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35882188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e4c0 .functor BUFT 1, o0x7f9f35882188, C4<0>, C4<0>, C4<0>;
v0x6000003d19e0_0 .net8 "Bitline1", 0 0, p0x7f9f35882128;  1 drivers, strength-aware
v0x6000003d1a70_0 .net8 "Bitline2", 0 0, p0x7f9f35882158;  1 drivers, strength-aware
v0x6000003d1b00_0 .net "D", 0 0, L_0x6000001d6260;  1 drivers
v0x6000003d1b90_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d1c20_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d1cb0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d1d40_0 name=_ivl_4
v0x6000003d1dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d1e60_0 .net "dffOut", 0 0, v0x6000003d18c0_0;  1 drivers
v0x6000003d1ef0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a96c00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a97150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d1680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d1710_0 .net "d", 0 0, L_0x6000001d6260;  alias, 1 drivers
v0x6000003d17a0_0 .net "q", 0 0, v0x6000003d18c0_0;  alias, 1 drivers
v0x6000003d1830_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d18c0_0 .var "state", 0 0;
v0x6000003d1950_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a966b0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35aa1600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e530 .functor BUFT 1, v0x6000003d21c0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35882518 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e5a0 .functor BUFT 1, o0x7f9f35882518, C4<0>, C4<0>, C4<0>;
v0x6000003d22e0_0 .net8 "Bitline1", 0 0, p0x7f9f358824b8;  1 drivers, strength-aware
v0x6000003d2370_0 .net8 "Bitline2", 0 0, p0x7f9f358824e8;  1 drivers, strength-aware
v0x6000003d2400_0 .net "D", 0 0, L_0x6000001d6300;  1 drivers
v0x6000003d2490_0 .net "ReadEnable1", 0 0, L_0x7f9f37332be0;  alias, 1 drivers
v0x6000003d2520_0 .net "ReadEnable2", 0 0, L_0x7f9f37332c28;  alias, 1 drivers
v0x6000003d25b0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d2640_0 name=_ivl_4
v0x6000003d26d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d2760_0 .net "dffOut", 0 0, v0x6000003d21c0_0;  1 drivers
v0x6000003d27f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a96160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a966b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d1f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d2010_0 .net "d", 0 0, L_0x6000001d6300;  alias, 1 drivers
v0x6000003d20a0_0 .net "q", 0 0, v0x6000003d21c0_0;  alias, 1 drivers
v0x6000003d2130_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d21c0_0 .var "state", 0 0;
v0x6000003d2250_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9b110 .scope module, "MemRead_dff" "dff" 16 37, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d2d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d2d90_0 .net "d", 0 0, L_0x600001b56a70;  alias, 1 drivers
v0x6000003d2e20_0 .net "q", 0 0, v0x6000003d2f40_0;  alias, 1 drivers
v0x6000003d2eb0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d2f40_0 .var "state", 0 0;
v0x6000003d2fd0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a9abc0 .scope module, "MemWrite_dff" "dff" 16 38, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d3060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d30f0_0 .net "d", 0 0, L_0x600001b56a00;  alias, 1 drivers
v0x6000003d3180_0 .net "q", 0 0, v0x6000003d32a0_0;  alias, 1 drivers
v0x6000003d3210_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d32a0_0 .var "state", 0 0;
v0x6000003d3330_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a95170 .scope module, "MemtoReg_dff" "dff" 16 39, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7d8f0 .functor BUFZ 1, v0x6000003d3600_0, C4<0>, C4<0>, C4<0>;
v0x6000003d33c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d3450_0 .net "d", 0 0, L_0x600001b56b50;  alias, 1 drivers
v0x6000003d34e0_0 .net "q", 0 0, L_0x600001b7d8f0;  alias, 1 drivers
v0x6000003d3570_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d3600_0 .var "state", 0 0;
v0x6000003d3690_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a94c20 .scope module, "RegWrite_dff" "dff" 16 36, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d3720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d37b0_0 .net "d", 0 0, L_0x600001b56ae0;  alias, 1 drivers
v0x6000003d3840_0 .net "q", 0 0, v0x6000003d3960_0;  alias, 1 drivers
v0x6000003d38d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d3960_0 .var "state", 0 0;
v0x6000003d39f0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a946d0 .scope module, "SavePC_dff" "dff" 16 40, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7d960 .functor BUFZ 1, v0x6000003d3cc0_0, C4<0>, C4<0>, C4<0>;
v0x6000003d3a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d3b10_0 .net "d", 0 0, L_0x600001b56840;  alias, 1 drivers
v0x6000003d3ba0_0 .net "q", 0 0, L_0x600001b7d960;  alias, 1 drivers
v0x6000003d3c30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d3cc0_0 .var "state", 0 0;
v0x6000003d3d50_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a94180 .scope module, "Source2_dff[0]" "dff" 16 45, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d3de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d3e70_0 .net "d", 0 0, L_0x6000001d4320;  1 drivers
v0x6000003d3f00_0 .net "q", 0 0, v0x6000003dc090_0;  1 drivers
v0x6000003dc000_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dc090_0 .var "state", 0 0;
v0x6000003dc120_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a93c30 .scope module, "Source2_dff[1]" "dff" 16 45, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dc1b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dc240_0 .net "d", 0 0, L_0x6000001d43c0;  1 drivers
v0x6000003dc2d0_0 .net "q", 0 0, v0x6000003dc3f0_0;  1 drivers
v0x6000003dc360_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dc3f0_0 .var "state", 0 0;
v0x6000003dc480_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7b0f0 .scope module, "Source2_dff[2]" "dff" 16 45, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dc510_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dc5a0_0 .net "d", 0 0, L_0x6000001d4460;  1 drivers
v0x6000003dc630_0 .net "q", 0 0, v0x6000003dc750_0;  1 drivers
v0x6000003dc6c0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dc750_0 .var "state", 0 0;
v0x6000003dc7e0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad5220 .scope module, "Source2_dff[3]" "dff" 16 45, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dc870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dc900_0 .net "d", 0 0, L_0x6000001d4500;  1 drivers
v0x6000003dc990_0 .net "q", 0 0, v0x6000003dcab0_0;  1 drivers
v0x6000003dca20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dcab0_0 .var "state", 0 0;
v0x6000003dcb40_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a050e0 .scope module, "b_reg" "Register" 16 51, 14 100 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003c5cb0_0 .net8 "Bitline1", 15 0, p0x7f9f35886dd8;  alias, 0 drivers, strength-aware
o0x7f9f35886e08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c6c0 .island tran;
p0x7f9f35886e08 .port I0x60000310c6c0, o0x7f9f35886e08;
v0x6000003c5d40_0 .net8 "Bitline2", 15 0, p0x7f9f35886e08;  0 drivers, strength-aware
v0x6000003c5dd0_0 .net "D", 15 0, L_0x6000001d7a20;  alias, 1 drivers
L_0x7f9f37332b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003c5e60_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  1 drivers
L_0x7f9f37332b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003c5ef0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  1 drivers
v0x6000003c5f80_0 .net "WriteReg", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
v0x6000003c6010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c60a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
L_0x6000001d4fa0 .part L_0x6000001d7a20, 0, 1;
L_0x6000001d5040 .part L_0x6000001d7a20, 1, 1;
L_0x6000001d50e0 .part L_0x6000001d7a20, 2, 1;
L_0x6000001d5180 .part L_0x6000001d7a20, 3, 1;
L_0x6000001d5220 .part L_0x6000001d7a20, 4, 1;
L_0x6000001d52c0 .part L_0x6000001d7a20, 5, 1;
L_0x6000001d5360 .part L_0x6000001d7a20, 6, 1;
L_0x6000001d5400 .part L_0x6000001d7a20, 7, 1;
L_0x6000001d54a0 .part L_0x6000001d7a20, 8, 1;
L_0x6000001d5540 .part L_0x6000001d7a20, 9, 1;
L_0x6000001d55e0 .part L_0x6000001d7a20, 10, 1;
L_0x6000001d5680 .part L_0x6000001d7a20, 11, 1;
L_0x6000001d5720 .part L_0x6000001d7a20, 12, 1;
L_0x6000001d57c0 .part L_0x6000001d7a20, 13, 1;
L_0x6000001d5860 .part L_0x6000001d7a20, 14, 1;
L_0x6000001d5900 .part L_0x6000001d7a20, 15, 1;
p0x7f9f358835f8 .port I0x60000310c540, L_0x600001b2ca10;
 .tranvp 16 1 0, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f358835f8;
p0x7f9f358839e8 .port I0x60000310c540, L_0x600001b2caf0;
 .tranvp 16 1 1, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f358839e8;
p0x7f9f35883d78 .port I0x60000310c540, L_0x600001b2cbd0;
 .tranvp 16 1 2, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35883d78;
p0x7f9f35884108 .port I0x60000310c540, L_0x600001b2ccb0;
 .tranvp 16 1 3, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35884108;
p0x7f9f35884498 .port I0x60000310c540, L_0x600001b2cd90;
 .tranvp 16 1 4, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35884498;
p0x7f9f35884828 .port I0x60000310c540, L_0x600001b2ce70;
 .tranvp 16 1 5, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35884828;
p0x7f9f35884bb8 .port I0x60000310c540, L_0x600001b2cf50;
 .tranvp 16 1 6, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35884bb8;
p0x7f9f35884f48 .port I0x60000310c540, L_0x600001b2d030;
 .tranvp 16 1 7, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35884f48;
p0x7f9f358852d8 .port I0x60000310c540, L_0x600001b2d110;
 .tranvp 16 1 8, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f358852d8;
p0x7f9f35885668 .port I0x60000310c540, L_0x600001b2d1f0;
 .tranvp 16 1 9, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35885668;
p0x7f9f358859f8 .port I0x60000310c540, L_0x600001b2d2d0;
 .tranvp 16 1 10, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f358859f8;
p0x7f9f35885d88 .port I0x60000310c540, L_0x600001b2d3b0;
 .tranvp 16 1 11, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35885d88;
p0x7f9f35886118 .port I0x60000310c540, L_0x600001b2d490;
 .tranvp 16 1 12, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35886118;
p0x7f9f358864a8 .port I0x60000310c540, L_0x600001b2d570;
 .tranvp 16 1 13, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f358864a8;
p0x7f9f35886838 .port I0x60000310c540, L_0x600001b2d650;
 .tranvp 16 1 14, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35886838;
p0x7f9f35886bc8 .port I0x60000310c540, L_0x600001b2d730;
 .tranvp 16 1 15, I0x60000310c540, p0x7f9f35886dd8 p0x7f9f35886bc8;
p0x7f9f35883628 .port I0x60000310c6c0, L_0x600001b2ca80;
 .tranvp 16 1 0, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35883628;
p0x7f9f35883a18 .port I0x60000310c6c0, L_0x600001b2cb60;
 .tranvp 16 1 1, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35883a18;
p0x7f9f35883da8 .port I0x60000310c6c0, L_0x600001b2cc40;
 .tranvp 16 1 2, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35883da8;
p0x7f9f35884138 .port I0x60000310c6c0, L_0x600001b2cd20;
 .tranvp 16 1 3, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35884138;
p0x7f9f358844c8 .port I0x60000310c6c0, L_0x600001b2ce00;
 .tranvp 16 1 4, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f358844c8;
p0x7f9f35884858 .port I0x60000310c6c0, L_0x600001b2cee0;
 .tranvp 16 1 5, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35884858;
p0x7f9f35884be8 .port I0x60000310c6c0, L_0x600001b2cfc0;
 .tranvp 16 1 6, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35884be8;
p0x7f9f35884f78 .port I0x60000310c6c0, L_0x600001b2d0a0;
 .tranvp 16 1 7, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35884f78;
p0x7f9f35885308 .port I0x60000310c6c0, L_0x600001b2d180;
 .tranvp 16 1 8, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35885308;
p0x7f9f35885698 .port I0x60000310c6c0, L_0x600001b2d260;
 .tranvp 16 1 9, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35885698;
p0x7f9f35885a28 .port I0x60000310c6c0, L_0x600001b2d340;
 .tranvp 16 1 10, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35885a28;
p0x7f9f35885db8 .port I0x60000310c6c0, L_0x600001b2d420;
 .tranvp 16 1 11, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35885db8;
p0x7f9f35886148 .port I0x60000310c6c0, L_0x600001b2d500;
 .tranvp 16 1 12, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35886148;
p0x7f9f358864d8 .port I0x60000310c6c0, L_0x600001b2d5e0;
 .tranvp 16 1 13, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f358864d8;
p0x7f9f35886868 .port I0x60000310c6c0, L_0x600001b2d6c0;
 .tranvp 16 1 14, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35886868;
p0x7f9f35886bf8 .port I0x60000310c6c0, L_0x600001b2d7a0;
 .tranvp 16 1 15, I0x60000310c6c0, p0x7f9f35886e08 p0x7f9f35886bf8;
S_0x7f9f35a05250 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ca10 .functor BUFT 1, v0x6000003dce10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358836b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ca80 .functor BUFT 1, o0x7f9f358836b8, C4<0>, C4<0>, C4<0>;
v0x6000003dcf30_0 .net8 "Bitline1", 0 0, p0x7f9f358835f8;  1 drivers, strength-aware
v0x6000003dcfc0_0 .net8 "Bitline2", 0 0, p0x7f9f35883628;  1 drivers, strength-aware
v0x6000003dd050_0 .net "D", 0 0, L_0x6000001d4fa0;  1 drivers
v0x6000003dd0e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dd170_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003dd200_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dd290_0 name=_ivl_4
v0x6000003dd320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dd3b0_0 .net "dffOut", 0 0, v0x6000003dce10_0;  1 drivers
v0x6000003dd440_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a937f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a05250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dcbd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dcc60_0 .net "d", 0 0, L_0x6000001d4fa0;  alias, 1 drivers
v0x6000003dccf0_0 .net "q", 0 0, v0x6000003dce10_0;  alias, 1 drivers
v0x6000003dcd80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dce10_0 .var "state", 0 0;
v0x6000003dcea0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a93960 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2caf0 .functor BUFT 1, v0x6000003dd710_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35883a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2cb60 .functor BUFT 1, o0x7f9f35883a48, C4<0>, C4<0>, C4<0>;
v0x6000003dd830_0 .net8 "Bitline1", 0 0, p0x7f9f358839e8;  1 drivers, strength-aware
v0x6000003dd8c0_0 .net8 "Bitline2", 0 0, p0x7f9f35883a18;  1 drivers, strength-aware
v0x6000003dd950_0 .net "D", 0 0, L_0x6000001d5040;  1 drivers
v0x6000003dd9e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dda70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003ddb00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ddb90_0 name=_ivl_4
v0x6000003ddc20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ddcb0_0 .net "dffOut", 0 0, v0x6000003dd710_0;  1 drivers
v0x6000003ddd40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a823b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a93960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dd4d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dd560_0 .net "d", 0 0, L_0x6000001d5040;  alias, 1 drivers
v0x6000003dd5f0_0 .net "q", 0 0, v0x6000003dd710_0;  alias, 1 drivers
v0x6000003dd680_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dd710_0 .var "state", 0 0;
v0x6000003dd7a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a82520 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2cbd0 .functor BUFT 1, v0x6000003de010_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35883dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2cc40 .functor BUFT 1, o0x7f9f35883dd8, C4<0>, C4<0>, C4<0>;
v0x6000003de130_0 .net8 "Bitline1", 0 0, p0x7f9f35883d78;  1 drivers, strength-aware
v0x6000003de1c0_0 .net8 "Bitline2", 0 0, p0x7f9f35883da8;  1 drivers, strength-aware
v0x6000003de250_0 .net "D", 0 0, L_0x6000001d50e0;  1 drivers
v0x6000003de2e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003de370_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003de400_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003de490_0 name=_ivl_4
v0x6000003de520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003de5b0_0 .net "dffOut", 0 0, v0x6000003de010_0;  1 drivers
v0x6000003de640_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7c960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a82520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003dddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dde60_0 .net "d", 0 0, L_0x6000001d50e0;  alias, 1 drivers
v0x6000003ddef0_0 .net "q", 0 0, v0x6000003de010_0;  alias, 1 drivers
v0x6000003ddf80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003de010_0 .var "state", 0 0;
v0x6000003de0a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7cad0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ccb0 .functor BUFT 1, v0x6000003de910_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35884168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2cd20 .functor BUFT 1, o0x7f9f35884168, C4<0>, C4<0>, C4<0>;
v0x6000003dea30_0 .net8 "Bitline1", 0 0, p0x7f9f35884108;  1 drivers, strength-aware
v0x6000003deac0_0 .net8 "Bitline2", 0 0, p0x7f9f35884138;  1 drivers, strength-aware
v0x6000003deb50_0 .net "D", 0 0, L_0x6000001d5180;  1 drivers
v0x6000003debe0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dec70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003ded00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ded90_0 name=_ivl_4
v0x6000003dee20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003deeb0_0 .net "dffOut", 0 0, v0x6000003de910_0;  1 drivers
v0x6000003def40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acc130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7cad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003de6d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003de760_0 .net "d", 0 0, L_0x6000001d5180;  alias, 1 drivers
v0x6000003de7f0_0 .net "q", 0 0, v0x6000003de910_0;  alias, 1 drivers
v0x6000003de880_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003de910_0 .var "state", 0 0;
v0x6000003de9a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acc2a0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2cd90 .functor BUFT 1, v0x6000003df210_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358844f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ce00 .functor BUFT 1, o0x7f9f358844f8, C4<0>, C4<0>, C4<0>;
v0x6000003df330_0 .net8 "Bitline1", 0 0, p0x7f9f35884498;  1 drivers, strength-aware
v0x6000003df3c0_0 .net8 "Bitline2", 0 0, p0x7f9f358844c8;  1 drivers, strength-aware
v0x6000003df450_0 .net "D", 0 0, L_0x6000001d5220;  1 drivers
v0x6000003df4e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003df570_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003df600_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003df690_0 name=_ivl_4
v0x6000003df720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003df7b0_0 .net "dffOut", 0 0, v0x6000003df210_0;  1 drivers
v0x6000003df840_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad5760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acc2a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003defd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003df060_0 .net "d", 0 0, L_0x6000001d5220;  alias, 1 drivers
v0x6000003df0f0_0 .net "q", 0 0, v0x6000003df210_0;  alias, 1 drivers
v0x6000003df180_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003df210_0 .var "state", 0 0;
v0x6000003df2a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad58d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ce70 .functor BUFT 1, v0x6000003dfb10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35884888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2cee0 .functor BUFT 1, o0x7f9f35884888, C4<0>, C4<0>, C4<0>;
v0x6000003dfc30_0 .net8 "Bitline1", 0 0, p0x7f9f35884828;  1 drivers, strength-aware
v0x6000003dfcc0_0 .net8 "Bitline2", 0 0, p0x7f9f35884858;  1 drivers, strength-aware
v0x6000003dfd50_0 .net "D", 0 0, L_0x6000001d52c0;  1 drivers
v0x6000003dfde0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dfe70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003dff00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d8000_0 name=_ivl_4
v0x6000003d8090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d8120_0 .net "dffOut", 0 0, v0x6000003dfb10_0;  1 drivers
v0x6000003d81b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad4160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad58d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003df8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003df960_0 .net "d", 0 0, L_0x6000001d52c0;  alias, 1 drivers
v0x6000003df9f0_0 .net "q", 0 0, v0x6000003dfb10_0;  alias, 1 drivers
v0x6000003dfa80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dfb10_0 .var "state", 0 0;
v0x6000003dfba0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad42d0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2cf50 .functor BUFT 1, v0x6000003d8480_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35884c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2cfc0 .functor BUFT 1, o0x7f9f35884c18, C4<0>, C4<0>, C4<0>;
v0x6000003d85a0_0 .net8 "Bitline1", 0 0, p0x7f9f35884bb8;  1 drivers, strength-aware
v0x6000003d8630_0 .net8 "Bitline2", 0 0, p0x7f9f35884be8;  1 drivers, strength-aware
v0x6000003d86c0_0 .net "D", 0 0, L_0x6000001d5360;  1 drivers
v0x6000003d8750_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003d87e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003d8870_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d8900_0 name=_ivl_4
v0x6000003d8990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d8a20_0 .net "dffOut", 0 0, v0x6000003d8480_0;  1 drivers
v0x6000003d8ab0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad4440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad42d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d8240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d82d0_0 .net "d", 0 0, L_0x6000001d5360;  alias, 1 drivers
v0x6000003d8360_0 .net "q", 0 0, v0x6000003d8480_0;  alias, 1 drivers
v0x6000003d83f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d8480_0 .var "state", 0 0;
v0x6000003d8510_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad45b0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d030 .functor BUFT 1, v0x6000003d8d80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35884fa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d0a0 .functor BUFT 1, o0x7f9f35884fa8, C4<0>, C4<0>, C4<0>;
v0x6000003d8ea0_0 .net8 "Bitline1", 0 0, p0x7f9f35884f48;  1 drivers, strength-aware
v0x6000003d8f30_0 .net8 "Bitline2", 0 0, p0x7f9f35884f78;  1 drivers, strength-aware
v0x6000003d8fc0_0 .net "D", 0 0, L_0x6000001d5400;  1 drivers
v0x6000003d9050_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003d90e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003d9170_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d9200_0 name=_ivl_4
v0x6000003d9290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d9320_0 .net "dffOut", 0 0, v0x6000003d8d80_0;  1 drivers
v0x6000003d93b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad4720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad45b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d8b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d8bd0_0 .net "d", 0 0, L_0x6000001d5400;  alias, 1 drivers
v0x6000003d8c60_0 .net "q", 0 0, v0x6000003d8d80_0;  alias, 1 drivers
v0x6000003d8cf0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d8d80_0 .var "state", 0 0;
v0x6000003d8e10_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad4890 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d110 .functor BUFT 1, v0x6000003d9680_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35885338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d180 .functor BUFT 1, o0x7f9f35885338, C4<0>, C4<0>, C4<0>;
v0x6000003d97a0_0 .net8 "Bitline1", 0 0, p0x7f9f358852d8;  1 drivers, strength-aware
v0x6000003d9830_0 .net8 "Bitline2", 0 0, p0x7f9f35885308;  1 drivers, strength-aware
v0x6000003d98c0_0 .net "D", 0 0, L_0x6000001d54a0;  1 drivers
v0x6000003d9950_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003d99e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003d9a70_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003d9b00_0 name=_ivl_4
v0x6000003d9b90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d9c20_0 .net "dffOut", 0 0, v0x6000003d9680_0;  1 drivers
v0x6000003d9cb0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad4a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad4890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d9440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d94d0_0 .net "d", 0 0, L_0x6000001d54a0;  alias, 1 drivers
v0x6000003d9560_0 .net "q", 0 0, v0x6000003d9680_0;  alias, 1 drivers
v0x6000003d95f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d9680_0 .var "state", 0 0;
v0x6000003d9710_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad4b70 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d1f0 .functor BUFT 1, v0x6000003d9f80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358856c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d260 .functor BUFT 1, o0x7f9f358856c8, C4<0>, C4<0>, C4<0>;
v0x6000003da0a0_0 .net8 "Bitline1", 0 0, p0x7f9f35885668;  1 drivers, strength-aware
v0x6000003da130_0 .net8 "Bitline2", 0 0, p0x7f9f35885698;  1 drivers, strength-aware
v0x6000003da1c0_0 .net "D", 0 0, L_0x6000001d5540;  1 drivers
v0x6000003da250_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003da2e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003da370_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003da400_0 name=_ivl_4
v0x6000003da490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003da520_0 .net "dffOut", 0 0, v0x6000003d9f80_0;  1 drivers
v0x6000003da5b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7cda0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003d9d40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003d9dd0_0 .net "d", 0 0, L_0x6000001d5540;  alias, 1 drivers
v0x6000003d9e60_0 .net "q", 0 0, v0x6000003d9f80_0;  alias, 1 drivers
v0x6000003d9ef0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003d9f80_0 .var "state", 0 0;
v0x6000003da010_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7cf10 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d2d0 .functor BUFT 1, v0x6000003da880_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35885a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d340 .functor BUFT 1, o0x7f9f35885a58, C4<0>, C4<0>, C4<0>;
v0x6000003da9a0_0 .net8 "Bitline1", 0 0, p0x7f9f358859f8;  1 drivers, strength-aware
v0x6000003daa30_0 .net8 "Bitline2", 0 0, p0x7f9f35885a28;  1 drivers, strength-aware
v0x6000003daac0_0 .net "D", 0 0, L_0x6000001d55e0;  1 drivers
v0x6000003dab50_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dabe0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003dac70_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dad00_0 name=_ivl_4
v0x6000003dad90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dae20_0 .net "dffOut", 0 0, v0x6000003da880_0;  1 drivers
v0x6000003daeb0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7d080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7cf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003da640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003da6d0_0 .net "d", 0 0, L_0x6000001d55e0;  alias, 1 drivers
v0x6000003da760_0 .net "q", 0 0, v0x6000003da880_0;  alias, 1 drivers
v0x6000003da7f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003da880_0 .var "state", 0 0;
v0x6000003da910_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad2db0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d3b0 .functor BUFT 1, v0x6000003db180_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35885de8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d420 .functor BUFT 1, o0x7f9f35885de8, C4<0>, C4<0>, C4<0>;
v0x6000003db2a0_0 .net8 "Bitline1", 0 0, p0x7f9f35885d88;  1 drivers, strength-aware
v0x6000003db330_0 .net8 "Bitline2", 0 0, p0x7f9f35885db8;  1 drivers, strength-aware
v0x6000003db3c0_0 .net "D", 0 0, L_0x6000001d5680;  1 drivers
v0x6000003db450_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003db4e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003db570_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003db600_0 name=_ivl_4
v0x6000003db690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003db720_0 .net "dffOut", 0 0, v0x6000003db180_0;  1 drivers
v0x6000003db7b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad2f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad2db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003daf40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003dafd0_0 .net "d", 0 0, L_0x6000001d5680;  alias, 1 drivers
v0x6000003db060_0 .net "q", 0 0, v0x6000003db180_0;  alias, 1 drivers
v0x6000003db0f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003db180_0 .var "state", 0 0;
v0x6000003db210_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a81e60 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d490 .functor BUFT 1, v0x6000003dba80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35886178 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d500 .functor BUFT 1, o0x7f9f35886178, C4<0>, C4<0>, C4<0>;
v0x6000003dbba0_0 .net8 "Bitline1", 0 0, p0x7f9f35886118;  1 drivers, strength-aware
v0x6000003dbc30_0 .net8 "Bitline2", 0 0, p0x7f9f35886148;  1 drivers, strength-aware
v0x6000003dbcc0_0 .net "D", 0 0, L_0x6000001d5720;  1 drivers
v0x6000003dbd50_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003dbde0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003dbe70_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003dbf00_0 name=_ivl_4
v0x6000003c4000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c4090_0 .net "dffOut", 0 0, v0x6000003dba80_0;  1 drivers
v0x6000003c4120_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a81fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a81e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003db840_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003db8d0_0 .net "d", 0 0, L_0x6000001d5720;  alias, 1 drivers
v0x6000003db960_0 .net "q", 0 0, v0x6000003dba80_0;  alias, 1 drivers
v0x6000003db9f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003dba80_0 .var "state", 0 0;
v0x6000003dbb10_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a81910 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d570 .functor BUFT 1, v0x6000003c43f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35886508 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d5e0 .functor BUFT 1, o0x7f9f35886508, C4<0>, C4<0>, C4<0>;
v0x6000003c4510_0 .net8 "Bitline1", 0 0, p0x7f9f358864a8;  1 drivers, strength-aware
v0x6000003c45a0_0 .net8 "Bitline2", 0 0, p0x7f9f358864d8;  1 drivers, strength-aware
v0x6000003c4630_0 .net "D", 0 0, L_0x6000001d57c0;  1 drivers
v0x6000003c46c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003c4750_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003c47e0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c4870_0 name=_ivl_4
v0x6000003c4900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c4990_0 .net "dffOut", 0 0, v0x6000003c43f0_0;  1 drivers
v0x6000003c4a20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a81a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a81910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c41b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c4240_0 .net "d", 0 0, L_0x6000001d57c0;  alias, 1 drivers
v0x6000003c42d0_0 .net "q", 0 0, v0x6000003c43f0_0;  alias, 1 drivers
v0x6000003c4360_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c43f0_0 .var "state", 0 0;
v0x6000003c4480_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a813c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d650 .functor BUFT 1, v0x6000003c4cf0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35886898 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d6c0 .functor BUFT 1, o0x7f9f35886898, C4<0>, C4<0>, C4<0>;
v0x6000003c4e10_0 .net8 "Bitline1", 0 0, p0x7f9f35886838;  1 drivers, strength-aware
v0x6000003c4ea0_0 .net8 "Bitline2", 0 0, p0x7f9f35886868;  1 drivers, strength-aware
v0x6000003c4f30_0 .net "D", 0 0, L_0x6000001d5860;  1 drivers
v0x6000003c4fc0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003c5050_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003c50e0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c5170_0 name=_ivl_4
v0x6000003c5200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c5290_0 .net "dffOut", 0 0, v0x6000003c4cf0_0;  1 drivers
v0x6000003c5320_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a81530 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a813c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c4ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c4b40_0 .net "d", 0 0, L_0x6000001d5860;  alias, 1 drivers
v0x6000003c4bd0_0 .net "q", 0 0, v0x6000003c4cf0_0;  alias, 1 drivers
v0x6000003c4c60_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c4cf0_0 .var "state", 0 0;
v0x6000003c4d80_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a80e70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a050e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2d730 .functor BUFT 1, v0x6000003c55f0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35886c28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2d7a0 .functor BUFT 1, o0x7f9f35886c28, C4<0>, C4<0>, C4<0>;
v0x6000003c5710_0 .net8 "Bitline1", 0 0, p0x7f9f35886bc8;  1 drivers, strength-aware
v0x6000003c57a0_0 .net8 "Bitline2", 0 0, p0x7f9f35886bf8;  1 drivers, strength-aware
v0x6000003c5830_0 .net "D", 0 0, L_0x6000001d5900;  1 drivers
v0x6000003c58c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332b50;  alias, 1 drivers
v0x6000003c5950_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b98;  alias, 1 drivers
v0x6000003c59e0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c5a70_0 name=_ivl_4
v0x6000003c5b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c5b90_0 .net "dffOut", 0 0, v0x6000003c55f0_0;  1 drivers
v0x6000003c5c20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a80fe0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a80e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c53b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c5440_0 .net "d", 0 0, L_0x6000001d5900;  alias, 1 drivers
v0x6000003c54d0_0 .net "q", 0 0, v0x6000003c55f0_0;  alias, 1 drivers
v0x6000003c5560_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c55f0_0 .var "state", 0 0;
v0x6000003c5680_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a803d0 .scope module, "halt_dff" "dff" 16 41, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b7d9d0 .functor BUFZ 1, v0x6000003c6370_0, C4<0>, C4<0>, C4<0>;
v0x6000003c6130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c61c0_0 .net "d", 0 0, L_0x600001b567d0;  alias, 1 drivers
v0x6000003c6250_0 .net "q", 0 0, L_0x600001b7d9d0;  alias, 1 drivers
v0x6000003c62e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c6370_0 .var "state", 0 0;
v0x6000003c6400_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a80540 .scope module, "instruction_reg" "Register" 16 48, 14 100 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003cf570_0 .net8 "Bitline1", 15 0, p0x7f9f35871e58;  alias, 0 drivers, strength-aware
o0x7f9f3588aa38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310c3a0 .island tran;
p0x7f9f3588aa38 .port I0x60000310c3a0, o0x7f9f3588aa38;
v0x6000003cf600_0 .net8 "Bitline2", 15 0, p0x7f9f3588aa38;  0 drivers, strength-aware
v0x6000003cf690_0 .net8 "D", 15 0, p0x7f9f35861aa8;  alias, 0 drivers, strength-aware
L_0x7f9f37332ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003cf720_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  1 drivers
L_0x7f9f37332b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003cf7b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  1 drivers
v0x6000003cf840_0 .net "WriteReg", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
v0x6000003cf8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cf960_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
L_0x6000001d45a0 .part p0x7f9f35861aa8, 0, 1;
L_0x6000001d4640 .part p0x7f9f35861aa8, 1, 1;
L_0x6000001d46e0 .part p0x7f9f35861aa8, 2, 1;
L_0x6000001d4780 .part p0x7f9f35861aa8, 3, 1;
L_0x6000001d4820 .part p0x7f9f35861aa8, 4, 1;
L_0x6000001d48c0 .part p0x7f9f35861aa8, 5, 1;
L_0x6000001d4960 .part p0x7f9f35861aa8, 6, 1;
L_0x6000001d4a00 .part p0x7f9f35861aa8, 7, 1;
L_0x6000001d4aa0 .part p0x7f9f35861aa8, 8, 1;
L_0x6000001d4b40 .part p0x7f9f35861aa8, 9, 1;
L_0x6000001d4be0 .part p0x7f9f35861aa8, 10, 1;
L_0x6000001d4c80 .part p0x7f9f35861aa8, 11, 1;
L_0x6000001d4d20 .part p0x7f9f35861aa8, 12, 1;
L_0x6000001d4dc0 .part p0x7f9f35861aa8, 13, 1;
L_0x6000001d4e60 .part p0x7f9f35861aa8, 14, 1;
L_0x6000001d4f00 .part p0x7f9f35861aa8, 15, 1;
p0x7f9f35887258 .port I0x60000310c1e0, L_0x600001b23bf0;
 .tranvp 16 1 0, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35887258;
p0x7f9f35887648 .port I0x60000310c1e0, L_0x600001b23cd0;
 .tranvp 16 1 1, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35887648;
p0x7f9f358879d8 .port I0x60000310c1e0, L_0x600001b23db0;
 .tranvp 16 1 2, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f358879d8;
p0x7f9f35887d68 .port I0x60000310c1e0, L_0x600001b23e90;
 .tranvp 16 1 3, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35887d68;
p0x7f9f358880f8 .port I0x60000310c1e0, L_0x600001b23f70;
 .tranvp 16 1 4, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f358880f8;
p0x7f9f35888488 .port I0x60000310c1e0, L_0x600001b2c070;
 .tranvp 16 1 5, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35888488;
p0x7f9f35888818 .port I0x60000310c1e0, L_0x600001b2c150;
 .tranvp 16 1 6, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35888818;
p0x7f9f35888ba8 .port I0x60000310c1e0, L_0x600001b2c230;
 .tranvp 16 1 7, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35888ba8;
p0x7f9f35888f38 .port I0x60000310c1e0, L_0x600001b2c310;
 .tranvp 16 1 8, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35888f38;
p0x7f9f358892c8 .port I0x60000310c1e0, L_0x600001b2c3f0;
 .tranvp 16 1 9, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f358892c8;
p0x7f9f35889658 .port I0x60000310c1e0, L_0x600001b2c4d0;
 .tranvp 16 1 10, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35889658;
p0x7f9f358899e8 .port I0x60000310c1e0, L_0x600001b2c5b0;
 .tranvp 16 1 11, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f358899e8;
p0x7f9f35889d78 .port I0x60000310c1e0, L_0x600001b2c690;
 .tranvp 16 1 12, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f35889d78;
p0x7f9f3588a108 .port I0x60000310c1e0, L_0x600001b2c770;
 .tranvp 16 1 13, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f3588a108;
p0x7f9f3588a498 .port I0x60000310c1e0, L_0x600001b2c850;
 .tranvp 16 1 14, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f3588a498;
p0x7f9f3588a828 .port I0x60000310c1e0, L_0x600001b2c930;
 .tranvp 16 1 15, I0x60000310c1e0, p0x7f9f35871e58 p0x7f9f3588a828;
p0x7f9f35887288 .port I0x60000310c3a0, L_0x600001b23c60;
 .tranvp 16 1 0, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35887288;
p0x7f9f35887678 .port I0x60000310c3a0, L_0x600001b23d40;
 .tranvp 16 1 1, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35887678;
p0x7f9f35887a08 .port I0x60000310c3a0, L_0x600001b23e20;
 .tranvp 16 1 2, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35887a08;
p0x7f9f35887d98 .port I0x60000310c3a0, L_0x600001b23f00;
 .tranvp 16 1 3, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35887d98;
p0x7f9f35888128 .port I0x60000310c3a0, L_0x600001b2c000;
 .tranvp 16 1 4, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35888128;
p0x7f9f358884b8 .port I0x60000310c3a0, L_0x600001b2c0e0;
 .tranvp 16 1 5, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f358884b8;
p0x7f9f35888848 .port I0x60000310c3a0, L_0x600001b2c1c0;
 .tranvp 16 1 6, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35888848;
p0x7f9f35888bd8 .port I0x60000310c3a0, L_0x600001b2c2a0;
 .tranvp 16 1 7, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35888bd8;
p0x7f9f35888f68 .port I0x60000310c3a0, L_0x600001b2c380;
 .tranvp 16 1 8, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35888f68;
p0x7f9f358892f8 .port I0x60000310c3a0, L_0x600001b2c460;
 .tranvp 16 1 9, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f358892f8;
p0x7f9f35889688 .port I0x60000310c3a0, L_0x600001b2c540;
 .tranvp 16 1 10, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35889688;
p0x7f9f35889a18 .port I0x60000310c3a0, L_0x600001b2c620;
 .tranvp 16 1 11, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35889a18;
p0x7f9f35889da8 .port I0x60000310c3a0, L_0x600001b2c700;
 .tranvp 16 1 12, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f35889da8;
p0x7f9f3588a138 .port I0x60000310c3a0, L_0x600001b2c7e0;
 .tranvp 16 1 13, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f3588a138;
p0x7f9f3588a4c8 .port I0x60000310c3a0, L_0x600001b2c8c0;
 .tranvp 16 1 14, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f3588a4c8;
p0x7f9f3588a858 .port I0x60000310c3a0, L_0x600001b2c9a0;
 .tranvp 16 1 15, I0x60000310c3a0, p0x7f9f3588aa38 p0x7f9f3588a858;
S_0x7f9f35a7fe80 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23bf0 .functor BUFT 1, v0x6000003c66d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35887318 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23c60 .functor BUFT 1, o0x7f9f35887318, C4<0>, C4<0>, C4<0>;
v0x6000003c67f0_0 .net8 "Bitline1", 0 0, p0x7f9f35887258;  1 drivers, strength-aware
v0x6000003c6880_0 .net8 "Bitline2", 0 0, p0x7f9f35887288;  1 drivers, strength-aware
v0x6000003c6910_0 .net "D", 0 0, L_0x6000001d45a0;  1 drivers
v0x6000003c69a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c6a30_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c6ac0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c6b50_0 name=_ivl_4
v0x6000003c6be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c6c70_0 .net "dffOut", 0 0, v0x6000003c66d0_0;  1 drivers
v0x6000003c6d00_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7fff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c6490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c6520_0 .net "d", 0 0, L_0x6000001d45a0;  alias, 1 drivers
v0x6000003c65b0_0 .net "q", 0 0, v0x6000003c66d0_0;  alias, 1 drivers
v0x6000003c6640_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c66d0_0 .var "state", 0 0;
v0x6000003c6760_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7f930 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23cd0 .functor BUFT 1, v0x6000003c6fd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358876a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23d40 .functor BUFT 1, o0x7f9f358876a8, C4<0>, C4<0>, C4<0>;
v0x6000003c70f0_0 .net8 "Bitline1", 0 0, p0x7f9f35887648;  1 drivers, strength-aware
v0x6000003c7180_0 .net8 "Bitline2", 0 0, p0x7f9f35887678;  1 drivers, strength-aware
v0x6000003c7210_0 .net "D", 0 0, L_0x6000001d4640;  1 drivers
v0x6000003c72a0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c7330_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c73c0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c7450_0 name=_ivl_4
v0x6000003c74e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c7570_0 .net "dffOut", 0 0, v0x6000003c6fd0_0;  1 drivers
v0x6000003c7600_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7faa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7f930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c6d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c6e20_0 .net "d", 0 0, L_0x6000001d4640;  alias, 1 drivers
v0x6000003c6eb0_0 .net "q", 0 0, v0x6000003c6fd0_0;  alias, 1 drivers
v0x6000003c6f40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c6fd0_0 .var "state", 0 0;
v0x6000003c7060_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7f3e0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23db0 .functor BUFT 1, v0x6000003c78d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35887a38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23e20 .functor BUFT 1, o0x7f9f35887a38, C4<0>, C4<0>, C4<0>;
v0x6000003c79f0_0 .net8 "Bitline1", 0 0, p0x7f9f358879d8;  1 drivers, strength-aware
v0x6000003c7a80_0 .net8 "Bitline2", 0 0, p0x7f9f35887a08;  1 drivers, strength-aware
v0x6000003c7b10_0 .net "D", 0 0, L_0x6000001d46e0;  1 drivers
v0x6000003c7ba0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c7c30_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c7cc0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c7d50_0 name=_ivl_4
v0x6000003c7de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c7e70_0 .net "dffOut", 0 0, v0x6000003c78d0_0;  1 drivers
v0x6000003c7f00_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7f550 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7f3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c7690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c7720_0 .net "d", 0 0, L_0x6000001d46e0;  alias, 1 drivers
v0x6000003c77b0_0 .net "q", 0 0, v0x6000003c78d0_0;  alias, 1 drivers
v0x6000003c7840_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c78d0_0 .var "state", 0 0;
v0x6000003c7960_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7ee90 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23e90 .functor BUFT 1, v0x6000003c0240_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35887dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b23f00 .functor BUFT 1, o0x7f9f35887dc8, C4<0>, C4<0>, C4<0>;
v0x6000003c0360_0 .net8 "Bitline1", 0 0, p0x7f9f35887d68;  1 drivers, strength-aware
v0x6000003c03f0_0 .net8 "Bitline2", 0 0, p0x7f9f35887d98;  1 drivers, strength-aware
v0x6000003c0480_0 .net "D", 0 0, L_0x6000001d4780;  1 drivers
v0x6000003c0510_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c05a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c0630_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c06c0_0 name=_ivl_4
v0x6000003c0750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c07e0_0 .net "dffOut", 0 0, v0x6000003c0240_0;  1 drivers
v0x6000003c0870_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7f000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7ee90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c0000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c0090_0 .net "d", 0 0, L_0x6000001d4780;  alias, 1 drivers
v0x6000003c0120_0 .net "q", 0 0, v0x6000003c0240_0;  alias, 1 drivers
v0x6000003c01b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c0240_0 .var "state", 0 0;
v0x6000003c02d0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7e940 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b23f70 .functor BUFT 1, v0x6000003c0b40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35888158 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c000 .functor BUFT 1, o0x7f9f35888158, C4<0>, C4<0>, C4<0>;
v0x6000003c0c60_0 .net8 "Bitline1", 0 0, p0x7f9f358880f8;  1 drivers, strength-aware
v0x6000003c0cf0_0 .net8 "Bitline2", 0 0, p0x7f9f35888128;  1 drivers, strength-aware
v0x6000003c0d80_0 .net "D", 0 0, L_0x6000001d4820;  1 drivers
v0x6000003c0e10_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c0ea0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c0f30_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c0fc0_0 name=_ivl_4
v0x6000003c1050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c10e0_0 .net "dffOut", 0 0, v0x6000003c0b40_0;  1 drivers
v0x6000003c1170_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7eab0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7e940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c0900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c0990_0 .net "d", 0 0, L_0x6000001d4820;  alias, 1 drivers
v0x6000003c0a20_0 .net "q", 0 0, v0x6000003c0b40_0;  alias, 1 drivers
v0x6000003c0ab0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c0b40_0 .var "state", 0 0;
v0x6000003c0bd0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7e3f0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c070 .functor BUFT 1, v0x6000003c1440_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358884e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c0e0 .functor BUFT 1, o0x7f9f358884e8, C4<0>, C4<0>, C4<0>;
v0x6000003c1560_0 .net8 "Bitline1", 0 0, p0x7f9f35888488;  1 drivers, strength-aware
v0x6000003c15f0_0 .net8 "Bitline2", 0 0, p0x7f9f358884b8;  1 drivers, strength-aware
v0x6000003c1680_0 .net "D", 0 0, L_0x6000001d48c0;  1 drivers
v0x6000003c1710_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c17a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c1830_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c18c0_0 name=_ivl_4
v0x6000003c1950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c19e0_0 .net "dffOut", 0 0, v0x6000003c1440_0;  1 drivers
v0x6000003c1a70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7e560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7e3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c1290_0 .net "d", 0 0, L_0x6000001d48c0;  alias, 1 drivers
v0x6000003c1320_0 .net "q", 0 0, v0x6000003c1440_0;  alias, 1 drivers
v0x6000003c13b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c1440_0 .var "state", 0 0;
v0x6000003c14d0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7dea0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c150 .functor BUFT 1, v0x6000003c1d40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35888878 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c1c0 .functor BUFT 1, o0x7f9f35888878, C4<0>, C4<0>, C4<0>;
v0x6000003c1e60_0 .net8 "Bitline1", 0 0, p0x7f9f35888818;  1 drivers, strength-aware
v0x6000003c1ef0_0 .net8 "Bitline2", 0 0, p0x7f9f35888848;  1 drivers, strength-aware
v0x6000003c1f80_0 .net "D", 0 0, L_0x6000001d4960;  1 drivers
v0x6000003c2010_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c20a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c2130_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c21c0_0 name=_ivl_4
v0x6000003c2250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c22e0_0 .net "dffOut", 0 0, v0x6000003c1d40_0;  1 drivers
v0x6000003c2370_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7e010 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7dea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c1b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c1b90_0 .net "d", 0 0, L_0x6000001d4960;  alias, 1 drivers
v0x6000003c1c20_0 .net "q", 0 0, v0x6000003c1d40_0;  alias, 1 drivers
v0x6000003c1cb0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c1d40_0 .var "state", 0 0;
v0x6000003c1dd0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7d950 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c230 .functor BUFT 1, v0x6000003c2640_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35888c08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c2a0 .functor BUFT 1, o0x7f9f35888c08, C4<0>, C4<0>, C4<0>;
v0x6000003c2760_0 .net8 "Bitline1", 0 0, p0x7f9f35888ba8;  1 drivers, strength-aware
v0x6000003c27f0_0 .net8 "Bitline2", 0 0, p0x7f9f35888bd8;  1 drivers, strength-aware
v0x6000003c2880_0 .net "D", 0 0, L_0x6000001d4a00;  1 drivers
v0x6000003c2910_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c29a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c2a30_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c2ac0_0 name=_ivl_4
v0x6000003c2b50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c2be0_0 .net "dffOut", 0 0, v0x6000003c2640_0;  1 drivers
v0x6000003c2c70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7dac0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7d950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c2400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c2490_0 .net "d", 0 0, L_0x6000001d4a00;  alias, 1 drivers
v0x6000003c2520_0 .net "q", 0 0, v0x6000003c2640_0;  alias, 1 drivers
v0x6000003c25b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c2640_0 .var "state", 0 0;
v0x6000003c26d0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7d400 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c310 .functor BUFT 1, v0x6000003c2f40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35888f98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c380 .functor BUFT 1, o0x7f9f35888f98, C4<0>, C4<0>, C4<0>;
v0x6000003c3060_0 .net8 "Bitline1", 0 0, p0x7f9f35888f38;  1 drivers, strength-aware
v0x6000003c30f0_0 .net8 "Bitline2", 0 0, p0x7f9f35888f68;  1 drivers, strength-aware
v0x6000003c3180_0 .net "D", 0 0, L_0x6000001d4aa0;  1 drivers
v0x6000003c3210_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c32a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c3330_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c33c0_0 name=_ivl_4
v0x6000003c3450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c34e0_0 .net "dffOut", 0 0, v0x6000003c2f40_0;  1 drivers
v0x6000003c3570_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7d570 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7d400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c2d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c2d90_0 .net "d", 0 0, L_0x6000001d4aa0;  alias, 1 drivers
v0x6000003c2e20_0 .net "q", 0 0, v0x6000003c2f40_0;  alias, 1 drivers
v0x6000003c2eb0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c2f40_0 .var "state", 0 0;
v0x6000003c2fd0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7c410 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c3f0 .functor BUFT 1, v0x6000003c3840_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35889328 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c460 .functor BUFT 1, o0x7f9f35889328, C4<0>, C4<0>, C4<0>;
v0x6000003c3960_0 .net8 "Bitline1", 0 0, p0x7f9f358892c8;  1 drivers, strength-aware
v0x6000003c39f0_0 .net8 "Bitline2", 0 0, p0x7f9f358892f8;  1 drivers, strength-aware
v0x6000003c3a80_0 .net "D", 0 0, L_0x6000001d4b40;  1 drivers
v0x6000003c3b10_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003c3ba0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003c3c30_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c3cc0_0 name=_ivl_4
v0x6000003c3d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c3de0_0 .net "dffOut", 0 0, v0x6000003c3840_0;  1 drivers
v0x6000003c3e70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7c580 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7c410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c3600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c3690_0 .net "d", 0 0, L_0x6000001d4b40;  alias, 1 drivers
v0x6000003c3720_0 .net "q", 0 0, v0x6000003c3840_0;  alias, 1 drivers
v0x6000003c37b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c3840_0 .var "state", 0 0;
v0x6000003c38d0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7bec0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c4d0 .functor BUFT 1, v0x6000003cc1b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358896b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c540 .functor BUFT 1, o0x7f9f358896b8, C4<0>, C4<0>, C4<0>;
v0x6000003cc2d0_0 .net8 "Bitline1", 0 0, p0x7f9f35889658;  1 drivers, strength-aware
v0x6000003cc360_0 .net8 "Bitline2", 0 0, p0x7f9f35889688;  1 drivers, strength-aware
v0x6000003cc3f0_0 .net "D", 0 0, L_0x6000001d4be0;  1 drivers
v0x6000003cc480_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003cc510_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003cc5a0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cc630_0 name=_ivl_4
v0x6000003cc6c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cc750_0 .net "dffOut", 0 0, v0x6000003cc1b0_0;  1 drivers
v0x6000003cc7e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7c030 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c3f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cc000_0 .net "d", 0 0, L_0x6000001d4be0;  alias, 1 drivers
v0x6000003cc090_0 .net "q", 0 0, v0x6000003cc1b0_0;  alias, 1 drivers
v0x6000003cc120_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cc1b0_0 .var "state", 0 0;
v0x6000003cc240_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7b970 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c5b0 .functor BUFT 1, v0x6000003ccab0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35889a48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c620 .functor BUFT 1, o0x7f9f35889a48, C4<0>, C4<0>, C4<0>;
v0x6000003ccbd0_0 .net8 "Bitline1", 0 0, p0x7f9f358899e8;  1 drivers, strength-aware
v0x6000003ccc60_0 .net8 "Bitline2", 0 0, p0x7f9f35889a18;  1 drivers, strength-aware
v0x6000003cccf0_0 .net "D", 0 0, L_0x6000001d4c80;  1 drivers
v0x6000003ccd80_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003cce10_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003ccea0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ccf30_0 name=_ivl_4
v0x6000003ccfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cd050_0 .net "dffOut", 0 0, v0x6000003ccab0_0;  1 drivers
v0x6000003cd0e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7bae0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7b970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cc870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cc900_0 .net "d", 0 0, L_0x6000001d4c80;  alias, 1 drivers
v0x6000003cc990_0 .net "q", 0 0, v0x6000003ccab0_0;  alias, 1 drivers
v0x6000003cca20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ccab0_0 .var "state", 0 0;
v0x6000003ccb40_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35a7b420 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c690 .functor BUFT 1, v0x6000003cd3b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35889dd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c700 .functor BUFT 1, o0x7f9f35889dd8, C4<0>, C4<0>, C4<0>;
v0x6000003cd4d0_0 .net8 "Bitline1", 0 0, p0x7f9f35889d78;  1 drivers, strength-aware
v0x6000003cd560_0 .net8 "Bitline2", 0 0, p0x7f9f35889da8;  1 drivers, strength-aware
v0x6000003cd5f0_0 .net "D", 0 0, L_0x6000001d4d20;  1 drivers
v0x6000003cd680_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003cd710_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003cd7a0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cd830_0 name=_ivl_4
v0x6000003cd8c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cd950_0 .net "dffOut", 0 0, v0x6000003cd3b0_0;  1 drivers
v0x6000003cd9e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35a7b590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a7b420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cd170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cd200_0 .net "d", 0 0, L_0x6000001d4d20;  alias, 1 drivers
v0x6000003cd290_0 .net "q", 0 0, v0x6000003cd3b0_0;  alias, 1 drivers
v0x6000003cd320_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cd3b0_0 .var "state", 0 0;
v0x6000003cd440_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac8f40 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c770 .functor BUFT 1, v0x6000003cdcb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588a168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c7e0 .functor BUFT 1, o0x7f9f3588a168, C4<0>, C4<0>, C4<0>;
v0x6000003cddd0_0 .net8 "Bitline1", 0 0, p0x7f9f3588a108;  1 drivers, strength-aware
v0x6000003cde60_0 .net8 "Bitline2", 0 0, p0x7f9f3588a138;  1 drivers, strength-aware
v0x6000003cdef0_0 .net "D", 0 0, L_0x6000001d4dc0;  1 drivers
v0x6000003cdf80_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003ce010_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003ce0a0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ce130_0 name=_ivl_4
v0x6000003ce1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ce250_0 .net "dffOut", 0 0, v0x6000003cdcb0_0;  1 drivers
v0x6000003ce2e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac90b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac8f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cda70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cdb00_0 .net "d", 0 0, L_0x6000001d4dc0;  alias, 1 drivers
v0x6000003cdb90_0 .net "q", 0 0, v0x6000003cdcb0_0;  alias, 1 drivers
v0x6000003cdc20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cdcb0_0 .var "state", 0 0;
v0x6000003cdd40_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac9220 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c850 .functor BUFT 1, v0x6000003ce5b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588a4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c8c0 .functor BUFT 1, o0x7f9f3588a4f8, C4<0>, C4<0>, C4<0>;
v0x6000003ce6d0_0 .net8 "Bitline1", 0 0, p0x7f9f3588a498;  1 drivers, strength-aware
v0x6000003ce760_0 .net8 "Bitline2", 0 0, p0x7f9f3588a4c8;  1 drivers, strength-aware
v0x6000003ce7f0_0 .net "D", 0 0, L_0x6000001d4e60;  1 drivers
v0x6000003ce880_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003ce910_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003ce9a0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cea30_0 name=_ivl_4
v0x6000003ceac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ceb50_0 .net "dffOut", 0 0, v0x6000003ce5b0_0;  1 drivers
v0x6000003cebe0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac9390 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac9220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ce370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ce400_0 .net "d", 0 0, L_0x6000001d4e60;  alias, 1 drivers
v0x6000003ce490_0 .net "q", 0 0, v0x6000003ce5b0_0;  alias, 1 drivers
v0x6000003ce520_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ce5b0_0 .var "state", 0 0;
v0x6000003ce640_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad2730 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a80540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2c930 .functor BUFT 1, v0x6000003ceeb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588a888 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2c9a0 .functor BUFT 1, o0x7f9f3588a888, C4<0>, C4<0>, C4<0>;
v0x6000003cefd0_0 .net8 "Bitline1", 0 0, p0x7f9f3588a828;  1 drivers, strength-aware
v0x6000003cf060_0 .net8 "Bitline2", 0 0, p0x7f9f3588a858;  1 drivers, strength-aware
v0x6000003cf0f0_0 .net "D", 0 0, L_0x6000001d4f00;  1 drivers
v0x6000003cf180_0 .net "ReadEnable1", 0 0, L_0x7f9f37332ac0;  alias, 1 drivers
v0x6000003cf210_0 .net "ReadEnable2", 0 0, L_0x7f9f37332b08;  alias, 1 drivers
v0x6000003cf2a0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cf330_0 name=_ivl_4
v0x6000003cf3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cf450_0 .net "dffOut", 0 0, v0x6000003ceeb0_0;  1 drivers
v0x6000003cf4e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad28a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad2730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cec70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ced00_0 .net "d", 0 0, L_0x6000001d4f00;  alias, 1 drivers
v0x6000003ced90_0 .net "q", 0 0, v0x6000003ceeb0_0;  alias, 1 drivers
v0x6000003cee20_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ceeb0_0 .var "state", 0 0;
v0x6000003cef40_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ace950 .scope module, "newPC_reg" "Register" 16 60, 14 100 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003f0b40_0 .net8 "Bitline1", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
o0x7f9f3588e548 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cc60 .island tran;
p0x7f9f3588e548 .port I0x60000310cc60, o0x7f9f3588e548;
v0x6000003f0bd0_0 .net8 "Bitline2", 15 0, p0x7f9f3588e548;  0 drivers, strength-aware
v0x6000003f0c60_0 .net8 "D", 15 0, p0x7f9f35865618;  alias, 0 drivers, strength-aware
L_0x7f9f37332d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003f0cf0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  1 drivers
L_0x7f9f37332d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003f0d80_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  1 drivers
v0x6000003f0e10_0 .net "WriteReg", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
v0x6000003f0ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f0f30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
L_0x6000001d6da0 .part p0x7f9f35865618, 0, 1;
L_0x6000001d6e40 .part p0x7f9f35865618, 1, 1;
L_0x6000001d6ee0 .part p0x7f9f35865618, 2, 1;
L_0x6000001d6f80 .part p0x7f9f35865618, 3, 1;
L_0x6000001d7020 .part p0x7f9f35865618, 4, 1;
L_0x6000001d70c0 .part p0x7f9f35865618, 5, 1;
L_0x6000001d7160 .part p0x7f9f35865618, 6, 1;
L_0x6000001d7200 .part p0x7f9f35865618, 7, 1;
L_0x6000001d72a0 .part p0x7f9f35865618, 8, 1;
L_0x6000001d7340 .part p0x7f9f35865618, 9, 1;
L_0x6000001d73e0 .part p0x7f9f35865618, 10, 1;
L_0x6000001d7480 .part p0x7f9f35865618, 11, 1;
L_0x6000001d7520 .part p0x7f9f35865618, 12, 1;
L_0x6000001d75c0 .part p0x7f9f35865618, 13, 1;
L_0x6000001d7660 .part p0x7f9f35865618, 14, 1;
L_0x6000001d7700 .part p0x7f9f35865618, 15, 1;
p0x7f9f3588ad68 .port I0x60000300c740, L_0x600001b2f410;
 .tranvp 16 1 0, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588ad68;
p0x7f9f3588b158 .port I0x60000300c740, L_0x600001b2f4f0;
 .tranvp 16 1 1, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588b158;
p0x7f9f3588b4e8 .port I0x60000300c740, L_0x600001b2f5d0;
 .tranvp 16 1 2, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588b4e8;
p0x7f9f3588b878 .port I0x60000300c740, L_0x600001b2f6b0;
 .tranvp 16 1 3, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588b878;
p0x7f9f3588bc08 .port I0x60000300c740, L_0x600001b2f790;
 .tranvp 16 1 4, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588bc08;
p0x7f9f3588bf98 .port I0x60000300c740, L_0x600001b2f870;
 .tranvp 16 1 5, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588bf98;
p0x7f9f3588c328 .port I0x60000300c740, L_0x600001b2f950;
 .tranvp 16 1 6, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588c328;
p0x7f9f3588c6b8 .port I0x60000300c740, L_0x600001b2fa30;
 .tranvp 16 1 7, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588c6b8;
p0x7f9f3588ca48 .port I0x60000300c740, L_0x600001b2fb10;
 .tranvp 16 1 8, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588ca48;
p0x7f9f3588cdd8 .port I0x60000300c740, L_0x600001b2fbf0;
 .tranvp 16 1 9, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588cdd8;
p0x7f9f3588d168 .port I0x60000300c740, L_0x600001b2fcd0;
 .tranvp 16 1 10, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588d168;
p0x7f9f3588d4f8 .port I0x60000300c740, L_0x600001b2fdb0;
 .tranvp 16 1 11, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588d4f8;
p0x7f9f3588d888 .port I0x60000300c740, L_0x600001b2fe90;
 .tranvp 16 1 12, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588d888;
p0x7f9f3588dc18 .port I0x60000300c740, L_0x600001b2ff70;
 .tranvp 16 1 13, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588dc18;
p0x7f9f3588dfa8 .port I0x60000300c740, L_0x600001b28070;
 .tranvp 16 1 14, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588dfa8;
p0x7f9f3588e338 .port I0x60000300c740, L_0x600001b28150;
 .tranvp 16 1 15, I0x60000300c740, p0x7f9f35865618 p0x7f9f3588e338;
p0x7f9f3588ad98 .port I0x60000310cc60, L_0x600001b2f480;
 .tranvp 16 1 0, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588ad98;
p0x7f9f3588b188 .port I0x60000310cc60, L_0x600001b2f560;
 .tranvp 16 1 1, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588b188;
p0x7f9f3588b518 .port I0x60000310cc60, L_0x600001b2f640;
 .tranvp 16 1 2, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588b518;
p0x7f9f3588b8a8 .port I0x60000310cc60, L_0x600001b2f720;
 .tranvp 16 1 3, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588b8a8;
p0x7f9f3588bc38 .port I0x60000310cc60, L_0x600001b2f800;
 .tranvp 16 1 4, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588bc38;
p0x7f9f3588bfc8 .port I0x60000310cc60, L_0x600001b2f8e0;
 .tranvp 16 1 5, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588bfc8;
p0x7f9f3588c358 .port I0x60000310cc60, L_0x600001b2f9c0;
 .tranvp 16 1 6, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588c358;
p0x7f9f3588c6e8 .port I0x60000310cc60, L_0x600001b2faa0;
 .tranvp 16 1 7, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588c6e8;
p0x7f9f3588ca78 .port I0x60000310cc60, L_0x600001b2fb80;
 .tranvp 16 1 8, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588ca78;
p0x7f9f3588ce08 .port I0x60000310cc60, L_0x600001b2fc60;
 .tranvp 16 1 9, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588ce08;
p0x7f9f3588d198 .port I0x60000310cc60, L_0x600001b2fd40;
 .tranvp 16 1 10, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588d198;
p0x7f9f3588d528 .port I0x60000310cc60, L_0x600001b2fe20;
 .tranvp 16 1 11, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588d528;
p0x7f9f3588d8b8 .port I0x60000310cc60, L_0x600001b2ff00;
 .tranvp 16 1 12, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588d8b8;
p0x7f9f3588dc48 .port I0x60000310cc60, L_0x600001b28000;
 .tranvp 16 1 13, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588dc48;
p0x7f9f3588dfd8 .port I0x60000310cc60, L_0x600001b280e0;
 .tranvp 16 1 14, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588dfd8;
p0x7f9f3588e368 .port I0x60000310cc60, L_0x600001b281c0;
 .tranvp 16 1 15, I0x60000310cc60, p0x7f9f3588e548 p0x7f9f3588e368;
S_0x7f9f35ace000 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f410 .functor BUFT 1, v0x6000003cfc30_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588ae28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f480 .functor BUFT 1, o0x7f9f3588ae28, C4<0>, C4<0>, C4<0>;
v0x6000003cfd50_0 .net8 "Bitline1", 0 0, p0x7f9f3588ad68;  1 drivers, strength-aware
v0x6000003cfde0_0 .net8 "Bitline2", 0 0, p0x7f9f3588ad98;  1 drivers, strength-aware
v0x6000003cfe70_0 .net "D", 0 0, L_0x6000001d6da0;  1 drivers
v0x6000003cff00_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003c8000_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003c8090_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c8120_0 name=_ivl_4
v0x6000003c81b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c8240_0 .net "dffOut", 0 0, v0x6000003cfc30_0;  1 drivers
v0x6000003c82d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ace170 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ace000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cf9f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cfa80_0 .net "d", 0 0, L_0x6000001d6da0;  alias, 1 drivers
v0x6000003cfb10_0 .net "q", 0 0, v0x6000003cfc30_0;  alias, 1 drivers
v0x6000003cfba0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cfc30_0 .var "state", 0 0;
v0x6000003cfcc0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acdab0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f4f0 .functor BUFT 1, v0x6000003c85a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588b1b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f560 .functor BUFT 1, o0x7f9f3588b1b8, C4<0>, C4<0>, C4<0>;
v0x6000003c86c0_0 .net8 "Bitline1", 0 0, p0x7f9f3588b158;  1 drivers, strength-aware
v0x6000003c8750_0 .net8 "Bitline2", 0 0, p0x7f9f3588b188;  1 drivers, strength-aware
v0x6000003c87e0_0 .net "D", 0 0, L_0x6000001d6e40;  1 drivers
v0x6000003c8870_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003c8900_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003c8990_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c8a20_0 name=_ivl_4
v0x6000003c8ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c8b40_0 .net "dffOut", 0 0, v0x6000003c85a0_0;  1 drivers
v0x6000003c8bd0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acdc20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acdab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c83f0_0 .net "d", 0 0, L_0x6000001d6e40;  alias, 1 drivers
v0x6000003c8480_0 .net "q", 0 0, v0x6000003c85a0_0;  alias, 1 drivers
v0x6000003c8510_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c85a0_0 .var "state", 0 0;
v0x6000003c8630_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acd560 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f5d0 .functor BUFT 1, v0x6000003c8ea0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588b548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f640 .functor BUFT 1, o0x7f9f3588b548, C4<0>, C4<0>, C4<0>;
v0x6000003c8fc0_0 .net8 "Bitline1", 0 0, p0x7f9f3588b4e8;  1 drivers, strength-aware
v0x6000003c9050_0 .net8 "Bitline2", 0 0, p0x7f9f3588b518;  1 drivers, strength-aware
v0x6000003c90e0_0 .net "D", 0 0, L_0x6000001d6ee0;  1 drivers
v0x6000003c9170_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003c9200_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003c9290_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c9320_0 name=_ivl_4
v0x6000003c93b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c9440_0 .net "dffOut", 0 0, v0x6000003c8ea0_0;  1 drivers
v0x6000003c94d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acd6d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acd560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c8c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c8cf0_0 .net "d", 0 0, L_0x6000001d6ee0;  alias, 1 drivers
v0x6000003c8d80_0 .net "q", 0 0, v0x6000003c8ea0_0;  alias, 1 drivers
v0x6000003c8e10_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c8ea0_0 .var "state", 0 0;
v0x6000003c8f30_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acd010 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f6b0 .functor BUFT 1, v0x6000003c97a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588b8d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f720 .functor BUFT 1, o0x7f9f3588b8d8, C4<0>, C4<0>, C4<0>;
v0x6000003c98c0_0 .net8 "Bitline1", 0 0, p0x7f9f3588b878;  1 drivers, strength-aware
v0x6000003c9950_0 .net8 "Bitline2", 0 0, p0x7f9f3588b8a8;  1 drivers, strength-aware
v0x6000003c99e0_0 .net "D", 0 0, L_0x6000001d6f80;  1 drivers
v0x6000003c9a70_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003c9b00_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003c9b90_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003c9c20_0 name=_ivl_4
v0x6000003c9cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c9d40_0 .net "dffOut", 0 0, v0x6000003c97a0_0;  1 drivers
v0x6000003c9dd0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acd180 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acd010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c9560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c95f0_0 .net "d", 0 0, L_0x6000001d6f80;  alias, 1 drivers
v0x6000003c9680_0 .net "q", 0 0, v0x6000003c97a0_0;  alias, 1 drivers
v0x6000003c9710_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003c97a0_0 .var "state", 0 0;
v0x6000003c9830_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35accac0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f790 .functor BUFT 1, v0x6000003ca0a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588bc68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f800 .functor BUFT 1, o0x7f9f3588bc68, C4<0>, C4<0>, C4<0>;
v0x6000003ca1c0_0 .net8 "Bitline1", 0 0, p0x7f9f3588bc08;  1 drivers, strength-aware
v0x6000003ca250_0 .net8 "Bitline2", 0 0, p0x7f9f3588bc38;  1 drivers, strength-aware
v0x6000003ca2e0_0 .net "D", 0 0, L_0x6000001d7020;  1 drivers
v0x6000003ca370_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003ca400_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003ca490_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ca520_0 name=_ivl_4
v0x6000003ca5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ca640_0 .net "dffOut", 0 0, v0x6000003ca0a0_0;  1 drivers
v0x6000003ca6d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35accc30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35accac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003c9e60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003c9ef0_0 .net "d", 0 0, L_0x6000001d7020;  alias, 1 drivers
v0x6000003c9f80_0 .net "q", 0 0, v0x6000003ca0a0_0;  alias, 1 drivers
v0x6000003ca010_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ca0a0_0 .var "state", 0 0;
v0x6000003ca130_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acc570 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f870 .functor BUFT 1, v0x6000003ca9a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588bff8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f8e0 .functor BUFT 1, o0x7f9f3588bff8, C4<0>, C4<0>, C4<0>;
v0x6000003caac0_0 .net8 "Bitline1", 0 0, p0x7f9f3588bf98;  1 drivers, strength-aware
v0x6000003cab50_0 .net8 "Bitline2", 0 0, p0x7f9f3588bfc8;  1 drivers, strength-aware
v0x6000003cabe0_0 .net "D", 0 0, L_0x6000001d70c0;  1 drivers
v0x6000003cac70_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003cad00_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003cad90_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cae20_0 name=_ivl_4
v0x6000003caeb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003caf40_0 .net "dffOut", 0 0, v0x6000003ca9a0_0;  1 drivers
v0x6000003cafd0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acc6e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acc570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ca760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ca7f0_0 .net "d", 0 0, L_0x6000001d70c0;  alias, 1 drivers
v0x6000003ca880_0 .net "q", 0 0, v0x6000003ca9a0_0;  alias, 1 drivers
v0x6000003ca910_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ca9a0_0 .var "state", 0 0;
v0x6000003caa30_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acbbe0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f950 .functor BUFT 1, v0x6000003cb2a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588c388 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f9c0 .functor BUFT 1, o0x7f9f3588c388, C4<0>, C4<0>, C4<0>;
v0x6000003cb3c0_0 .net8 "Bitline1", 0 0, p0x7f9f3588c328;  1 drivers, strength-aware
v0x6000003cb450_0 .net8 "Bitline2", 0 0, p0x7f9f3588c358;  1 drivers, strength-aware
v0x6000003cb4e0_0 .net "D", 0 0, L_0x6000001d7160;  1 drivers
v0x6000003cb570_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003cb600_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003cb690_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003cb720_0 name=_ivl_4
v0x6000003cb7b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cb840_0 .net "dffOut", 0 0, v0x6000003cb2a0_0;  1 drivers
v0x6000003cb8d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acbd50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acbbe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cb060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cb0f0_0 .net "d", 0 0, L_0x6000001d7160;  alias, 1 drivers
v0x6000003cb180_0 .net "q", 0 0, v0x6000003cb2a0_0;  alias, 1 drivers
v0x6000003cb210_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cb2a0_0 .var "state", 0 0;
v0x6000003cb330_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acb690 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fa30 .functor BUFT 1, v0x6000003cbba0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588c718 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2faa0 .functor BUFT 1, o0x7f9f3588c718, C4<0>, C4<0>, C4<0>;
v0x6000003cbcc0_0 .net8 "Bitline1", 0 0, p0x7f9f3588c6b8;  1 drivers, strength-aware
v0x6000003cbd50_0 .net8 "Bitline2", 0 0, p0x7f9f3588c6e8;  1 drivers, strength-aware
v0x6000003cbde0_0 .net "D", 0 0, L_0x6000001d7200;  1 drivers
v0x6000003cbe70_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003cbf00_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f4000_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f4090_0 name=_ivl_4
v0x6000003f4120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f41b0_0 .net "dffOut", 0 0, v0x6000003cbba0_0;  1 drivers
v0x6000003f4240_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acb800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acb690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003cb960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003cb9f0_0 .net "d", 0 0, L_0x6000001d7200;  alias, 1 drivers
v0x6000003cba80_0 .net "q", 0 0, v0x6000003cbba0_0;  alias, 1 drivers
v0x6000003cbb10_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003cbba0_0 .var "state", 0 0;
v0x6000003cbc30_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acb140 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fb10 .functor BUFT 1, v0x6000003f4510_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588caa8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2fb80 .functor BUFT 1, o0x7f9f3588caa8, C4<0>, C4<0>, C4<0>;
v0x6000003f4630_0 .net8 "Bitline1", 0 0, p0x7f9f3588ca48;  1 drivers, strength-aware
v0x6000003f46c0_0 .net8 "Bitline2", 0 0, p0x7f9f3588ca78;  1 drivers, strength-aware
v0x6000003f4750_0 .net "D", 0 0, L_0x6000001d72a0;  1 drivers
v0x6000003f47e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f4870_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f4900_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f4990_0 name=_ivl_4
v0x6000003f4a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f4ab0_0 .net "dffOut", 0 0, v0x6000003f4510_0;  1 drivers
v0x6000003f4b40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acb2b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acb140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f42d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f4360_0 .net "d", 0 0, L_0x6000001d72a0;  alias, 1 drivers
v0x6000003f43f0_0 .net "q", 0 0, v0x6000003f4510_0;  alias, 1 drivers
v0x6000003f4480_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f4510_0 .var "state", 0 0;
v0x6000003f45a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acabf0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fbf0 .functor BUFT 1, v0x6000003f4e10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588ce38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2fc60 .functor BUFT 1, o0x7f9f3588ce38, C4<0>, C4<0>, C4<0>;
v0x6000003f4f30_0 .net8 "Bitline1", 0 0, p0x7f9f3588cdd8;  1 drivers, strength-aware
v0x6000003f4fc0_0 .net8 "Bitline2", 0 0, p0x7f9f3588ce08;  1 drivers, strength-aware
v0x6000003f5050_0 .net "D", 0 0, L_0x6000001d7340;  1 drivers
v0x6000003f50e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f5170_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f5200_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f5290_0 name=_ivl_4
v0x6000003f5320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f53b0_0 .net "dffOut", 0 0, v0x6000003f4e10_0;  1 drivers
v0x6000003f5440_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35acad60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35acabf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f4bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f4c60_0 .net "d", 0 0, L_0x6000001d7340;  alias, 1 drivers
v0x6000003f4cf0_0 .net "q", 0 0, v0x6000003f4e10_0;  alias, 1 drivers
v0x6000003f4d80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f4e10_0 .var "state", 0 0;
v0x6000003f4ea0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35aca6a0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fcd0 .functor BUFT 1, v0x6000003f5710_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588d1c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2fd40 .functor BUFT 1, o0x7f9f3588d1c8, C4<0>, C4<0>, C4<0>;
v0x6000003f5830_0 .net8 "Bitline1", 0 0, p0x7f9f3588d168;  1 drivers, strength-aware
v0x6000003f58c0_0 .net8 "Bitline2", 0 0, p0x7f9f3588d198;  1 drivers, strength-aware
v0x6000003f5950_0 .net "D", 0 0, L_0x6000001d73e0;  1 drivers
v0x6000003f59e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f5a70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f5b00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f5b90_0 name=_ivl_4
v0x6000003f5c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f5cb0_0 .net "dffOut", 0 0, v0x6000003f5710_0;  1 drivers
v0x6000003f5d40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35aca810 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aca6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f54d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f5560_0 .net "d", 0 0, L_0x6000001d73e0;  alias, 1 drivers
v0x6000003f55f0_0 .net "q", 0 0, v0x6000003f5710_0;  alias, 1 drivers
v0x6000003f5680_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f5710_0 .var "state", 0 0;
v0x6000003f57a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35aca150 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fdb0 .functor BUFT 1, v0x6000003f6010_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588d558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2fe20 .functor BUFT 1, o0x7f9f3588d558, C4<0>, C4<0>, C4<0>;
v0x6000003f6130_0 .net8 "Bitline1", 0 0, p0x7f9f3588d4f8;  1 drivers, strength-aware
v0x6000003f61c0_0 .net8 "Bitline2", 0 0, p0x7f9f3588d528;  1 drivers, strength-aware
v0x6000003f6250_0 .net "D", 0 0, L_0x6000001d7480;  1 drivers
v0x6000003f62e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f6370_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f6400_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f6490_0 name=_ivl_4
v0x6000003f6520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f65b0_0 .net "dffOut", 0 0, v0x6000003f6010_0;  1 drivers
v0x6000003f6640_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35aca2c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35aca150;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f5dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f5e60_0 .net "d", 0 0, L_0x6000001d7480;  alias, 1 drivers
v0x6000003f5ef0_0 .net "q", 0 0, v0x6000003f6010_0;  alias, 1 drivers
v0x6000003f5f80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f6010_0 .var "state", 0 0;
v0x6000003f60a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac9c00 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2fe90 .functor BUFT 1, v0x6000003f6910_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588d8e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ff00 .functor BUFT 1, o0x7f9f3588d8e8, C4<0>, C4<0>, C4<0>;
v0x6000003f6a30_0 .net8 "Bitline1", 0 0, p0x7f9f3588d888;  1 drivers, strength-aware
v0x6000003f6ac0_0 .net8 "Bitline2", 0 0, p0x7f9f3588d8b8;  1 drivers, strength-aware
v0x6000003f6b50_0 .net "D", 0 0, L_0x6000001d7520;  1 drivers
v0x6000003f6be0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f6c70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f6d00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f6d90_0 name=_ivl_4
v0x6000003f6e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f6eb0_0 .net "dffOut", 0 0, v0x6000003f6910_0;  1 drivers
v0x6000003f6f40_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac9d70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac9c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f66d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f6760_0 .net "d", 0 0, L_0x6000001d7520;  alias, 1 drivers
v0x6000003f67f0_0 .net "q", 0 0, v0x6000003f6910_0;  alias, 1 drivers
v0x6000003f6880_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f6910_0 .var "state", 0 0;
v0x6000003f69a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac96b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ff70 .functor BUFT 1, v0x6000003f7210_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588dc78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b28000 .functor BUFT 1, o0x7f9f3588dc78, C4<0>, C4<0>, C4<0>;
v0x6000003f7330_0 .net8 "Bitline1", 0 0, p0x7f9f3588dc18;  1 drivers, strength-aware
v0x6000003f73c0_0 .net8 "Bitline2", 0 0, p0x7f9f3588dc48;  1 drivers, strength-aware
v0x6000003f7450_0 .net "D", 0 0, L_0x6000001d75c0;  1 drivers
v0x6000003f74e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f7570_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f7600_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f7690_0 name=_ivl_4
v0x6000003f7720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f77b0_0 .net "dffOut", 0 0, v0x6000003f7210_0;  1 drivers
v0x6000003f7840_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac9820 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac96b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f6fd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f7060_0 .net "d", 0 0, L_0x6000001d75c0;  alias, 1 drivers
v0x6000003f70f0_0 .net "q", 0 0, v0x6000003f7210_0;  alias, 1 drivers
v0x6000003f7180_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f7210_0 .var "state", 0 0;
v0x6000003f72a0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac89f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28070 .functor BUFT 1, v0x6000003f7b10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588e008 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b280e0 .functor BUFT 1, o0x7f9f3588e008, C4<0>, C4<0>, C4<0>;
v0x6000003f7c30_0 .net8 "Bitline1", 0 0, p0x7f9f3588dfa8;  1 drivers, strength-aware
v0x6000003f7cc0_0 .net8 "Bitline2", 0 0, p0x7f9f3588dfd8;  1 drivers, strength-aware
v0x6000003f7d50_0 .net "D", 0 0, L_0x6000001d7660;  1 drivers
v0x6000003f7de0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f7e70_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f7f00_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f0000_0 name=_ivl_4
v0x6000003f0090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f0120_0 .net "dffOut", 0 0, v0x6000003f7b10_0;  1 drivers
v0x6000003f01b0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac8b60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac89f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f78d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f7960_0 .net "d", 0 0, L_0x6000001d7660;  alias, 1 drivers
v0x6000003f79f0_0 .net "q", 0 0, v0x6000003f7b10_0;  alias, 1 drivers
v0x6000003f7a80_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f7b10_0 .var "state", 0 0;
v0x6000003f7ba0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac84a0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ace950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b28150 .functor BUFT 1, v0x6000003f0480_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588e398 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b281c0 .functor BUFT 1, o0x7f9f3588e398, C4<0>, C4<0>, C4<0>;
v0x6000003f05a0_0 .net8 "Bitline1", 0 0, p0x7f9f3588e338;  1 drivers, strength-aware
v0x6000003f0630_0 .net8 "Bitline2", 0 0, p0x7f9f3588e368;  1 drivers, strength-aware
v0x6000003f06c0_0 .net "D", 0 0, L_0x6000001d7700;  1 drivers
v0x6000003f0750_0 .net "ReadEnable1", 0 0, L_0x7f9f37332d00;  alias, 1 drivers
v0x6000003f07e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332d48;  alias, 1 drivers
v0x6000003f0870_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f0900_0 name=_ivl_4
v0x6000003f0990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f0a20_0 .net "dffOut", 0 0, v0x6000003f0480_0;  1 drivers
v0x6000003f0ab0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac8610 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac84a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f0240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f02d0_0 .net "d", 0 0, L_0x6000001d7700;  alias, 1 drivers
v0x6000003f0360_0 .net "q", 0 0, v0x6000003f0480_0;  alias, 1 drivers
v0x6000003f03f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f0480_0 .var "state", 0 0;
v0x6000003f0510_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac7a00 .scope module, "oldPC_reg" "Register" 16 57, 14 100 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003fa0a0_0 .net8 "Bitline1", 15 0, p0x7f9f3587e0a8;  alias, 0 drivers, strength-aware
o0x7f9f35892058 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000310cb80 .island tran;
p0x7f9f35892058 .port I0x60000310cb80, o0x7f9f35892058;
v0x6000003fa130_0 .net8 "Bitline2", 15 0, p0x7f9f35892058;  0 drivers, strength-aware
v0x6000003fa1c0_0 .net8 "D", 15 0, p0x7f9f35869188;  alias, 0 drivers, strength-aware
L_0x7f9f37332c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003fa250_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  1 drivers
L_0x7f9f37332cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003fa2e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  1 drivers
v0x6000003fa370_0 .net "WriteReg", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
v0x6000003fa400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fa490_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
L_0x6000001d63a0 .part p0x7f9f35869188, 0, 1;
L_0x6000001d6440 .part p0x7f9f35869188, 1, 1;
L_0x6000001d64e0 .part p0x7f9f35869188, 2, 1;
L_0x6000001d6580 .part p0x7f9f35869188, 3, 1;
L_0x6000001d6620 .part p0x7f9f35869188, 4, 1;
L_0x6000001d66c0 .part p0x7f9f35869188, 5, 1;
L_0x6000001d6760 .part p0x7f9f35869188, 6, 1;
L_0x6000001d6800 .part p0x7f9f35869188, 7, 1;
L_0x6000001d68a0 .part p0x7f9f35869188, 8, 1;
L_0x6000001d6940 .part p0x7f9f35869188, 9, 1;
L_0x6000001d69e0 .part p0x7f9f35869188, 10, 1;
L_0x6000001d6a80 .part p0x7f9f35869188, 11, 1;
L_0x6000001d6b20 .part p0x7f9f35869188, 12, 1;
L_0x6000001d6bc0 .part p0x7f9f35869188, 13, 1;
L_0x6000001d6c60 .part p0x7f9f35869188, 14, 1;
L_0x6000001d6d00 .part p0x7f9f35869188, 15, 1;
p0x7f9f3588e878 .port I0x60000310ca80, L_0x600001b2e610;
 .tranvp 16 1 0, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588e878;
p0x7f9f3588ec68 .port I0x60000310ca80, L_0x600001b2e6f0;
 .tranvp 16 1 1, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588ec68;
p0x7f9f3588eff8 .port I0x60000310ca80, L_0x600001b2e7d0;
 .tranvp 16 1 2, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588eff8;
p0x7f9f3588f388 .port I0x60000310ca80, L_0x600001b2e8b0;
 .tranvp 16 1 3, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588f388;
p0x7f9f3588f718 .port I0x60000310ca80, L_0x600001b2e990;
 .tranvp 16 1 4, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588f718;
p0x7f9f3588faa8 .port I0x60000310ca80, L_0x600001b2ea70;
 .tranvp 16 1 5, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588faa8;
p0x7f9f3588fe38 .port I0x60000310ca80, L_0x600001b2eb50;
 .tranvp 16 1 6, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f3588fe38;
p0x7f9f358901c8 .port I0x60000310ca80, L_0x600001b2ec30;
 .tranvp 16 1 7, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f358901c8;
p0x7f9f35890558 .port I0x60000310ca80, L_0x600001b2ed10;
 .tranvp 16 1 8, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35890558;
p0x7f9f358908e8 .port I0x60000310ca80, L_0x600001b2edf0;
 .tranvp 16 1 9, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f358908e8;
p0x7f9f35890c78 .port I0x60000310ca80, L_0x600001b2eed0;
 .tranvp 16 1 10, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35890c78;
p0x7f9f35891008 .port I0x60000310ca80, L_0x600001b2efb0;
 .tranvp 16 1 11, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35891008;
p0x7f9f35891398 .port I0x60000310ca80, L_0x600001b2f090;
 .tranvp 16 1 12, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35891398;
p0x7f9f35891728 .port I0x60000310ca80, L_0x600001b2f170;
 .tranvp 16 1 13, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35891728;
p0x7f9f35891ab8 .port I0x60000310ca80, L_0x600001b2f250;
 .tranvp 16 1 14, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35891ab8;
p0x7f9f35891e48 .port I0x60000310ca80, L_0x600001b2f330;
 .tranvp 16 1 15, I0x60000310ca80, p0x7f9f3587e0a8 p0x7f9f35891e48;
p0x7f9f3588e8a8 .port I0x60000310cb80, L_0x600001b2e680;
 .tranvp 16 1 0, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588e8a8;
p0x7f9f3588ec98 .port I0x60000310cb80, L_0x600001b2e760;
 .tranvp 16 1 1, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588ec98;
p0x7f9f3588f028 .port I0x60000310cb80, L_0x600001b2e840;
 .tranvp 16 1 2, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588f028;
p0x7f9f3588f3b8 .port I0x60000310cb80, L_0x600001b2e920;
 .tranvp 16 1 3, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588f3b8;
p0x7f9f3588f748 .port I0x60000310cb80, L_0x600001b2ea00;
 .tranvp 16 1 4, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588f748;
p0x7f9f3588fad8 .port I0x60000310cb80, L_0x600001b2eae0;
 .tranvp 16 1 5, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588fad8;
p0x7f9f3588fe68 .port I0x60000310cb80, L_0x600001b2ebc0;
 .tranvp 16 1 6, I0x60000310cb80, p0x7f9f35892058 p0x7f9f3588fe68;
p0x7f9f358901f8 .port I0x60000310cb80, L_0x600001b2eca0;
 .tranvp 16 1 7, I0x60000310cb80, p0x7f9f35892058 p0x7f9f358901f8;
p0x7f9f35890588 .port I0x60000310cb80, L_0x600001b2ed80;
 .tranvp 16 1 8, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35890588;
p0x7f9f35890918 .port I0x60000310cb80, L_0x600001b2ee60;
 .tranvp 16 1 9, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35890918;
p0x7f9f35890ca8 .port I0x60000310cb80, L_0x600001b2ef40;
 .tranvp 16 1 10, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35890ca8;
p0x7f9f35891038 .port I0x60000310cb80, L_0x600001b2f020;
 .tranvp 16 1 11, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35891038;
p0x7f9f358913c8 .port I0x60000310cb80, L_0x600001b2f100;
 .tranvp 16 1 12, I0x60000310cb80, p0x7f9f35892058 p0x7f9f358913c8;
p0x7f9f35891758 .port I0x60000310cb80, L_0x600001b2f1e0;
 .tranvp 16 1 13, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35891758;
p0x7f9f35891ae8 .port I0x60000310cb80, L_0x600001b2f2c0;
 .tranvp 16 1 14, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35891ae8;
p0x7f9f35891e78 .port I0x60000310cb80, L_0x600001b2f3a0;
 .tranvp 16 1 15, I0x60000310cb80, p0x7f9f35892058 p0x7f9f35891e78;
S_0x7f9f35ac7b70 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e610 .functor BUFT 1, v0x6000003f1200_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588e938 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e680 .functor BUFT 1, o0x7f9f3588e938, C4<0>, C4<0>, C4<0>;
v0x6000003f1320_0 .net8 "Bitline1", 0 0, p0x7f9f3588e878;  1 drivers, strength-aware
v0x6000003f13b0_0 .net8 "Bitline2", 0 0, p0x7f9f3588e8a8;  1 drivers, strength-aware
v0x6000003f1440_0 .net "D", 0 0, L_0x6000001d63a0;  1 drivers
v0x6000003f14d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f1560_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f15f0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f1680_0 name=_ivl_4
v0x6000003f1710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f17a0_0 .net "dffOut", 0 0, v0x6000003f1200_0;  1 drivers
v0x6000003f1830_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac74b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac7b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f0fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f1050_0 .net "d", 0 0, L_0x6000001d63a0;  alias, 1 drivers
v0x6000003f10e0_0 .net "q", 0 0, v0x6000003f1200_0;  alias, 1 drivers
v0x6000003f1170_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f1200_0 .var "state", 0 0;
v0x6000003f1290_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac7620 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e6f0 .functor BUFT 1, v0x6000003f1b00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588ecc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e760 .functor BUFT 1, o0x7f9f3588ecc8, C4<0>, C4<0>, C4<0>;
v0x6000003f1c20_0 .net8 "Bitline1", 0 0, p0x7f9f3588ec68;  1 drivers, strength-aware
v0x6000003f1cb0_0 .net8 "Bitline2", 0 0, p0x7f9f3588ec98;  1 drivers, strength-aware
v0x6000003f1d40_0 .net "D", 0 0, L_0x6000001d6440;  1 drivers
v0x6000003f1dd0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f1e60_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f1ef0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f1f80_0 name=_ivl_4
v0x6000003f2010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f20a0_0 .net "dffOut", 0 0, v0x6000003f1b00_0;  1 drivers
v0x6000003f2130_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac6f60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac7620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f18c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f1950_0 .net "d", 0 0, L_0x6000001d6440;  alias, 1 drivers
v0x6000003f19e0_0 .net "q", 0 0, v0x6000003f1b00_0;  alias, 1 drivers
v0x6000003f1a70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f1b00_0 .var "state", 0 0;
v0x6000003f1b90_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac70d0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e7d0 .functor BUFT 1, v0x6000003f2400_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588f058 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e840 .functor BUFT 1, o0x7f9f3588f058, C4<0>, C4<0>, C4<0>;
v0x6000003f2520_0 .net8 "Bitline1", 0 0, p0x7f9f3588eff8;  1 drivers, strength-aware
v0x6000003f25b0_0 .net8 "Bitline2", 0 0, p0x7f9f3588f028;  1 drivers, strength-aware
v0x6000003f2640_0 .net "D", 0 0, L_0x6000001d64e0;  1 drivers
v0x6000003f26d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f2760_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f27f0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f2880_0 name=_ivl_4
v0x6000003f2910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f29a0_0 .net "dffOut", 0 0, v0x6000003f2400_0;  1 drivers
v0x6000003f2a30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac6a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac70d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f21c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f2250_0 .net "d", 0 0, L_0x6000001d64e0;  alias, 1 drivers
v0x6000003f22e0_0 .net "q", 0 0, v0x6000003f2400_0;  alias, 1 drivers
v0x6000003f2370_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f2400_0 .var "state", 0 0;
v0x6000003f2490_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac6b80 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e8b0 .functor BUFT 1, v0x6000003f2d00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588f3e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2e920 .functor BUFT 1, o0x7f9f3588f3e8, C4<0>, C4<0>, C4<0>;
v0x6000003f2e20_0 .net8 "Bitline1", 0 0, p0x7f9f3588f388;  1 drivers, strength-aware
v0x6000003f2eb0_0 .net8 "Bitline2", 0 0, p0x7f9f3588f3b8;  1 drivers, strength-aware
v0x6000003f2f40_0 .net "D", 0 0, L_0x6000001d6580;  1 drivers
v0x6000003f2fd0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f3060_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f30f0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f3180_0 name=_ivl_4
v0x6000003f3210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f32a0_0 .net "dffOut", 0 0, v0x6000003f2d00_0;  1 drivers
v0x6000003f3330_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac64c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac6b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f2ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f2b50_0 .net "d", 0 0, L_0x6000001d6580;  alias, 1 drivers
v0x6000003f2be0_0 .net "q", 0 0, v0x6000003f2d00_0;  alias, 1 drivers
v0x6000003f2c70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f2d00_0 .var "state", 0 0;
v0x6000003f2d90_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac6630 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2e990 .functor BUFT 1, v0x6000003f3600_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588f778 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ea00 .functor BUFT 1, o0x7f9f3588f778, C4<0>, C4<0>, C4<0>;
v0x6000003f3720_0 .net8 "Bitline1", 0 0, p0x7f9f3588f718;  1 drivers, strength-aware
v0x6000003f37b0_0 .net8 "Bitline2", 0 0, p0x7f9f3588f748;  1 drivers, strength-aware
v0x6000003f3840_0 .net "D", 0 0, L_0x6000001d6620;  1 drivers
v0x6000003f38d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f3960_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f39f0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f3a80_0 name=_ivl_4
v0x6000003f3b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f3ba0_0 .net "dffOut", 0 0, v0x6000003f3600_0;  1 drivers
v0x6000003f3c30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac5f70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac6630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f33c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f3450_0 .net "d", 0 0, L_0x6000001d6620;  alias, 1 drivers
v0x6000003f34e0_0 .net "q", 0 0, v0x6000003f3600_0;  alias, 1 drivers
v0x6000003f3570_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f3600_0 .var "state", 0 0;
v0x6000003f3690_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac60e0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ea70 .functor BUFT 1, v0x6000003f3f00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588fb08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2eae0 .functor BUFT 1, o0x7f9f3588fb08, C4<0>, C4<0>, C4<0>;
v0x6000003fc090_0 .net8 "Bitline1", 0 0, p0x7f9f3588faa8;  1 drivers, strength-aware
v0x6000003fc120_0 .net8 "Bitline2", 0 0, p0x7f9f3588fad8;  1 drivers, strength-aware
v0x6000003fc1b0_0 .net "D", 0 0, L_0x6000001d66c0;  1 drivers
v0x6000003fc240_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fc2d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003fc360_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003fc3f0_0 name=_ivl_4
v0x6000003fc480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fc510_0 .net "dffOut", 0 0, v0x6000003f3f00_0;  1 drivers
v0x6000003fc5a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac5a20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac60e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f3cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f3d50_0 .net "d", 0 0, L_0x6000001d66c0;  alias, 1 drivers
v0x6000003f3de0_0 .net "q", 0 0, v0x6000003f3f00_0;  alias, 1 drivers
v0x6000003f3e70_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f3f00_0 .var "state", 0 0;
v0x6000003fc000_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac5b90 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2eb50 .functor BUFT 1, v0x6000003fc870_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3588fe98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ebc0 .functor BUFT 1, o0x7f9f3588fe98, C4<0>, C4<0>, C4<0>;
v0x6000003fc990_0 .net8 "Bitline1", 0 0, p0x7f9f3588fe38;  1 drivers, strength-aware
v0x6000003fca20_0 .net8 "Bitline2", 0 0, p0x7f9f3588fe68;  1 drivers, strength-aware
v0x6000003fcab0_0 .net "D", 0 0, L_0x6000001d6760;  1 drivers
v0x6000003fcb40_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fcbd0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003fcc60_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003fccf0_0 name=_ivl_4
v0x6000003fcd80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fce10_0 .net "dffOut", 0 0, v0x6000003fc870_0;  1 drivers
v0x6000003fcea0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac54d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac5b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fc630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fc6c0_0 .net "d", 0 0, L_0x6000001d6760;  alias, 1 drivers
v0x6000003fc750_0 .net "q", 0 0, v0x6000003fc870_0;  alias, 1 drivers
v0x6000003fc7e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fc870_0 .var "state", 0 0;
v0x6000003fc900_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac5640 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ec30 .functor BUFT 1, v0x6000003fd170_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35890228 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2eca0 .functor BUFT 1, o0x7f9f35890228, C4<0>, C4<0>, C4<0>;
v0x6000003fd290_0 .net8 "Bitline1", 0 0, p0x7f9f358901c8;  1 drivers, strength-aware
v0x6000003fd320_0 .net8 "Bitline2", 0 0, p0x7f9f358901f8;  1 drivers, strength-aware
v0x6000003fd3b0_0 .net "D", 0 0, L_0x6000001d6800;  1 drivers
v0x6000003fd440_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fd4d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003fd560_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003fd5f0_0 name=_ivl_4
v0x6000003fd680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fd710_0 .net "dffOut", 0 0, v0x6000003fd170_0;  1 drivers
v0x6000003fd7a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac4f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac5640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fcf30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fcfc0_0 .net "d", 0 0, L_0x6000001d6800;  alias, 1 drivers
v0x6000003fd050_0 .net "q", 0 0, v0x6000003fd170_0;  alias, 1 drivers
v0x6000003fd0e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fd170_0 .var "state", 0 0;
v0x6000003fd200_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac50f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2ed10 .functor BUFT 1, v0x6000003fda70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358905b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ed80 .functor BUFT 1, o0x7f9f358905b8, C4<0>, C4<0>, C4<0>;
v0x6000003fdb90_0 .net8 "Bitline1", 0 0, p0x7f9f35890558;  1 drivers, strength-aware
v0x6000003fdc20_0 .net8 "Bitline2", 0 0, p0x7f9f35890588;  1 drivers, strength-aware
v0x6000003fdcb0_0 .net "D", 0 0, L_0x6000001d68a0;  1 drivers
v0x6000003fdd40_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fddd0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003fde60_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003fdef0_0 name=_ivl_4
v0x6000003fdf80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fe010_0 .net "dffOut", 0 0, v0x6000003fda70_0;  1 drivers
v0x6000003fe0a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ac4a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac50f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fd830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fd8c0_0 .net "d", 0 0, L_0x6000001d68a0;  alias, 1 drivers
v0x6000003fd950_0 .net "q", 0 0, v0x6000003fda70_0;  alias, 1 drivers
v0x6000003fd9e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fda70_0 .var "state", 0 0;
v0x6000003fdb00_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ac4ba0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2edf0 .functor BUFT 1, v0x6000003fe370_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35890948 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ee60 .functor BUFT 1, o0x7f9f35890948, C4<0>, C4<0>, C4<0>;
v0x6000003fe490_0 .net8 "Bitline1", 0 0, p0x7f9f358908e8;  1 drivers, strength-aware
v0x6000003fe520_0 .net8 "Bitline2", 0 0, p0x7f9f35890918;  1 drivers, strength-aware
v0x6000003fe5b0_0 .net "D", 0 0, L_0x6000001d6940;  1 drivers
v0x6000003fe640_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fe6d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003fe760_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003fe7f0_0 name=_ivl_4
v0x6000003fe880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fe910_0 .net "dffOut", 0 0, v0x6000003fe370_0;  1 drivers
v0x6000003fe9a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad21e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ac4ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fe130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fe1c0_0 .net "d", 0 0, L_0x6000001d6940;  alias, 1 drivers
v0x6000003fe250_0 .net "q", 0 0, v0x6000003fe370_0;  alias, 1 drivers
v0x6000003fe2e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fe370_0 .var "state", 0 0;
v0x6000003fe400_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad2350 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2eed0 .functor BUFT 1, v0x6000003fec70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35890cd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2ef40 .functor BUFT 1, o0x7f9f35890cd8, C4<0>, C4<0>, C4<0>;
v0x6000003fed90_0 .net8 "Bitline1", 0 0, p0x7f9f35890c78;  1 drivers, strength-aware
v0x6000003fee20_0 .net8 "Bitline2", 0 0, p0x7f9f35890ca8;  1 drivers, strength-aware
v0x6000003feeb0_0 .net "D", 0 0, L_0x6000001d69e0;  1 drivers
v0x6000003fef40_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003fefd0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003ff060_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ff0f0_0 name=_ivl_4
v0x6000003ff180_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ff210_0 .net "dffOut", 0 0, v0x6000003fec70_0;  1 drivers
v0x6000003ff2a0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad1c90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad2350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fea30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003feac0_0 .net "d", 0 0, L_0x6000001d69e0;  alias, 1 drivers
v0x6000003feb50_0 .net "q", 0 0, v0x6000003fec70_0;  alias, 1 drivers
v0x6000003febe0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fec70_0 .var "state", 0 0;
v0x6000003fed00_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad1e00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2efb0 .functor BUFT 1, v0x6000003ff570_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35891068 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f020 .functor BUFT 1, o0x7f9f35891068, C4<0>, C4<0>, C4<0>;
v0x6000003ff690_0 .net8 "Bitline1", 0 0, p0x7f9f35891008;  1 drivers, strength-aware
v0x6000003ff720_0 .net8 "Bitline2", 0 0, p0x7f9f35891038;  1 drivers, strength-aware
v0x6000003ff7b0_0 .net "D", 0 0, L_0x6000001d6a80;  1 drivers
v0x6000003ff840_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003ff8d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003ff960_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ff9f0_0 name=_ivl_4
v0x6000003ffa80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ffb10_0 .net "dffOut", 0 0, v0x6000003ff570_0;  1 drivers
v0x6000003ffba0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad1740 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad1e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ff330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ff3c0_0 .net "d", 0 0, L_0x6000001d6a80;  alias, 1 drivers
v0x6000003ff450_0 .net "q", 0 0, v0x6000003ff570_0;  alias, 1 drivers
v0x6000003ff4e0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ff570_0 .var "state", 0 0;
v0x6000003ff600_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad18b0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f090 .functor BUFT 1, v0x6000003ffe70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358913f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f100 .functor BUFT 1, o0x7f9f358913f8, C4<0>, C4<0>, C4<0>;
v0x6000003f8000_0 .net8 "Bitline1", 0 0, p0x7f9f35891398;  1 drivers, strength-aware
v0x6000003f8090_0 .net8 "Bitline2", 0 0, p0x7f9f358913c8;  1 drivers, strength-aware
v0x6000003f8120_0 .net "D", 0 0, L_0x6000001d6b20;  1 drivers
v0x6000003f81b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f8240_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f82d0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f8360_0 name=_ivl_4
v0x6000003f83f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f8480_0 .net "dffOut", 0 0, v0x6000003ffe70_0;  1 drivers
v0x6000003f8510_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad11f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad18b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ffc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ffcc0_0 .net "d", 0 0, L_0x6000001d6b20;  alias, 1 drivers
v0x6000003ffd50_0 .net "q", 0 0, v0x6000003ffe70_0;  alias, 1 drivers
v0x6000003ffde0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003ffe70_0 .var "state", 0 0;
v0x6000003fff00_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad1360 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f170 .functor BUFT 1, v0x6000003f87e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35891788 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f1e0 .functor BUFT 1, o0x7f9f35891788, C4<0>, C4<0>, C4<0>;
v0x6000003f8900_0 .net8 "Bitline1", 0 0, p0x7f9f35891728;  1 drivers, strength-aware
v0x6000003f8990_0 .net8 "Bitline2", 0 0, p0x7f9f35891758;  1 drivers, strength-aware
v0x6000003f8a20_0 .net "D", 0 0, L_0x6000001d6bc0;  1 drivers
v0x6000003f8ab0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f8b40_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f8bd0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f8c60_0 name=_ivl_4
v0x6000003f8cf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f8d80_0 .net "dffOut", 0 0, v0x6000003f87e0_0;  1 drivers
v0x6000003f8e10_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad0ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad1360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f85a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f8630_0 .net "d", 0 0, L_0x6000001d6bc0;  alias, 1 drivers
v0x6000003f86c0_0 .net "q", 0 0, v0x6000003f87e0_0;  alias, 1 drivers
v0x6000003f8750_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f87e0_0 .var "state", 0 0;
v0x6000003f8870_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad0e10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f250 .functor BUFT 1, v0x6000003f90e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35891b18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f2c0 .functor BUFT 1, o0x7f9f35891b18, C4<0>, C4<0>, C4<0>;
v0x6000003f9200_0 .net8 "Bitline1", 0 0, p0x7f9f35891ab8;  1 drivers, strength-aware
v0x6000003f9290_0 .net8 "Bitline2", 0 0, p0x7f9f35891ae8;  1 drivers, strength-aware
v0x6000003f9320_0 .net "D", 0 0, L_0x6000001d6c60;  1 drivers
v0x6000003f93b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f9440_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f94d0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f9560_0 name=_ivl_4
v0x6000003f95f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f9680_0 .net "dffOut", 0 0, v0x6000003f90e0_0;  1 drivers
v0x6000003f9710_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad0750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad0e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f8ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f8f30_0 .net "d", 0 0, L_0x6000001d6c60;  alias, 1 drivers
v0x6000003f8fc0_0 .net "q", 0 0, v0x6000003f90e0_0;  alias, 1 drivers
v0x6000003f9050_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f90e0_0 .var "state", 0 0;
v0x6000003f9170_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35ad08c0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ac7a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b2f330 .functor BUFT 1, v0x6000003f99e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f35891ea8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b2f3a0 .functor BUFT 1, o0x7f9f35891ea8, C4<0>, C4<0>, C4<0>;
v0x6000003f9b00_0 .net8 "Bitline1", 0 0, p0x7f9f35891e48;  1 drivers, strength-aware
v0x6000003f9b90_0 .net8 "Bitline2", 0 0, p0x7f9f35891e78;  1 drivers, strength-aware
v0x6000003f9c20_0 .net "D", 0 0, L_0x6000001d6d00;  1 drivers
v0x6000003f9cb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37332c70;  alias, 1 drivers
v0x6000003f9d40_0 .net "ReadEnable2", 0 0, L_0x7f9f37332cb8;  alias, 1 drivers
v0x6000003f9dd0_0 .net "WriteEnable", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003f9e60_0 name=_ivl_4
v0x6000003f9ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f9f80_0 .net "dffOut", 0 0, v0x6000003f99e0_0;  1 drivers
v0x6000003fa010_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
S_0x7f9f35ad0200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad08c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003f97a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003f9830_0 .net "d", 0 0, L_0x6000001d6d00;  alias, 1 drivers
v0x6000003f98c0_0 .net "q", 0 0, v0x6000003f99e0_0;  alias, 1 drivers
v0x6000003f9950_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003f99e0_0 .var "state", 0 0;
v0x6000003f9a70_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acfeb0 .scope module, "reg_dest_dff[0]" "dff" 16 44, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fa520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fa5b0_0 .net "d", 0 0, L_0x6000001d4000;  1 drivers
v0x6000003fa640_0 .net "q", 0 0, v0x6000003fa760_0;  1 drivers
v0x6000003fa6d0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fa760_0 .var "state", 0 0;
v0x6000003fa7f0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acf760 .scope module, "reg_dest_dff[1]" "dff" 16 44, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fa880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fa910_0 .net "d", 0 0, L_0x6000001d40a0;  1 drivers
v0x6000003fa9a0_0 .net "q", 0 0, v0x6000003faac0_0;  1 drivers
v0x6000003faa30_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003faac0_0 .var "state", 0 0;
v0x6000003fab50_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acf8d0 .scope module, "reg_dest_dff[2]" "dff" 16 44, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003fabe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fac70_0 .net "d", 0 0, L_0x6000001d4140;  1 drivers
v0x6000003fad00_0 .net "q", 0 0, v0x6000003fae20_0;  1 drivers
v0x6000003fad90_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fae20_0 .var "state", 0 0;
v0x6000003faeb0_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acf210 .scope module, "reg_dest_dff[3]" "dff" 16 44, 14 2 0, S_0x7f9f35aa1b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003faf40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003fafd0_0 .net "d", 0 0, L_0x6000001d41e0;  1 drivers
v0x6000003fb060_0 .net "q", 0 0, v0x6000003fb180_0;  1 drivers
v0x6000003fb0f0_0 .net "rst", 0 0, L_0x600001b0c070;  alias, 1 drivers
v0x6000003fb180_0 .var "state", 0 0;
v0x6000003fb210_0 .net "wen", 0 0, L_0x7f9f37332d90;  alias, 1 drivers
S_0x7f9f35acf380 .scope module, "branch0" "Branch" 4 136, 17 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_inst";
    .port_info 1 /INPUT 3 "cond";
    .port_info 2 /INPUT 3 "NVZflag";
    .port_info 3 /OUTPUT 1 "do_branch";
L_0x600001b53720 .functor NOT 1, L_0x600000162800, C4<0>, C4<0>, C4<0>;
L_0x600001b536b0 .functor AND 1, L_0x6000001628a0, L_0x600001b53720, C4<1>, C4<1>;
L_0x600001b53640 .functor AND 1, L_0x600000162760, L_0x6000001626c0, C4<1>, C4<1>;
L_0x600001b535d0 .functor OR 1, L_0x600001b536b0, L_0x600001b53640, C4<0>, C4<0>;
L_0x600001b53560 .functor NOT 1, L_0x600000162580, C4<0>, C4<0>, C4<0>;
L_0x600001b534f0 .functor AND 1, L_0x600000162620, L_0x600001b53560, C4<1>, C4<1>;
L_0x600001b53480 .functor NOT 1, L_0x6000001624e0, C4<0>, C4<0>, C4<0>;
L_0x600001b53410 .functor AND 1, L_0x600001b534f0, L_0x600001b53480, C4<1>, C4<1>;
L_0x600001b533a0 .functor OR 1, L_0x600001b535d0, L_0x600001b53410, C4<0>, C4<0>;
L_0x600001b53330 .functor AND 1, L_0x600000162440, L_0x6000001623a0, C4<1>, C4<1>;
L_0x600001b532c0 .functor OR 1, L_0x600001b533a0, L_0x600001b53330, C4<0>, C4<0>;
L_0x600001b53250 .functor NOT 1, L_0x600000160dc0, C4<0>, C4<0>, C4<0>;
L_0x600001b53170 .functor NOT 1, L_0x600000160d20, C4<0>, C4<0>, C4<0>;
L_0x600001b57020 .functor AND 1, L_0x600001b53250, L_0x600001b53170, C4<1>, C4<1>;
L_0x600001b56fb0 .functor OR 1, L_0x600000162260, L_0x600001b57020, C4<0>, C4<0>;
L_0x600001b57090 .functor AND 1, L_0x600000162300, L_0x600001b56fb0, C4<1>, C4<1>;
L_0x600001b56f40 .functor OR 1, L_0x600001b532c0, L_0x600001b57090, C4<0>, C4<0>;
L_0x600001b56ed0 .functor OR 1, L_0x600000160be0, L_0x600000160b40, C4<0>, C4<0>;
L_0x600001b56e60 .functor AND 1, L_0x600000160c80, L_0x600001b56ed0, C4<1>, C4<1>;
L_0x600001b56df0 .functor OR 1, L_0x600001b56f40, L_0x600001b56e60, C4<0>, C4<0>;
L_0x600001b56d80 .functor AND 1, L_0x600000160a00, L_0x600000160960, C4<1>, C4<1>;
L_0x600001b56d10 .functor OR 1, L_0x600001b56df0, L_0x600001b56d80, C4<0>, C4<0>;
L_0x600001b56ca0 .functor OR 1, L_0x600001b56d10, L_0x600000160aa0, C4<0>, C4<0>;
L_0x600001b56c30 .functor AND 1, o0x7f9f358936d8, L_0x600001b56ca0, C4<1>, C4<1>;
v0x6000003e4360_0 .net "NVZflag", 2 0, L_0x600000129400;  alias, 1 drivers
v0x6000003e43f0_0 .net *"_ivl_1", 0 0, L_0x6000001628a0;  1 drivers
v0x6000003e4480_0 .net *"_ivl_10", 0 0, L_0x600000162760;  1 drivers
v0x6000003e4510_0 .net *"_ivl_13", 0 0, L_0x6000001626c0;  1 drivers
v0x6000003e45a0_0 .net *"_ivl_14", 0 0, L_0x600001b53640;  1 drivers
v0x6000003e4630_0 .net *"_ivl_16", 0 0, L_0x600001b535d0;  1 drivers
L_0x7f9f37331710 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000003e46c0_0 .net/2u *"_ivl_18", 2 0, L_0x7f9f37331710;  1 drivers
v0x6000003e4750_0 .net *"_ivl_20", 0 0, L_0x600000162620;  1 drivers
v0x6000003e47e0_0 .net *"_ivl_23", 0 0, L_0x600000162580;  1 drivers
v0x6000003e4870_0 .net *"_ivl_24", 0 0, L_0x600001b53560;  1 drivers
v0x6000003e4900_0 .net *"_ivl_26", 0 0, L_0x600001b534f0;  1 drivers
v0x6000003e4990_0 .net *"_ivl_29", 0 0, L_0x6000001624e0;  1 drivers
v0x6000003e4a20_0 .net *"_ivl_3", 0 0, L_0x600000162800;  1 drivers
v0x6000003e4ab0_0 .net *"_ivl_30", 0 0, L_0x600001b53480;  1 drivers
v0x6000003e4b40_0 .net *"_ivl_32", 0 0, L_0x600001b53410;  1 drivers
v0x6000003e4bd0_0 .net *"_ivl_34", 0 0, L_0x600001b533a0;  1 drivers
L_0x7f9f37331758 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000003e4c60_0 .net/2u *"_ivl_36", 2 0, L_0x7f9f37331758;  1 drivers
v0x6000003e4cf0_0 .net *"_ivl_38", 0 0, L_0x600000162440;  1 drivers
v0x6000003e4d80_0 .net *"_ivl_4", 0 0, L_0x600001b53720;  1 drivers
v0x6000003e4e10_0 .net *"_ivl_41", 0 0, L_0x6000001623a0;  1 drivers
v0x6000003e4ea0_0 .net *"_ivl_42", 0 0, L_0x600001b53330;  1 drivers
v0x6000003e4f30_0 .net *"_ivl_44", 0 0, L_0x600001b532c0;  1 drivers
L_0x7f9f373317a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000003e4fc0_0 .net/2u *"_ivl_46", 2 0, L_0x7f9f373317a0;  1 drivers
v0x6000003e5050_0 .net *"_ivl_48", 0 0, L_0x600000162300;  1 drivers
v0x6000003e50e0_0 .net *"_ivl_51", 0 0, L_0x600000162260;  1 drivers
v0x6000003e5170_0 .net *"_ivl_53", 0 0, L_0x600000160dc0;  1 drivers
v0x6000003e5200_0 .net *"_ivl_54", 0 0, L_0x600001b53250;  1 drivers
v0x6000003e5290_0 .net *"_ivl_57", 0 0, L_0x600000160d20;  1 drivers
v0x6000003e5320_0 .net *"_ivl_58", 0 0, L_0x600001b53170;  1 drivers
v0x6000003e53b0_0 .net *"_ivl_6", 0 0, L_0x600001b536b0;  1 drivers
v0x6000003e5440_0 .net *"_ivl_60", 0 0, L_0x600001b57020;  1 drivers
v0x6000003e54d0_0 .net *"_ivl_62", 0 0, L_0x600001b56fb0;  1 drivers
v0x6000003e5560_0 .net *"_ivl_64", 0 0, L_0x600001b57090;  1 drivers
v0x6000003e55f0_0 .net *"_ivl_66", 0 0, L_0x600001b56f40;  1 drivers
L_0x7f9f373317e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000003e5680_0 .net/2u *"_ivl_68", 2 0, L_0x7f9f373317e8;  1 drivers
v0x6000003e5710_0 .net *"_ivl_70", 0 0, L_0x600000160c80;  1 drivers
v0x6000003e57a0_0 .net *"_ivl_73", 0 0, L_0x600000160be0;  1 drivers
v0x6000003e5830_0 .net *"_ivl_75", 0 0, L_0x600000160b40;  1 drivers
v0x6000003e58c0_0 .net *"_ivl_76", 0 0, L_0x600001b56ed0;  1 drivers
v0x6000003e5950_0 .net *"_ivl_78", 0 0, L_0x600001b56e60;  1 drivers
L_0x7f9f373316c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000003e59e0_0 .net/2u *"_ivl_8", 2 0, L_0x7f9f373316c8;  1 drivers
v0x6000003e5a70_0 .net *"_ivl_80", 0 0, L_0x600001b56df0;  1 drivers
L_0x7f9f37331830 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x6000003e5b00_0 .net/2u *"_ivl_82", 2 0, L_0x7f9f37331830;  1 drivers
v0x6000003e5b90_0 .net *"_ivl_84", 0 0, L_0x600000160a00;  1 drivers
v0x6000003e5c20_0 .net *"_ivl_87", 0 0, L_0x600000160960;  1 drivers
v0x6000003e5cb0_0 .net *"_ivl_88", 0 0, L_0x600001b56d80;  1 drivers
v0x6000003e5d40_0 .net *"_ivl_90", 0 0, L_0x600001b56d10;  1 drivers
v0x6000003e5dd0_0 .net *"_ivl_93", 0 0, L_0x600000160aa0;  1 drivers
v0x6000003e5e60_0 .net *"_ivl_94", 0 0, L_0x600001b56ca0;  1 drivers
v0x6000003e5ef0_0 .net "branch_inst", 0 0, o0x7f9f358936d8;  alias, 0 drivers
v0x6000003e5f80_0 .net "cond", 2 0, L_0x6000001294a0;  alias, 1 drivers
v0x6000003e6010_0 .net "do_branch", 0 0, L_0x600001b56c30;  alias, 1 drivers
L_0x6000001628a0 .reduce/nor L_0x6000001294a0;
L_0x600000162800 .part L_0x600000129400, 0, 1;
L_0x600000162760 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f373316c8;
L_0x6000001626c0 .part L_0x600000129400, 0, 1;
L_0x600000162620 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f37331710;
L_0x600000162580 .part L_0x600000129400, 2, 1;
L_0x6000001624e0 .part L_0x600000129400, 0, 1;
L_0x600000162440 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f37331758;
L_0x6000001623a0 .part L_0x600000129400, 2, 1;
L_0x600000162300 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f373317a0;
L_0x600000162260 .part L_0x600000129400, 0, 1;
L_0x600000160dc0 .part L_0x600000129400, 2, 1;
L_0x600000160d20 .part L_0x600000129400, 0, 1;
L_0x600000160c80 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f373317e8;
L_0x600000160be0 .part L_0x600000129400, 2, 1;
L_0x600000160b40 .part L_0x600000129400, 0, 1;
L_0x600000160a00 .cmp/eq 3, L_0x6000001294a0, L_0x7f9f37331830;
L_0x600000160960 .part L_0x600000129400, 1, 1;
L_0x600000160aa0 .reduce/and L_0x6000001294a0;
S_0x7f9f35aceec0 .scope module, "cla_br" "CLA_16bit" 4 133, 18 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003ef600_0 .net "A", 15 0, L_0x600000168280;  alias, 1 drivers
v0x6000003ef690_0 .net "B", 15 0, L_0x60000016bf20;  alias, 1 drivers
v0x6000003ef720_0 .net "C0", 0 0, L_0x600001b51110;  1 drivers
L_0x7f9f37331680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003ef7b0_0 .net "Cin", 0 0, L_0x7f9f37331680;  1 drivers
v0x6000003ef840_0 .net "Cout", 0 0, L_0x600001b51ea0;  1 drivers
v0x6000003ef8d0_0 .net "Sum", 15 0, L_0x600000162940;  alias, 1 drivers
L_0x60000016f8e0 .part L_0x600000168280, 0, 8;
L_0x60000016f840 .part L_0x60000016bf20, 0, 8;
L_0x600000162a80 .part L_0x600000168280, 8, 8;
L_0x6000001629e0 .part L_0x60000016bf20, 8, 8;
L_0x600000162940 .concat8 [ 8 8 0 0], L_0x60000016cbe0, L_0x600000162b20;
S_0x7f9f35a92090 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7f9f35aceec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003e27f0_0 .net "A", 7 0, L_0x60000016f8e0;  1 drivers
v0x6000003e2880_0 .net "B", 7 0, L_0x60000016f840;  1 drivers
v0x6000003e2910_0 .net "C0", 0 0, L_0x600001b5e920;  1 drivers
v0x6000003e29a0_0 .net "Cin", 0 0, L_0x7f9f37331680;  alias, 1 drivers
v0x6000003e2a30_0 .net "Cout", 0 0, L_0x600001b51110;  alias, 1 drivers
v0x6000003e2ac0_0 .net "Sum", 7 0, L_0x60000016cbe0;  1 drivers
L_0x60000016c000 .part L_0x60000016f8e0, 0, 4;
L_0x60000016ce60 .part L_0x60000016f840, 0, 4;
L_0x60000016d220 .part L_0x60000016f8e0, 4, 4;
L_0x60000016d180 .part L_0x60000016f840, 4, 4;
L_0x60000016cbe0 .concat8 [ 4 4 0 0], L_0x60000016c0a0, L_0x60000016d2c0;
S_0x7f9f35a92200 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35a92090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5eb50 .functor XOR 1, L_0x60000016be80, L_0x60000016bde0, C4<0>, C4<0>;
L_0x600001b5eae0 .functor XOR 1, L_0x60000016bd40, L_0x60000016bca0, C4<0>, C4<0>;
L_0x600001b5ea70 .functor XOR 1, L_0x60000016bc00, L_0x60000016bb60, C4<0>, C4<0>;
L_0x600001b5d3b0 .functor XOR 1, L_0x60000016bac0, L_0x60000016ba20, C4<0>, C4<0>;
L_0x600001b5d340 .functor AND 1, L_0x60000016b980, L_0x60000016b8e0, C4<1>, C4<1>;
L_0x600001b5d2d0 .functor AND 1, L_0x60000016c460, L_0x60000016c3c0, C4<1>, C4<1>;
L_0x600001b5d1f0 .functor AND 1, L_0x60000016c320, L_0x60000016c280, C4<1>, C4<1>;
L_0x600001b5d260 .functor AND 1, L_0x60000016c1e0, L_0x60000016c140, C4<1>, C4<1>;
L_0x600001b5d180 .functor AND 1, L_0x7f9f37331680, L_0x600001b5eb50, C4<1>, C4<1>;
L_0x600001b5d110 .functor OR 1, L_0x600001b5d340, L_0x600001b5d180, C4<0>, C4<0>;
L_0x600001b5d0a0 .functor AND 1, L_0x600001b5d340, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5d030 .functor OR 1, L_0x600001b5d2d0, L_0x600001b5d0a0, C4<0>, C4<0>;
L_0x600001b5cfc0 .functor AND 1, L_0x7f9f37331680, L_0x600001b5eb50, C4<1>, C4<1>;
L_0x600001b5cee0 .functor AND 1, L_0x600001b5cfc0, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5ce70 .functor OR 1, L_0x600001b5d030, L_0x600001b5cee0, C4<0>, C4<0>;
L_0x600001b5cf50 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5ce00 .functor OR 1, L_0x600001b5d1f0, L_0x600001b5cf50, C4<0>, C4<0>;
L_0x600001b5ccb0 .functor AND 1, L_0x600001b5d340, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5cc40 .functor AND 1, L_0x600001b5ccb0, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5cbd0 .functor OR 1, L_0x600001b5ce00, L_0x600001b5cc40, C4<0>, C4<0>;
L_0x600001b5cb60 .functor AND 1, L_0x7f9f37331680, L_0x600001b5eb50, C4<1>, C4<1>;
L_0x600001b5da40 .functor AND 1, L_0x600001b5cb60, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5d9d0 .functor AND 1, L_0x600001b5da40, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5d960 .functor OR 1, L_0x600001b5cbd0, L_0x600001b5d9d0, C4<0>, C4<0>;
L_0x600001b5d8f0 .functor AND 1, L_0x600001b5d1f0, L_0x600001b5d3b0, C4<1>, C4<1>;
L_0x600001b5d880 .functor OR 1, L_0x600001b5d260, L_0x600001b5d8f0, C4<0>, C4<0>;
L_0x600001b5d810 .functor AND 1, L_0x600001b5d2d0, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5d7a0 .functor AND 1, L_0x600001b5d810, L_0x600001b5d3b0, C4<1>, C4<1>;
L_0x600001b5d730 .functor OR 1, L_0x600001b5d880, L_0x600001b5d7a0, C4<0>, C4<0>;
L_0x600001b5d6c0 .functor AND 1, L_0x600001b5d340, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5d650 .functor AND 1, L_0x600001b5d6c0, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5d5e0 .functor AND 1, L_0x600001b5d650, L_0x600001b5d3b0, C4<1>, C4<1>;
L_0x600001b5d570 .functor OR 1, L_0x600001b5d730, L_0x600001b5d5e0, C4<0>, C4<0>;
L_0x600001b5d500 .functor AND 1, L_0x7f9f37331680, L_0x600001b5eb50, C4<1>, C4<1>;
L_0x600001b5d490 .functor AND 1, L_0x600001b5d500, L_0x600001b5eae0, C4<1>, C4<1>;
L_0x600001b5d420 .functor AND 1, L_0x600001b5d490, L_0x600001b5ea70, C4<1>, C4<1>;
L_0x600001b5ea00 .functor AND 1, L_0x600001b5d420, L_0x600001b5d3b0, C4<1>, C4<1>;
L_0x600001b5e990 .functor OR 1, L_0x600001b5d570, L_0x600001b5ea00, C4<0>, C4<0>;
L_0x600001b5e920 .functor BUFZ 1, L_0x600001b5e990, C4<0>, C4<0>, C4<0>;
L_0x600001b5e8b0 .functor XOR 1, L_0x600001b5eb50, L_0x7f9f37331680, C4<0>, C4<0>;
L_0x600001b5e840 .functor XOR 1, L_0x600001b5eae0, L_0x600001b5d110, C4<0>, C4<0>;
L_0x600001b5e7d0 .functor XOR 1, L_0x600001b5ea70, L_0x600001b5ce70, C4<0>, C4<0>;
L_0x600001b5e760 .functor XOR 1, L_0x600001b5d3b0, L_0x600001b5d960, C4<0>, C4<0>;
v0x6000003e60a0_0 .net "A", 3 0, L_0x60000016c000;  1 drivers
v0x6000003e6130_0 .net "B", 3 0, L_0x60000016ce60;  1 drivers
v0x6000003e61c0_0 .net "C0", 0 0, L_0x600001b5d110;  1 drivers
v0x6000003e6250_0 .net "C1", 0 0, L_0x600001b5ce70;  1 drivers
v0x6000003e62e0_0 .net "C2", 0 0, L_0x600001b5d960;  1 drivers
v0x6000003e6370_0 .net "C3", 0 0, L_0x600001b5e990;  1 drivers
v0x6000003e6400_0 .net "Cin", 0 0, L_0x7f9f37331680;  alias, 1 drivers
v0x6000003e6490_0 .net "Cout", 0 0, L_0x600001b5e920;  alias, 1 drivers
v0x6000003e6520_0 .net "G0", 0 0, L_0x600001b5d340;  1 drivers
v0x6000003e65b0_0 .net "G1", 0 0, L_0x600001b5d2d0;  1 drivers
v0x6000003e6640_0 .net "G2", 0 0, L_0x600001b5d1f0;  1 drivers
v0x6000003e66d0_0 .net "G3", 0 0, L_0x600001b5d260;  1 drivers
v0x6000003e6760_0 .net "P0", 0 0, L_0x600001b5eb50;  1 drivers
v0x6000003e67f0_0 .net "P1", 0 0, L_0x600001b5eae0;  1 drivers
v0x6000003e6880_0 .net "P2", 0 0, L_0x600001b5ea70;  1 drivers
v0x6000003e6910_0 .net "P3", 0 0, L_0x600001b5d3b0;  1 drivers
v0x6000003e69a0_0 .net "Sum", 3 0, L_0x60000016c0a0;  1 drivers
v0x6000003e6a30_0 .net *"_ivl_1", 0 0, L_0x60000016be80;  1 drivers
v0x6000003e6ac0_0 .net *"_ivl_100", 0 0, L_0x600001b5d490;  1 drivers
v0x6000003e6b50_0 .net *"_ivl_102", 0 0, L_0x600001b5d420;  1 drivers
v0x6000003e6be0_0 .net *"_ivl_104", 0 0, L_0x600001b5ea00;  1 drivers
v0x6000003e6c70_0 .net *"_ivl_112", 0 0, L_0x600001b5e8b0;  1 drivers
v0x6000003e6d00_0 .net *"_ivl_116", 0 0, L_0x600001b5e840;  1 drivers
v0x6000003e6d90_0 .net *"_ivl_120", 0 0, L_0x600001b5e7d0;  1 drivers
v0x6000003e6e20_0 .net *"_ivl_125", 0 0, L_0x600001b5e760;  1 drivers
v0x6000003e6eb0_0 .net *"_ivl_13", 0 0, L_0x60000016bc00;  1 drivers
v0x6000003e6f40_0 .net *"_ivl_15", 0 0, L_0x60000016bb60;  1 drivers
v0x6000003e6fd0_0 .net *"_ivl_19", 0 0, L_0x60000016bac0;  1 drivers
v0x6000003e7060_0 .net *"_ivl_21", 0 0, L_0x60000016ba20;  1 drivers
v0x6000003e70f0_0 .net *"_ivl_25", 0 0, L_0x60000016b980;  1 drivers
v0x6000003e7180_0 .net *"_ivl_27", 0 0, L_0x60000016b8e0;  1 drivers
v0x6000003e7210_0 .net *"_ivl_3", 0 0, L_0x60000016bde0;  1 drivers
v0x6000003e72a0_0 .net *"_ivl_31", 0 0, L_0x60000016c460;  1 drivers
v0x6000003e7330_0 .net *"_ivl_33", 0 0, L_0x60000016c3c0;  1 drivers
v0x6000003e73c0_0 .net *"_ivl_37", 0 0, L_0x60000016c320;  1 drivers
v0x6000003e7450_0 .net *"_ivl_39", 0 0, L_0x60000016c280;  1 drivers
v0x6000003e74e0_0 .net *"_ivl_43", 0 0, L_0x60000016c1e0;  1 drivers
v0x6000003e7570_0 .net *"_ivl_45", 0 0, L_0x60000016c140;  1 drivers
v0x6000003e7600_0 .net *"_ivl_48", 0 0, L_0x600001b5d180;  1 drivers
v0x6000003e7690_0 .net *"_ivl_52", 0 0, L_0x600001b5d0a0;  1 drivers
v0x6000003e7720_0 .net *"_ivl_54", 0 0, L_0x600001b5d030;  1 drivers
v0x6000003e77b0_0 .net *"_ivl_56", 0 0, L_0x600001b5cfc0;  1 drivers
v0x6000003e7840_0 .net *"_ivl_58", 0 0, L_0x600001b5cee0;  1 drivers
v0x6000003e78d0_0 .net *"_ivl_62", 0 0, L_0x600001b5cf50;  1 drivers
v0x6000003e7960_0 .net *"_ivl_64", 0 0, L_0x600001b5ce00;  1 drivers
v0x6000003e79f0_0 .net *"_ivl_66", 0 0, L_0x600001b5ccb0;  1 drivers
v0x6000003e7a80_0 .net *"_ivl_68", 0 0, L_0x600001b5cc40;  1 drivers
v0x6000003e7b10_0 .net *"_ivl_7", 0 0, L_0x60000016bd40;  1 drivers
v0x6000003e7ba0_0 .net *"_ivl_70", 0 0, L_0x600001b5cbd0;  1 drivers
v0x6000003e7c30_0 .net *"_ivl_72", 0 0, L_0x600001b5cb60;  1 drivers
v0x6000003e7cc0_0 .net *"_ivl_74", 0 0, L_0x600001b5da40;  1 drivers
v0x6000003e7d50_0 .net *"_ivl_76", 0 0, L_0x600001b5d9d0;  1 drivers
v0x6000003e7de0_0 .net *"_ivl_80", 0 0, L_0x600001b5d8f0;  1 drivers
v0x6000003e7e70_0 .net *"_ivl_82", 0 0, L_0x600001b5d880;  1 drivers
v0x6000003e7f00_0 .net *"_ivl_84", 0 0, L_0x600001b5d810;  1 drivers
v0x6000003e0000_0 .net *"_ivl_86", 0 0, L_0x600001b5d7a0;  1 drivers
v0x6000003e0090_0 .net *"_ivl_88", 0 0, L_0x600001b5d730;  1 drivers
v0x6000003e0120_0 .net *"_ivl_9", 0 0, L_0x60000016bca0;  1 drivers
v0x6000003e01b0_0 .net *"_ivl_90", 0 0, L_0x600001b5d6c0;  1 drivers
v0x6000003e0240_0 .net *"_ivl_92", 0 0, L_0x600001b5d650;  1 drivers
v0x6000003e02d0_0 .net *"_ivl_94", 0 0, L_0x600001b5d5e0;  1 drivers
v0x6000003e0360_0 .net *"_ivl_96", 0 0, L_0x600001b5d570;  1 drivers
v0x6000003e03f0_0 .net *"_ivl_98", 0 0, L_0x600001b5d500;  1 drivers
L_0x60000016be80 .part L_0x60000016c000, 0, 1;
L_0x60000016bde0 .part L_0x60000016ce60, 0, 1;
L_0x60000016bd40 .part L_0x60000016c000, 1, 1;
L_0x60000016bca0 .part L_0x60000016ce60, 1, 1;
L_0x60000016bc00 .part L_0x60000016c000, 2, 1;
L_0x60000016bb60 .part L_0x60000016ce60, 2, 1;
L_0x60000016bac0 .part L_0x60000016c000, 3, 1;
L_0x60000016ba20 .part L_0x60000016ce60, 3, 1;
L_0x60000016b980 .part L_0x60000016c000, 0, 1;
L_0x60000016b8e0 .part L_0x60000016ce60, 0, 1;
L_0x60000016c460 .part L_0x60000016c000, 1, 1;
L_0x60000016c3c0 .part L_0x60000016ce60, 1, 1;
L_0x60000016c320 .part L_0x60000016c000, 2, 1;
L_0x60000016c280 .part L_0x60000016ce60, 2, 1;
L_0x60000016c1e0 .part L_0x60000016c000, 3, 1;
L_0x60000016c140 .part L_0x60000016ce60, 3, 1;
L_0x60000016c0a0 .concat8 [ 1 1 1 1], L_0x600001b5e8b0, L_0x600001b5e840, L_0x600001b5e7d0, L_0x600001b5e760;
S_0x7f9f35a92570 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35a92090;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5e6f0 .functor XOR 1, L_0x60000016cdc0, L_0x60000016cd20, C4<0>, C4<0>;
L_0x600001b5e680 .functor XOR 1, L_0x60000016cc80, L_0x60000016dae0, C4<0>, C4<0>;
L_0x600001b5e610 .functor XOR 1, L_0x60000016da40, L_0x60000016d9a0, C4<0>, C4<0>;
L_0x600001b5e5a0 .functor XOR 1, L_0x60000016d900, L_0x60000016d860, C4<0>, C4<0>;
L_0x600001b5e530 .functor AND 1, L_0x60000016d7c0, L_0x60000016d720, C4<1>, C4<1>;
L_0x600001b5e4c0 .functor AND 1, L_0x60000016d680, L_0x60000016d5e0, C4<1>, C4<1>;
L_0x600001b5e3e0 .functor AND 1, L_0x60000016d540, L_0x60000016d4a0, C4<1>, C4<1>;
L_0x600001b5e450 .functor AND 1, L_0x60000016d400, L_0x60000016d360, C4<1>, C4<1>;
L_0x600001b5e370 .functor AND 1, L_0x600001b5e920, L_0x600001b5e6f0, C4<1>, C4<1>;
L_0x600001b5e300 .functor OR 1, L_0x600001b5e530, L_0x600001b5e370, C4<0>, C4<0>;
L_0x600001b5e290 .functor AND 1, L_0x600001b5e530, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b5e220 .functor OR 1, L_0x600001b5e4c0, L_0x600001b5e290, C4<0>, C4<0>;
L_0x600001b5e1b0 .functor AND 1, L_0x600001b5e920, L_0x600001b5e6f0, C4<1>, C4<1>;
L_0x600001b5e0d0 .functor AND 1, L_0x600001b5e1b0, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b5e060 .functor OR 1, L_0x600001b5e220, L_0x600001b5e0d0, C4<0>, C4<0>;
L_0x600001b5e140 .functor AND 1, L_0x600001b5e4c0, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b5dff0 .functor OR 1, L_0x600001b5e3e0, L_0x600001b5e140, C4<0>, C4<0>;
L_0x600001b5df80 .functor AND 1, L_0x600001b5e530, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b5df10 .functor AND 1, L_0x600001b5df80, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b5dea0 .functor OR 1, L_0x600001b5dff0, L_0x600001b5df10, C4<0>, C4<0>;
L_0x600001b5de30 .functor AND 1, L_0x600001b5e920, L_0x600001b5e6f0, C4<1>, C4<1>;
L_0x600001b5ddc0 .functor AND 1, L_0x600001b5de30, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b5dd50 .functor AND 1, L_0x600001b5ddc0, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b5dce0 .functor OR 1, L_0x600001b5dea0, L_0x600001b5dd50, C4<0>, C4<0>;
L_0x600001b5dc70 .functor AND 1, L_0x600001b5e3e0, L_0x600001b5e5a0, C4<1>, C4<1>;
L_0x600001b5dc00 .functor OR 1, L_0x600001b5e450, L_0x600001b5dc70, C4<0>, C4<0>;
L_0x600001b5db90 .functor AND 1, L_0x600001b5e4c0, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b5db20 .functor AND 1, L_0x600001b5db90, L_0x600001b5e5a0, C4<1>, C4<1>;
L_0x600001b5dab0 .functor OR 1, L_0x600001b5dc00, L_0x600001b5db20, C4<0>, C4<0>;
L_0x600001b5c850 .functor AND 1, L_0x600001b5e530, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b51490 .functor AND 1, L_0x600001b5c850, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b51420 .functor AND 1, L_0x600001b51490, L_0x600001b5e5a0, C4<1>, C4<1>;
L_0x600001b513b0 .functor OR 1, L_0x600001b5dab0, L_0x600001b51420, C4<0>, C4<0>;
L_0x600001b51340 .functor AND 1, L_0x600001b5e920, L_0x600001b5e6f0, C4<1>, C4<1>;
L_0x600001b512d0 .functor AND 1, L_0x600001b51340, L_0x600001b5e680, C4<1>, C4<1>;
L_0x600001b51260 .functor AND 1, L_0x600001b512d0, L_0x600001b5e610, C4<1>, C4<1>;
L_0x600001b511f0 .functor AND 1, L_0x600001b51260, L_0x600001b5e5a0, C4<1>, C4<1>;
L_0x600001b51180 .functor OR 1, L_0x600001b513b0, L_0x600001b511f0, C4<0>, C4<0>;
L_0x600001b51110 .functor BUFZ 1, L_0x600001b51180, C4<0>, C4<0>, C4<0>;
L_0x600001b510a0 .functor XOR 1, L_0x600001b5e6f0, L_0x600001b5e920, C4<0>, C4<0>;
L_0x600001b51030 .functor XOR 1, L_0x600001b5e680, L_0x600001b5e300, C4<0>, C4<0>;
L_0x600001b50fc0 .functor XOR 1, L_0x600001b5e610, L_0x600001b5e060, C4<0>, C4<0>;
L_0x600001b50f50 .functor XOR 1, L_0x600001b5e5a0, L_0x600001b5dce0, C4<0>, C4<0>;
v0x6000003e0480_0 .net "A", 3 0, L_0x60000016d220;  1 drivers
v0x6000003e0510_0 .net "B", 3 0, L_0x60000016d180;  1 drivers
v0x6000003e05a0_0 .net "C0", 0 0, L_0x600001b5e300;  1 drivers
v0x6000003e0630_0 .net "C1", 0 0, L_0x600001b5e060;  1 drivers
v0x6000003e06c0_0 .net "C2", 0 0, L_0x600001b5dce0;  1 drivers
v0x6000003e0750_0 .net "C3", 0 0, L_0x600001b51180;  1 drivers
v0x6000003e07e0_0 .net "Cin", 0 0, L_0x600001b5e920;  alias, 1 drivers
v0x6000003e0870_0 .net "Cout", 0 0, L_0x600001b51110;  alias, 1 drivers
v0x6000003e0900_0 .net "G0", 0 0, L_0x600001b5e530;  1 drivers
v0x6000003e0990_0 .net "G1", 0 0, L_0x600001b5e4c0;  1 drivers
v0x6000003e0a20_0 .net "G2", 0 0, L_0x600001b5e3e0;  1 drivers
v0x6000003e0ab0_0 .net "G3", 0 0, L_0x600001b5e450;  1 drivers
v0x6000003e0b40_0 .net "P0", 0 0, L_0x600001b5e6f0;  1 drivers
v0x6000003e0bd0_0 .net "P1", 0 0, L_0x600001b5e680;  1 drivers
v0x6000003e0c60_0 .net "P2", 0 0, L_0x600001b5e610;  1 drivers
v0x6000003e0cf0_0 .net "P3", 0 0, L_0x600001b5e5a0;  1 drivers
v0x6000003e0d80_0 .net "Sum", 3 0, L_0x60000016d2c0;  1 drivers
v0x6000003e0e10_0 .net *"_ivl_1", 0 0, L_0x60000016cdc0;  1 drivers
v0x6000003e0ea0_0 .net *"_ivl_100", 0 0, L_0x600001b512d0;  1 drivers
v0x6000003e0f30_0 .net *"_ivl_102", 0 0, L_0x600001b51260;  1 drivers
v0x6000003e0fc0_0 .net *"_ivl_104", 0 0, L_0x600001b511f0;  1 drivers
v0x6000003e1050_0 .net *"_ivl_112", 0 0, L_0x600001b510a0;  1 drivers
v0x6000003e10e0_0 .net *"_ivl_116", 0 0, L_0x600001b51030;  1 drivers
v0x6000003e1170_0 .net *"_ivl_120", 0 0, L_0x600001b50fc0;  1 drivers
v0x6000003e1200_0 .net *"_ivl_125", 0 0, L_0x600001b50f50;  1 drivers
v0x6000003e1290_0 .net *"_ivl_13", 0 0, L_0x60000016da40;  1 drivers
v0x6000003e1320_0 .net *"_ivl_15", 0 0, L_0x60000016d9a0;  1 drivers
v0x6000003e13b0_0 .net *"_ivl_19", 0 0, L_0x60000016d900;  1 drivers
v0x6000003e1440_0 .net *"_ivl_21", 0 0, L_0x60000016d860;  1 drivers
v0x6000003e14d0_0 .net *"_ivl_25", 0 0, L_0x60000016d7c0;  1 drivers
v0x6000003e1560_0 .net *"_ivl_27", 0 0, L_0x60000016d720;  1 drivers
v0x6000003e15f0_0 .net *"_ivl_3", 0 0, L_0x60000016cd20;  1 drivers
v0x6000003e1680_0 .net *"_ivl_31", 0 0, L_0x60000016d680;  1 drivers
v0x6000003e1710_0 .net *"_ivl_33", 0 0, L_0x60000016d5e0;  1 drivers
v0x6000003e17a0_0 .net *"_ivl_37", 0 0, L_0x60000016d540;  1 drivers
v0x6000003e1830_0 .net *"_ivl_39", 0 0, L_0x60000016d4a0;  1 drivers
v0x6000003e18c0_0 .net *"_ivl_43", 0 0, L_0x60000016d400;  1 drivers
v0x6000003e1950_0 .net *"_ivl_45", 0 0, L_0x60000016d360;  1 drivers
v0x6000003e19e0_0 .net *"_ivl_48", 0 0, L_0x600001b5e370;  1 drivers
v0x6000003e1a70_0 .net *"_ivl_52", 0 0, L_0x600001b5e290;  1 drivers
v0x6000003e1b00_0 .net *"_ivl_54", 0 0, L_0x600001b5e220;  1 drivers
v0x6000003e1b90_0 .net *"_ivl_56", 0 0, L_0x600001b5e1b0;  1 drivers
v0x6000003e1c20_0 .net *"_ivl_58", 0 0, L_0x600001b5e0d0;  1 drivers
v0x6000003e1cb0_0 .net *"_ivl_62", 0 0, L_0x600001b5e140;  1 drivers
v0x6000003e1d40_0 .net *"_ivl_64", 0 0, L_0x600001b5dff0;  1 drivers
v0x6000003e1dd0_0 .net *"_ivl_66", 0 0, L_0x600001b5df80;  1 drivers
v0x6000003e1e60_0 .net *"_ivl_68", 0 0, L_0x600001b5df10;  1 drivers
v0x6000003e1ef0_0 .net *"_ivl_7", 0 0, L_0x60000016cc80;  1 drivers
v0x6000003e1f80_0 .net *"_ivl_70", 0 0, L_0x600001b5dea0;  1 drivers
v0x6000003e2010_0 .net *"_ivl_72", 0 0, L_0x600001b5de30;  1 drivers
v0x6000003e20a0_0 .net *"_ivl_74", 0 0, L_0x600001b5ddc0;  1 drivers
v0x6000003e2130_0 .net *"_ivl_76", 0 0, L_0x600001b5dd50;  1 drivers
v0x6000003e21c0_0 .net *"_ivl_80", 0 0, L_0x600001b5dc70;  1 drivers
v0x6000003e2250_0 .net *"_ivl_82", 0 0, L_0x600001b5dc00;  1 drivers
v0x6000003e22e0_0 .net *"_ivl_84", 0 0, L_0x600001b5db90;  1 drivers
v0x6000003e2370_0 .net *"_ivl_86", 0 0, L_0x600001b5db20;  1 drivers
v0x6000003e2400_0 .net *"_ivl_88", 0 0, L_0x600001b5dab0;  1 drivers
v0x6000003e2490_0 .net *"_ivl_9", 0 0, L_0x60000016dae0;  1 drivers
v0x6000003e2520_0 .net *"_ivl_90", 0 0, L_0x600001b5c850;  1 drivers
v0x6000003e25b0_0 .net *"_ivl_92", 0 0, L_0x600001b51490;  1 drivers
v0x6000003e2640_0 .net *"_ivl_94", 0 0, L_0x600001b51420;  1 drivers
v0x6000003e26d0_0 .net *"_ivl_96", 0 0, L_0x600001b513b0;  1 drivers
v0x6000003e2760_0 .net *"_ivl_98", 0 0, L_0x600001b51340;  1 drivers
L_0x60000016cdc0 .part L_0x60000016d220, 0, 1;
L_0x60000016cd20 .part L_0x60000016d180, 0, 1;
L_0x60000016cc80 .part L_0x60000016d220, 1, 1;
L_0x60000016dae0 .part L_0x60000016d180, 1, 1;
L_0x60000016da40 .part L_0x60000016d220, 2, 1;
L_0x60000016d9a0 .part L_0x60000016d180, 2, 1;
L_0x60000016d900 .part L_0x60000016d220, 3, 1;
L_0x60000016d860 .part L_0x60000016d180, 3, 1;
L_0x60000016d7c0 .part L_0x60000016d220, 0, 1;
L_0x60000016d720 .part L_0x60000016d180, 0, 1;
L_0x60000016d680 .part L_0x60000016d220, 1, 1;
L_0x60000016d5e0 .part L_0x60000016d180, 1, 1;
L_0x60000016d540 .part L_0x60000016d220, 2, 1;
L_0x60000016d4a0 .part L_0x60000016d180, 2, 1;
L_0x60000016d400 .part L_0x60000016d220, 3, 1;
L_0x60000016d360 .part L_0x60000016d180, 3, 1;
L_0x60000016d2c0 .concat8 [ 1 1 1 1], L_0x600001b510a0, L_0x600001b51030, L_0x600001b50fc0, L_0x600001b50f50;
S_0x7f9f35a8cb70 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7f9f35aceec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x6000003ef2a0_0 .net "A", 7 0, L_0x600000162a80;  1 drivers
v0x6000003ef330_0 .net "B", 7 0, L_0x6000001629e0;  1 drivers
v0x6000003ef3c0_0 .net "C0", 0 0, L_0x600001b539c0;  1 drivers
v0x6000003ef450_0 .net "Cin", 0 0, L_0x600001b51110;  alias, 1 drivers
v0x6000003ef4e0_0 .net "Cout", 0 0, L_0x600001b51ea0;  alias, 1 drivers
v0x6000003ef570_0 .net "Sum", 7 0, L_0x600000162b20;  1 drivers
L_0x60000016cf00 .part L_0x600000162a80, 0, 4;
L_0x60000016cb40 .part L_0x6000001629e0, 0, 4;
L_0x6000001630c0 .part L_0x600000162a80, 4, 4;
L_0x600000163020 .part L_0x6000001629e0, 4, 4;
L_0x600000162b20 .concat8 [ 4 4 0 0], L_0x60000016cfa0, L_0x600000163160;
S_0x7f9f35a8cce0 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35a8cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b50ee0 .functor XOR 1, L_0x60000016f7a0, L_0x60000016f700, C4<0>, C4<0>;
L_0x600001b50e70 .functor XOR 1, L_0x60000016f660, L_0x60000016f5c0, C4<0>, C4<0>;
L_0x600001b50e00 .functor XOR 1, L_0x60000016f520, L_0x60000016f480, C4<0>, C4<0>;
L_0x600001b50d90 .functor XOR 1, L_0x60000016f3e0, L_0x60000016f340, C4<0>, C4<0>;
L_0x600001b50d20 .functor AND 1, L_0x60000016f2a0, L_0x60000016f200, C4<1>, C4<1>;
L_0x600001b50cb0 .functor AND 1, L_0x60000016f160, L_0x60000016f0c0, C4<1>, C4<1>;
L_0x600001b50bd0 .functor AND 1, L_0x60000016f020, L_0x60000016ef80, C4<1>, C4<1>;
L_0x600001b50c40 .functor AND 1, L_0x60000016d0e0, L_0x60000016d040, C4<1>, C4<1>;
L_0x600001b50b60 .functor AND 1, L_0x600001b51110, L_0x600001b50ee0, C4<1>, C4<1>;
L_0x600001b50af0 .functor OR 1, L_0x600001b50d20, L_0x600001b50b60, C4<0>, C4<0>;
L_0x600001b50a80 .functor AND 1, L_0x600001b50d20, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b50a10 .functor OR 1, L_0x600001b50cb0, L_0x600001b50a80, C4<0>, C4<0>;
L_0x600001b509a0 .functor AND 1, L_0x600001b51110, L_0x600001b50ee0, C4<1>, C4<1>;
L_0x600001b508c0 .functor AND 1, L_0x600001b509a0, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b50850 .functor OR 1, L_0x600001b50a10, L_0x600001b508c0, C4<0>, C4<0>;
L_0x600001b50930 .functor AND 1, L_0x600001b50cb0, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b507e0 .functor OR 1, L_0x600001b50bd0, L_0x600001b50930, C4<0>, C4<0>;
L_0x600001b50770 .functor AND 1, L_0x600001b50d20, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b50700 .functor AND 1, L_0x600001b50770, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b50690 .functor OR 1, L_0x600001b507e0, L_0x600001b50700, C4<0>, C4<0>;
L_0x600001b50620 .functor AND 1, L_0x600001b51110, L_0x600001b50ee0, C4<1>, C4<1>;
L_0x600001b505b0 .functor AND 1, L_0x600001b50620, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b50540 .functor AND 1, L_0x600001b505b0, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b504d0 .functor OR 1, L_0x600001b50690, L_0x600001b50540, C4<0>, C4<0>;
L_0x600001b50460 .functor AND 1, L_0x600001b50bd0, L_0x600001b50d90, C4<1>, C4<1>;
L_0x600001b503f0 .functor OR 1, L_0x600001b50c40, L_0x600001b50460, C4<0>, C4<0>;
L_0x600001b50380 .functor AND 1, L_0x600001b50cb0, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b50310 .functor AND 1, L_0x600001b50380, L_0x600001b50d90, C4<1>, C4<1>;
L_0x600001b502a0 .functor OR 1, L_0x600001b503f0, L_0x600001b50310, C4<0>, C4<0>;
L_0x600001b50230 .functor AND 1, L_0x600001b50d20, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b501c0 .functor AND 1, L_0x600001b50230, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b50150 .functor AND 1, L_0x600001b501c0, L_0x600001b50d90, C4<1>, C4<1>;
L_0x600001b500e0 .functor OR 1, L_0x600001b502a0, L_0x600001b50150, C4<0>, C4<0>;
L_0x600001b52140 .functor AND 1, L_0x600001b51110, L_0x600001b50ee0, C4<1>, C4<1>;
L_0x600001b520d0 .functor AND 1, L_0x600001b52140, L_0x600001b50e70, C4<1>, C4<1>;
L_0x600001b52060 .functor AND 1, L_0x600001b520d0, L_0x600001b50e00, C4<1>, C4<1>;
L_0x600001b51ff0 .functor AND 1, L_0x600001b52060, L_0x600001b50d90, C4<1>, C4<1>;
L_0x600001b53a30 .functor OR 1, L_0x600001b500e0, L_0x600001b51ff0, C4<0>, C4<0>;
L_0x600001b539c0 .functor BUFZ 1, L_0x600001b53a30, C4<0>, C4<0>, C4<0>;
L_0x600001b53950 .functor XOR 1, L_0x600001b50ee0, L_0x600001b51110, C4<0>, C4<0>;
L_0x600001b538e0 .functor XOR 1, L_0x600001b50e70, L_0x600001b50af0, C4<0>, C4<0>;
L_0x600001b53870 .functor XOR 1, L_0x600001b50e00, L_0x600001b50850, C4<0>, C4<0>;
L_0x600001b52a00 .functor XOR 1, L_0x600001b50d90, L_0x600001b504d0, C4<0>, C4<0>;
v0x6000003e2b50_0 .net "A", 3 0, L_0x60000016cf00;  1 drivers
v0x6000003e2be0_0 .net "B", 3 0, L_0x60000016cb40;  1 drivers
v0x6000003e2c70_0 .net "C0", 0 0, L_0x600001b50af0;  1 drivers
v0x6000003e2d00_0 .net "C1", 0 0, L_0x600001b50850;  1 drivers
v0x6000003e2d90_0 .net "C2", 0 0, L_0x600001b504d0;  1 drivers
v0x6000003e2e20_0 .net "C3", 0 0, L_0x600001b53a30;  1 drivers
v0x6000003e2eb0_0 .net "Cin", 0 0, L_0x600001b51110;  alias, 1 drivers
v0x6000003e2f40_0 .net "Cout", 0 0, L_0x600001b539c0;  alias, 1 drivers
v0x6000003e2fd0_0 .net "G0", 0 0, L_0x600001b50d20;  1 drivers
v0x6000003e3060_0 .net "G1", 0 0, L_0x600001b50cb0;  1 drivers
v0x6000003e30f0_0 .net "G2", 0 0, L_0x600001b50bd0;  1 drivers
v0x6000003e3180_0 .net "G3", 0 0, L_0x600001b50c40;  1 drivers
v0x6000003e3210_0 .net "P0", 0 0, L_0x600001b50ee0;  1 drivers
v0x6000003e32a0_0 .net "P1", 0 0, L_0x600001b50e70;  1 drivers
v0x6000003e3330_0 .net "P2", 0 0, L_0x600001b50e00;  1 drivers
v0x6000003e33c0_0 .net "P3", 0 0, L_0x600001b50d90;  1 drivers
v0x6000003e3450_0 .net "Sum", 3 0, L_0x60000016cfa0;  1 drivers
v0x6000003e34e0_0 .net *"_ivl_1", 0 0, L_0x60000016f7a0;  1 drivers
v0x6000003e3570_0 .net *"_ivl_100", 0 0, L_0x600001b520d0;  1 drivers
v0x6000003e3600_0 .net *"_ivl_102", 0 0, L_0x600001b52060;  1 drivers
v0x6000003e3690_0 .net *"_ivl_104", 0 0, L_0x600001b51ff0;  1 drivers
v0x6000003e3720_0 .net *"_ivl_112", 0 0, L_0x600001b53950;  1 drivers
v0x6000003e37b0_0 .net *"_ivl_116", 0 0, L_0x600001b538e0;  1 drivers
v0x6000003e3840_0 .net *"_ivl_120", 0 0, L_0x600001b53870;  1 drivers
v0x6000003e38d0_0 .net *"_ivl_125", 0 0, L_0x600001b52a00;  1 drivers
v0x6000003e3960_0 .net *"_ivl_13", 0 0, L_0x60000016f520;  1 drivers
v0x6000003e39f0_0 .net *"_ivl_15", 0 0, L_0x60000016f480;  1 drivers
v0x6000003e3a80_0 .net *"_ivl_19", 0 0, L_0x60000016f3e0;  1 drivers
v0x6000003e3b10_0 .net *"_ivl_21", 0 0, L_0x60000016f340;  1 drivers
v0x6000003e3ba0_0 .net *"_ivl_25", 0 0, L_0x60000016f2a0;  1 drivers
v0x6000003e3c30_0 .net *"_ivl_27", 0 0, L_0x60000016f200;  1 drivers
v0x6000003e3cc0_0 .net *"_ivl_3", 0 0, L_0x60000016f700;  1 drivers
v0x6000003e3d50_0 .net *"_ivl_31", 0 0, L_0x60000016f160;  1 drivers
v0x6000003e3de0_0 .net *"_ivl_33", 0 0, L_0x60000016f0c0;  1 drivers
v0x6000003e3e70_0 .net *"_ivl_37", 0 0, L_0x60000016f020;  1 drivers
v0x6000003e3f00_0 .net *"_ivl_39", 0 0, L_0x60000016ef80;  1 drivers
v0x6000003ec000_0 .net *"_ivl_43", 0 0, L_0x60000016d0e0;  1 drivers
v0x6000003ec090_0 .net *"_ivl_45", 0 0, L_0x60000016d040;  1 drivers
v0x6000003ec120_0 .net *"_ivl_48", 0 0, L_0x600001b50b60;  1 drivers
v0x6000003ec1b0_0 .net *"_ivl_52", 0 0, L_0x600001b50a80;  1 drivers
v0x6000003ec240_0 .net *"_ivl_54", 0 0, L_0x600001b50a10;  1 drivers
v0x6000003ec2d0_0 .net *"_ivl_56", 0 0, L_0x600001b509a0;  1 drivers
v0x6000003ec360_0 .net *"_ivl_58", 0 0, L_0x600001b508c0;  1 drivers
v0x6000003ec3f0_0 .net *"_ivl_62", 0 0, L_0x600001b50930;  1 drivers
v0x6000003ec480_0 .net *"_ivl_64", 0 0, L_0x600001b507e0;  1 drivers
v0x6000003ec510_0 .net *"_ivl_66", 0 0, L_0x600001b50770;  1 drivers
v0x6000003ec5a0_0 .net *"_ivl_68", 0 0, L_0x600001b50700;  1 drivers
v0x6000003ec630_0 .net *"_ivl_7", 0 0, L_0x60000016f660;  1 drivers
v0x6000003ec6c0_0 .net *"_ivl_70", 0 0, L_0x600001b50690;  1 drivers
v0x6000003ec750_0 .net *"_ivl_72", 0 0, L_0x600001b50620;  1 drivers
v0x6000003ec7e0_0 .net *"_ivl_74", 0 0, L_0x600001b505b0;  1 drivers
v0x6000003ec870_0 .net *"_ivl_76", 0 0, L_0x600001b50540;  1 drivers
v0x6000003ec900_0 .net *"_ivl_80", 0 0, L_0x600001b50460;  1 drivers
v0x6000003ec990_0 .net *"_ivl_82", 0 0, L_0x600001b503f0;  1 drivers
v0x6000003eca20_0 .net *"_ivl_84", 0 0, L_0x600001b50380;  1 drivers
v0x6000003ecab0_0 .net *"_ivl_86", 0 0, L_0x600001b50310;  1 drivers
v0x6000003ecb40_0 .net *"_ivl_88", 0 0, L_0x600001b502a0;  1 drivers
v0x6000003ecbd0_0 .net *"_ivl_9", 0 0, L_0x60000016f5c0;  1 drivers
v0x6000003ecc60_0 .net *"_ivl_90", 0 0, L_0x600001b50230;  1 drivers
v0x6000003eccf0_0 .net *"_ivl_92", 0 0, L_0x600001b501c0;  1 drivers
v0x6000003ecd80_0 .net *"_ivl_94", 0 0, L_0x600001b50150;  1 drivers
v0x6000003ece10_0 .net *"_ivl_96", 0 0, L_0x600001b500e0;  1 drivers
v0x6000003ecea0_0 .net *"_ivl_98", 0 0, L_0x600001b52140;  1 drivers
L_0x60000016f7a0 .part L_0x60000016cf00, 0, 1;
L_0x60000016f700 .part L_0x60000016cb40, 0, 1;
L_0x60000016f660 .part L_0x60000016cf00, 1, 1;
L_0x60000016f5c0 .part L_0x60000016cb40, 1, 1;
L_0x60000016f520 .part L_0x60000016cf00, 2, 1;
L_0x60000016f480 .part L_0x60000016cb40, 2, 1;
L_0x60000016f3e0 .part L_0x60000016cf00, 3, 1;
L_0x60000016f340 .part L_0x60000016cb40, 3, 1;
L_0x60000016f2a0 .part L_0x60000016cf00, 0, 1;
L_0x60000016f200 .part L_0x60000016cb40, 0, 1;
L_0x60000016f160 .part L_0x60000016cf00, 1, 1;
L_0x60000016f0c0 .part L_0x60000016cb40, 1, 1;
L_0x60000016f020 .part L_0x60000016cf00, 2, 1;
L_0x60000016ef80 .part L_0x60000016cb40, 2, 1;
L_0x60000016d0e0 .part L_0x60000016cf00, 3, 1;
L_0x60000016d040 .part L_0x60000016cb40, 3, 1;
L_0x60000016cfa0 .concat8 [ 1 1 1 1], L_0x600001b53950, L_0x600001b538e0, L_0x600001b53870, L_0x600001b52a00;
S_0x7f9f35a8ce50 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35a8cb70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b52990 .functor XOR 1, L_0x60000016c8c0, L_0x60000016caa0, C4<0>, C4<0>;
L_0x600001b52920 .functor XOR 1, L_0x60000016ca00, L_0x60000016c960, C4<0>, C4<0>;
L_0x600001b528b0 .functor XOR 1, L_0x6000001638e0, L_0x600000163840, C4<0>, C4<0>;
L_0x600001b52840 .functor XOR 1, L_0x6000001637a0, L_0x600000163700, C4<0>, C4<0>;
L_0x600001b527d0 .functor AND 1, L_0x600000163660, L_0x6000001635c0, C4<1>, C4<1>;
L_0x600001b52760 .functor AND 1, L_0x600000163520, L_0x600000163480, C4<1>, C4<1>;
L_0x600001b52680 .functor AND 1, L_0x6000001633e0, L_0x600000163340, C4<1>, C4<1>;
L_0x600001b526f0 .functor AND 1, L_0x6000001632a0, L_0x600000163200, C4<1>, C4<1>;
L_0x600001b52610 .functor AND 1, L_0x600001b539c0, L_0x600001b52990, C4<1>, C4<1>;
L_0x600001b525a0 .functor OR 1, L_0x600001b527d0, L_0x600001b52610, C4<0>, C4<0>;
L_0x600001b52530 .functor AND 1, L_0x600001b527d0, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b524c0 .functor OR 1, L_0x600001b52760, L_0x600001b52530, C4<0>, C4<0>;
L_0x600001b52450 .functor AND 1, L_0x600001b539c0, L_0x600001b52990, C4<1>, C4<1>;
L_0x600001b52370 .functor AND 1, L_0x600001b52450, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b51f80 .functor OR 1, L_0x600001b524c0, L_0x600001b52370, C4<0>, C4<0>;
L_0x600001b523e0 .functor AND 1, L_0x600001b52760, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b53100 .functor OR 1, L_0x600001b52680, L_0x600001b523e0, C4<0>, C4<0>;
L_0x600001b53090 .functor AND 1, L_0x600001b527d0, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b53020 .functor AND 1, L_0x600001b53090, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b52fb0 .functor OR 1, L_0x600001b53100, L_0x600001b53020, C4<0>, C4<0>;
L_0x600001b52f40 .functor AND 1, L_0x600001b539c0, L_0x600001b52990, C4<1>, C4<1>;
L_0x600001b52ed0 .functor AND 1, L_0x600001b52f40, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b52e60 .functor AND 1, L_0x600001b52ed0, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b52df0 .functor OR 1, L_0x600001b52fb0, L_0x600001b52e60, C4<0>, C4<0>;
L_0x600001b52d80 .functor AND 1, L_0x600001b52680, L_0x600001b52840, C4<1>, C4<1>;
L_0x600001b52d10 .functor OR 1, L_0x600001b526f0, L_0x600001b52d80, C4<0>, C4<0>;
L_0x600001b52ca0 .functor AND 1, L_0x600001b52760, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b52c30 .functor AND 1, L_0x600001b52ca0, L_0x600001b52840, C4<1>, C4<1>;
L_0x600001b52bc0 .functor OR 1, L_0x600001b52d10, L_0x600001b52c30, C4<0>, C4<0>;
L_0x600001b52b50 .functor AND 1, L_0x600001b527d0, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b52ae0 .functor AND 1, L_0x600001b52b50, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b52a70 .functor AND 1, L_0x600001b52ae0, L_0x600001b52840, C4<1>, C4<1>;
L_0x600001b52300 .functor OR 1, L_0x600001b52bc0, L_0x600001b52a70, C4<0>, C4<0>;
L_0x600001b52290 .functor AND 1, L_0x600001b539c0, L_0x600001b52990, C4<1>, C4<1>;
L_0x600001b52220 .functor AND 1, L_0x600001b52290, L_0x600001b52920, C4<1>, C4<1>;
L_0x600001b521b0 .functor AND 1, L_0x600001b52220, L_0x600001b528b0, C4<1>, C4<1>;
L_0x600001b51f10 .functor AND 1, L_0x600001b521b0, L_0x600001b52840, C4<1>, C4<1>;
L_0x600001b51d50 .functor OR 1, L_0x600001b52300, L_0x600001b51f10, C4<0>, C4<0>;
L_0x600001b51ea0 .functor BUFZ 1, L_0x600001b51d50, C4<0>, C4<0>, C4<0>;
L_0x600001b51e30 .functor XOR 1, L_0x600001b52990, L_0x600001b539c0, C4<0>, C4<0>;
L_0x600001b51dc0 .functor XOR 1, L_0x600001b52920, L_0x600001b525a0, C4<0>, C4<0>;
L_0x600001b53800 .functor XOR 1, L_0x600001b528b0, L_0x600001b51f80, C4<0>, C4<0>;
L_0x600001b53790 .functor XOR 1, L_0x600001b52840, L_0x600001b52df0, C4<0>, C4<0>;
v0x6000003ecf30_0 .net "A", 3 0, L_0x6000001630c0;  1 drivers
v0x6000003ecfc0_0 .net "B", 3 0, L_0x600000163020;  1 drivers
v0x6000003ed050_0 .net "C0", 0 0, L_0x600001b525a0;  1 drivers
v0x6000003ed0e0_0 .net "C1", 0 0, L_0x600001b51f80;  1 drivers
v0x6000003ed170_0 .net "C2", 0 0, L_0x600001b52df0;  1 drivers
v0x6000003ed200_0 .net "C3", 0 0, L_0x600001b51d50;  1 drivers
v0x6000003ed290_0 .net "Cin", 0 0, L_0x600001b539c0;  alias, 1 drivers
v0x6000003ed320_0 .net "Cout", 0 0, L_0x600001b51ea0;  alias, 1 drivers
v0x6000003ed3b0_0 .net "G0", 0 0, L_0x600001b527d0;  1 drivers
v0x6000003ed440_0 .net "G1", 0 0, L_0x600001b52760;  1 drivers
v0x6000003ed4d0_0 .net "G2", 0 0, L_0x600001b52680;  1 drivers
v0x6000003ed560_0 .net "G3", 0 0, L_0x600001b526f0;  1 drivers
v0x6000003ed5f0_0 .net "P0", 0 0, L_0x600001b52990;  1 drivers
v0x6000003ed680_0 .net "P1", 0 0, L_0x600001b52920;  1 drivers
v0x6000003ed710_0 .net "P2", 0 0, L_0x600001b528b0;  1 drivers
v0x6000003ed7a0_0 .net "P3", 0 0, L_0x600001b52840;  1 drivers
v0x6000003ed830_0 .net "Sum", 3 0, L_0x600000163160;  1 drivers
v0x6000003ed8c0_0 .net *"_ivl_1", 0 0, L_0x60000016c8c0;  1 drivers
v0x6000003ed950_0 .net *"_ivl_100", 0 0, L_0x600001b52220;  1 drivers
v0x6000003ed9e0_0 .net *"_ivl_102", 0 0, L_0x600001b521b0;  1 drivers
v0x6000003eda70_0 .net *"_ivl_104", 0 0, L_0x600001b51f10;  1 drivers
v0x6000003edb00_0 .net *"_ivl_112", 0 0, L_0x600001b51e30;  1 drivers
v0x6000003edb90_0 .net *"_ivl_116", 0 0, L_0x600001b51dc0;  1 drivers
v0x6000003edc20_0 .net *"_ivl_120", 0 0, L_0x600001b53800;  1 drivers
v0x6000003edcb0_0 .net *"_ivl_125", 0 0, L_0x600001b53790;  1 drivers
v0x6000003edd40_0 .net *"_ivl_13", 0 0, L_0x6000001638e0;  1 drivers
v0x6000003eddd0_0 .net *"_ivl_15", 0 0, L_0x600000163840;  1 drivers
v0x6000003ede60_0 .net *"_ivl_19", 0 0, L_0x6000001637a0;  1 drivers
v0x6000003edef0_0 .net *"_ivl_21", 0 0, L_0x600000163700;  1 drivers
v0x6000003edf80_0 .net *"_ivl_25", 0 0, L_0x600000163660;  1 drivers
v0x6000003ee010_0 .net *"_ivl_27", 0 0, L_0x6000001635c0;  1 drivers
v0x6000003ee0a0_0 .net *"_ivl_3", 0 0, L_0x60000016caa0;  1 drivers
v0x6000003ee130_0 .net *"_ivl_31", 0 0, L_0x600000163520;  1 drivers
v0x6000003ee1c0_0 .net *"_ivl_33", 0 0, L_0x600000163480;  1 drivers
v0x6000003ee250_0 .net *"_ivl_37", 0 0, L_0x6000001633e0;  1 drivers
v0x6000003ee2e0_0 .net *"_ivl_39", 0 0, L_0x600000163340;  1 drivers
v0x6000003ee370_0 .net *"_ivl_43", 0 0, L_0x6000001632a0;  1 drivers
v0x6000003ee400_0 .net *"_ivl_45", 0 0, L_0x600000163200;  1 drivers
v0x6000003ee490_0 .net *"_ivl_48", 0 0, L_0x600001b52610;  1 drivers
v0x6000003ee520_0 .net *"_ivl_52", 0 0, L_0x600001b52530;  1 drivers
v0x6000003ee5b0_0 .net *"_ivl_54", 0 0, L_0x600001b524c0;  1 drivers
v0x6000003ee640_0 .net *"_ivl_56", 0 0, L_0x600001b52450;  1 drivers
v0x6000003ee6d0_0 .net *"_ivl_58", 0 0, L_0x600001b52370;  1 drivers
v0x6000003ee760_0 .net *"_ivl_62", 0 0, L_0x600001b523e0;  1 drivers
v0x6000003ee7f0_0 .net *"_ivl_64", 0 0, L_0x600001b53100;  1 drivers
v0x6000003ee880_0 .net *"_ivl_66", 0 0, L_0x600001b53090;  1 drivers
v0x6000003ee910_0 .net *"_ivl_68", 0 0, L_0x600001b53020;  1 drivers
v0x6000003ee9a0_0 .net *"_ivl_7", 0 0, L_0x60000016ca00;  1 drivers
v0x6000003eea30_0 .net *"_ivl_70", 0 0, L_0x600001b52fb0;  1 drivers
v0x6000003eeac0_0 .net *"_ivl_72", 0 0, L_0x600001b52f40;  1 drivers
v0x6000003eeb50_0 .net *"_ivl_74", 0 0, L_0x600001b52ed0;  1 drivers
v0x6000003eebe0_0 .net *"_ivl_76", 0 0, L_0x600001b52e60;  1 drivers
v0x6000003eec70_0 .net *"_ivl_80", 0 0, L_0x600001b52d80;  1 drivers
v0x6000003eed00_0 .net *"_ivl_82", 0 0, L_0x600001b52d10;  1 drivers
v0x6000003eed90_0 .net *"_ivl_84", 0 0, L_0x600001b52ca0;  1 drivers
v0x6000003eee20_0 .net *"_ivl_86", 0 0, L_0x600001b52c30;  1 drivers
v0x6000003eeeb0_0 .net *"_ivl_88", 0 0, L_0x600001b52bc0;  1 drivers
v0x6000003eef40_0 .net *"_ivl_9", 0 0, L_0x60000016c960;  1 drivers
v0x6000003eefd0_0 .net *"_ivl_90", 0 0, L_0x600001b52b50;  1 drivers
v0x6000003ef060_0 .net *"_ivl_92", 0 0, L_0x600001b52ae0;  1 drivers
v0x6000003ef0f0_0 .net *"_ivl_94", 0 0, L_0x600001b52a70;  1 drivers
v0x6000003ef180_0 .net *"_ivl_96", 0 0, L_0x600001b52300;  1 drivers
v0x6000003ef210_0 .net *"_ivl_98", 0 0, L_0x600001b52290;  1 drivers
L_0x60000016c8c0 .part L_0x6000001630c0, 0, 1;
L_0x60000016caa0 .part L_0x600000163020, 0, 1;
L_0x60000016ca00 .part L_0x6000001630c0, 1, 1;
L_0x60000016c960 .part L_0x600000163020, 1, 1;
L_0x6000001638e0 .part L_0x6000001630c0, 2, 1;
L_0x600000163840 .part L_0x600000163020, 2, 1;
L_0x6000001637a0 .part L_0x6000001630c0, 3, 1;
L_0x600000163700 .part L_0x600000163020, 3, 1;
L_0x600000163660 .part L_0x6000001630c0, 0, 1;
L_0x6000001635c0 .part L_0x600000163020, 0, 1;
L_0x600000163520 .part L_0x6000001630c0, 1, 1;
L_0x600000163480 .part L_0x600000163020, 1, 1;
L_0x6000001633e0 .part L_0x6000001630c0, 2, 1;
L_0x600000163340 .part L_0x600000163020, 2, 1;
L_0x6000001632a0 .part L_0x6000001630c0, 3, 1;
L_0x600000163200 .part L_0x600000163020, 3, 1;
L_0x600000163160 .concat8 [ 1 1 1 1], L_0x600001b51e30, L_0x600001b51dc0, L_0x600001b53800, L_0x600001b53790;
S_0x7f9f35a87650 .scope module, "cla_inc" "CLA_16bit" 4 130, 18 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 16 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000390f30_0 .net "A", 15 0, L_0x600000107d40;  alias, 1 drivers
L_0x7f9f373315a8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x600000390fc0_0 .net "B", 15 0, L_0x7f9f373315a8;  1 drivers
v0x600000391050_0 .net "C0", 0 0, L_0x600001b59880;  1 drivers
L_0x7f9f373315f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003910e0_0 .net "Cin", 0 0, L_0x7f9f373315f0;  1 drivers
v0x600000391170_0 .net "Cout", 0 0, L_0x600001b5ed80;  1 drivers
v0x600000391200_0 .net "Sum", 15 0, L_0x600000168280;  alias, 1 drivers
L_0x6000001155e0 .part L_0x600000107d40, 0, 8;
L_0x600000115540 .part L_0x7f9f373315a8, 0, 8;
L_0x6000001683c0 .part L_0x600000107d40, 8, 8;
L_0x600000168320 .part L_0x7f9f373315a8, 8, 8;
L_0x600000168280 .concat8 [ 8 8 0 0], L_0x600000116a80, L_0x600000168460;
S_0x7f9f35a86d00 .scope module, "CLA8_0" "CLA_8bit" 18 11, 9 1 0, S_0x7f9f35a87650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000394120_0 .net "A", 7 0, L_0x6000001155e0;  1 drivers
v0x6000003941b0_0 .net "B", 7 0, L_0x600000115540;  1 drivers
v0x600000394240_0 .net "C0", 0 0, L_0x600001b17f00;  1 drivers
v0x6000003942d0_0 .net "Cin", 0 0, L_0x7f9f373315f0;  alias, 1 drivers
v0x600000394360_0 .net "Cout", 0 0, L_0x600001b59880;  alias, 1 drivers
v0x6000003943f0_0 .net "Sum", 7 0, L_0x600000116a80;  1 drivers
L_0x60000011f200 .part L_0x6000001155e0, 0, 4;
L_0x60000011f160 .part L_0x600000115540, 0, 4;
L_0x600000116bc0 .part L_0x6000001155e0, 4, 4;
L_0x600000116b20 .part L_0x600000115540, 4, 4;
L_0x600000116a80 .concat8 [ 4 4 0 0], L_0x60000011f2a0, L_0x600000116c60;
S_0x7f9f35a86e70 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35a86d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b16e60 .functor XOR 1, L_0x60000011d5e0, L_0x60000011d540, C4<0>, C4<0>;
L_0x600001b16ed0 .functor XOR 1, L_0x60000011d4a0, L_0x60000011d400, C4<0>, C4<0>;
L_0x600001b16f40 .functor XOR 1, L_0x60000011fa20, L_0x60000011f980, C4<0>, C4<0>;
L_0x600001b16fb0 .functor XOR 1, L_0x60000011f8e0, L_0x60000011f840, C4<0>, C4<0>;
L_0x600001b17020 .functor AND 1, L_0x60000011f7a0, L_0x60000011f700, C4<1>, C4<1>;
L_0x600001b17090 .functor AND 1, L_0x60000011f660, L_0x60000011f5c0, C4<1>, C4<1>;
L_0x600001b17170 .functor AND 1, L_0x60000011f520, L_0x60000011f480, C4<1>, C4<1>;
L_0x600001b17100 .functor AND 1, L_0x60000011f3e0, L_0x60000011f340, C4<1>, C4<1>;
L_0x600001b171e0 .functor AND 1, L_0x7f9f373315f0, L_0x600001b16e60, C4<1>, C4<1>;
L_0x600001b17250 .functor OR 1, L_0x600001b17020, L_0x600001b171e0, C4<0>, C4<0>;
L_0x600001b172c0 .functor AND 1, L_0x600001b17020, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b17330 .functor OR 1, L_0x600001b17090, L_0x600001b172c0, C4<0>, C4<0>;
L_0x600001b173a0 .functor AND 1, L_0x7f9f373315f0, L_0x600001b16e60, C4<1>, C4<1>;
L_0x600001b17480 .functor AND 1, L_0x600001b173a0, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b174f0 .functor OR 1, L_0x600001b17330, L_0x600001b17480, C4<0>, C4<0>;
L_0x600001b17410 .functor AND 1, L_0x600001b17090, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b17560 .functor OR 1, L_0x600001b17170, L_0x600001b17410, C4<0>, C4<0>;
L_0x600001b175d0 .functor AND 1, L_0x600001b17020, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b17640 .functor AND 1, L_0x600001b175d0, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b176b0 .functor OR 1, L_0x600001b17560, L_0x600001b17640, C4<0>, C4<0>;
L_0x600001b17720 .functor AND 1, L_0x7f9f373315f0, L_0x600001b16e60, C4<1>, C4<1>;
L_0x600001b17790 .functor AND 1, L_0x600001b17720, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b17800 .functor AND 1, L_0x600001b17790, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b17870 .functor OR 1, L_0x600001b176b0, L_0x600001b17800, C4<0>, C4<0>;
L_0x600001b178e0 .functor AND 1, L_0x600001b17170, L_0x600001b16fb0, C4<1>, C4<1>;
L_0x600001b17950 .functor OR 1, L_0x600001b17100, L_0x600001b178e0, C4<0>, C4<0>;
L_0x600001b179c0 .functor AND 1, L_0x600001b17090, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b17a30 .functor AND 1, L_0x600001b179c0, L_0x600001b16fb0, C4<1>, C4<1>;
L_0x600001b17aa0 .functor OR 1, L_0x600001b17950, L_0x600001b17a30, C4<0>, C4<0>;
L_0x600001b17b10 .functor AND 1, L_0x600001b17020, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b17b80 .functor AND 1, L_0x600001b17b10, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b17bf0 .functor AND 1, L_0x600001b17b80, L_0x600001b16fb0, C4<1>, C4<1>;
L_0x600001b17c60 .functor OR 1, L_0x600001b17aa0, L_0x600001b17bf0, C4<0>, C4<0>;
L_0x600001b17cd0 .functor AND 1, L_0x7f9f373315f0, L_0x600001b16e60, C4<1>, C4<1>;
L_0x600001b17d40 .functor AND 1, L_0x600001b17cd0, L_0x600001b16ed0, C4<1>, C4<1>;
L_0x600001b17db0 .functor AND 1, L_0x600001b17d40, L_0x600001b16f40, C4<1>, C4<1>;
L_0x600001b17e20 .functor AND 1, L_0x600001b17db0, L_0x600001b16fb0, C4<1>, C4<1>;
L_0x600001b17e90 .functor OR 1, L_0x600001b17c60, L_0x600001b17e20, C4<0>, C4<0>;
L_0x600001b17f00 .functor BUFZ 1, L_0x600001b17e90, C4<0>, C4<0>, C4<0>;
L_0x600001b17f70 .functor XOR 1, L_0x600001b16e60, L_0x7f9f373315f0, C4<0>, C4<0>;
L_0x600001b708c0 .functor XOR 1, L_0x600001b16ed0, L_0x600001b17250, C4<0>, C4<0>;
L_0x600001b70850 .functor XOR 1, L_0x600001b16f40, L_0x600001b174f0, C4<0>, C4<0>;
L_0x600001b707e0 .functor XOR 1, L_0x600001b16fb0, L_0x600001b17870, C4<0>, C4<0>;
v0x6000003ef960_0 .net "A", 3 0, L_0x60000011f200;  1 drivers
v0x6000003ef9f0_0 .net "B", 3 0, L_0x60000011f160;  1 drivers
v0x6000003efa80_0 .net "C0", 0 0, L_0x600001b17250;  1 drivers
v0x6000003efb10_0 .net "C1", 0 0, L_0x600001b174f0;  1 drivers
v0x6000003efba0_0 .net "C2", 0 0, L_0x600001b17870;  1 drivers
v0x6000003efc30_0 .net "C3", 0 0, L_0x600001b17e90;  1 drivers
v0x6000003efcc0_0 .net "Cin", 0 0, L_0x7f9f373315f0;  alias, 1 drivers
v0x6000003efd50_0 .net "Cout", 0 0, L_0x600001b17f00;  alias, 1 drivers
v0x6000003efde0_0 .net "G0", 0 0, L_0x600001b17020;  1 drivers
v0x6000003efe70_0 .net "G1", 0 0, L_0x600001b17090;  1 drivers
v0x6000003eff00_0 .net "G2", 0 0, L_0x600001b17170;  1 drivers
v0x6000003e8000_0 .net "G3", 0 0, L_0x600001b17100;  1 drivers
v0x6000003e8090_0 .net "P0", 0 0, L_0x600001b16e60;  1 drivers
v0x6000003e8120_0 .net "P1", 0 0, L_0x600001b16ed0;  1 drivers
v0x6000003e81b0_0 .net "P2", 0 0, L_0x600001b16f40;  1 drivers
v0x6000003e8240_0 .net "P3", 0 0, L_0x600001b16fb0;  1 drivers
v0x6000003e82d0_0 .net "Sum", 3 0, L_0x60000011f2a0;  1 drivers
v0x6000003e8360_0 .net *"_ivl_1", 0 0, L_0x60000011d5e0;  1 drivers
v0x6000003e83f0_0 .net *"_ivl_100", 0 0, L_0x600001b17d40;  1 drivers
v0x6000003e8480_0 .net *"_ivl_102", 0 0, L_0x600001b17db0;  1 drivers
v0x6000003e8510_0 .net *"_ivl_104", 0 0, L_0x600001b17e20;  1 drivers
v0x6000003e85a0_0 .net *"_ivl_112", 0 0, L_0x600001b17f70;  1 drivers
v0x6000003e8630_0 .net *"_ivl_116", 0 0, L_0x600001b708c0;  1 drivers
v0x6000003e86c0_0 .net *"_ivl_120", 0 0, L_0x600001b70850;  1 drivers
v0x6000003e8750_0 .net *"_ivl_125", 0 0, L_0x600001b707e0;  1 drivers
v0x6000003e87e0_0 .net *"_ivl_13", 0 0, L_0x60000011fa20;  1 drivers
v0x6000003e8870_0 .net *"_ivl_15", 0 0, L_0x60000011f980;  1 drivers
v0x6000003e8900_0 .net *"_ivl_19", 0 0, L_0x60000011f8e0;  1 drivers
v0x6000003e8990_0 .net *"_ivl_21", 0 0, L_0x60000011f840;  1 drivers
v0x6000003e8a20_0 .net *"_ivl_25", 0 0, L_0x60000011f7a0;  1 drivers
v0x6000003e8ab0_0 .net *"_ivl_27", 0 0, L_0x60000011f700;  1 drivers
v0x6000003e8b40_0 .net *"_ivl_3", 0 0, L_0x60000011d540;  1 drivers
v0x6000003e8bd0_0 .net *"_ivl_31", 0 0, L_0x60000011f660;  1 drivers
v0x6000003e8c60_0 .net *"_ivl_33", 0 0, L_0x60000011f5c0;  1 drivers
v0x6000003e8cf0_0 .net *"_ivl_37", 0 0, L_0x60000011f520;  1 drivers
v0x6000003e8d80_0 .net *"_ivl_39", 0 0, L_0x60000011f480;  1 drivers
v0x6000003e8e10_0 .net *"_ivl_43", 0 0, L_0x60000011f3e0;  1 drivers
v0x6000003e8ea0_0 .net *"_ivl_45", 0 0, L_0x60000011f340;  1 drivers
v0x6000003e8f30_0 .net *"_ivl_48", 0 0, L_0x600001b171e0;  1 drivers
v0x6000003e8fc0_0 .net *"_ivl_52", 0 0, L_0x600001b172c0;  1 drivers
v0x6000003e9050_0 .net *"_ivl_54", 0 0, L_0x600001b17330;  1 drivers
v0x6000003e90e0_0 .net *"_ivl_56", 0 0, L_0x600001b173a0;  1 drivers
v0x6000003e9170_0 .net *"_ivl_58", 0 0, L_0x600001b17480;  1 drivers
v0x6000003e9200_0 .net *"_ivl_62", 0 0, L_0x600001b17410;  1 drivers
v0x6000003e9290_0 .net *"_ivl_64", 0 0, L_0x600001b17560;  1 drivers
v0x6000003e9320_0 .net *"_ivl_66", 0 0, L_0x600001b175d0;  1 drivers
v0x6000003e93b0_0 .net *"_ivl_68", 0 0, L_0x600001b17640;  1 drivers
v0x6000003e9440_0 .net *"_ivl_7", 0 0, L_0x60000011d4a0;  1 drivers
v0x6000003e94d0_0 .net *"_ivl_70", 0 0, L_0x600001b176b0;  1 drivers
v0x6000003e9560_0 .net *"_ivl_72", 0 0, L_0x600001b17720;  1 drivers
v0x6000003e95f0_0 .net *"_ivl_74", 0 0, L_0x600001b17790;  1 drivers
v0x6000003e9680_0 .net *"_ivl_76", 0 0, L_0x600001b17800;  1 drivers
v0x6000003e9710_0 .net *"_ivl_80", 0 0, L_0x600001b178e0;  1 drivers
v0x6000003e97a0_0 .net *"_ivl_82", 0 0, L_0x600001b17950;  1 drivers
v0x6000003e9830_0 .net *"_ivl_84", 0 0, L_0x600001b179c0;  1 drivers
v0x6000003e98c0_0 .net *"_ivl_86", 0 0, L_0x600001b17a30;  1 drivers
v0x6000003e9950_0 .net *"_ivl_88", 0 0, L_0x600001b17aa0;  1 drivers
v0x6000003e99e0_0 .net *"_ivl_9", 0 0, L_0x60000011d400;  1 drivers
v0x6000003e9a70_0 .net *"_ivl_90", 0 0, L_0x600001b17b10;  1 drivers
v0x6000003e9b00_0 .net *"_ivl_92", 0 0, L_0x600001b17b80;  1 drivers
v0x6000003e9b90_0 .net *"_ivl_94", 0 0, L_0x600001b17bf0;  1 drivers
v0x6000003e9c20_0 .net *"_ivl_96", 0 0, L_0x600001b17c60;  1 drivers
v0x6000003e9cb0_0 .net *"_ivl_98", 0 0, L_0x600001b17cd0;  1 drivers
L_0x60000011d5e0 .part L_0x60000011f200, 0, 1;
L_0x60000011d540 .part L_0x60000011f160, 0, 1;
L_0x60000011d4a0 .part L_0x60000011f200, 1, 1;
L_0x60000011d400 .part L_0x60000011f160, 1, 1;
L_0x60000011fa20 .part L_0x60000011f200, 2, 1;
L_0x60000011f980 .part L_0x60000011f160, 2, 1;
L_0x60000011f8e0 .part L_0x60000011f200, 3, 1;
L_0x60000011f840 .part L_0x60000011f160, 3, 1;
L_0x60000011f7a0 .part L_0x60000011f200, 0, 1;
L_0x60000011f700 .part L_0x60000011f160, 0, 1;
L_0x60000011f660 .part L_0x60000011f200, 1, 1;
L_0x60000011f5c0 .part L_0x60000011f160, 1, 1;
L_0x60000011f520 .part L_0x60000011f200, 2, 1;
L_0x60000011f480 .part L_0x60000011f160, 2, 1;
L_0x60000011f3e0 .part L_0x60000011f200, 3, 1;
L_0x60000011f340 .part L_0x60000011f160, 3, 1;
L_0x60000011f2a0 .concat8 [ 1 1 1 1], L_0x600001b17f70, L_0x600001b708c0, L_0x600001b70850, L_0x600001b707e0;
S_0x7f9f35a869b0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35a86d00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b70770 .functor XOR 1, L_0x60000011f0c0, L_0x60000011dc20, C4<0>, C4<0>;
L_0x600001b70700 .functor XOR 1, L_0x60000011db80, L_0x60000011dae0, C4<0>, C4<0>;
L_0x600001b70690 .functor XOR 1, L_0x6000001173e0, L_0x600000117340, C4<0>, C4<0>;
L_0x600001b70620 .functor XOR 1, L_0x6000001172a0, L_0x600000117200, C4<0>, C4<0>;
L_0x600001b705b0 .functor AND 1, L_0x600000117160, L_0x6000001170c0, C4<1>, C4<1>;
L_0x600001b70540 .functor AND 1, L_0x600000117020, L_0x600000116f80, C4<1>, C4<1>;
L_0x600001b70460 .functor AND 1, L_0x600000116ee0, L_0x600000116e40, C4<1>, C4<1>;
L_0x600001b704d0 .functor AND 1, L_0x600000116da0, L_0x600000116d00, C4<1>, C4<1>;
L_0x600001b703f0 .functor AND 1, L_0x600001b17f00, L_0x600001b70770, C4<1>, C4<1>;
L_0x600001b70380 .functor OR 1, L_0x600001b705b0, L_0x600001b703f0, C4<0>, C4<0>;
L_0x600001b70310 .functor AND 1, L_0x600001b705b0, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b702a0 .functor OR 1, L_0x600001b70540, L_0x600001b70310, C4<0>, C4<0>;
L_0x600001b70230 .functor AND 1, L_0x600001b17f00, L_0x600001b70770, C4<1>, C4<1>;
L_0x600001b70ee0 .functor AND 1, L_0x600001b70230, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b70e70 .functor OR 1, L_0x600001b702a0, L_0x600001b70ee0, C4<0>, C4<0>;
L_0x600001b70f50 .functor AND 1, L_0x600001b70540, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b70e00 .functor OR 1, L_0x600001b70460, L_0x600001b70f50, C4<0>, C4<0>;
L_0x600001b70d90 .functor AND 1, L_0x600001b705b0, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b70d20 .functor AND 1, L_0x600001b70d90, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b70cb0 .functor OR 1, L_0x600001b70e00, L_0x600001b70d20, C4<0>, C4<0>;
L_0x600001b70c40 .functor AND 1, L_0x600001b17f00, L_0x600001b70770, C4<1>, C4<1>;
L_0x600001b70bd0 .functor AND 1, L_0x600001b70c40, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b70b60 .functor AND 1, L_0x600001b70bd0, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b70af0 .functor OR 1, L_0x600001b70cb0, L_0x600001b70b60, C4<0>, C4<0>;
L_0x600001b70a80 .functor AND 1, L_0x600001b70460, L_0x600001b70620, C4<1>, C4<1>;
L_0x600001b70a10 .functor OR 1, L_0x600001b704d0, L_0x600001b70a80, C4<0>, C4<0>;
L_0x600001b709a0 .functor AND 1, L_0x600001b70540, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b70930 .functor AND 1, L_0x600001b709a0, L_0x600001b70620, C4<1>, C4<1>;
L_0x600001b701c0 .functor OR 1, L_0x600001b70a10, L_0x600001b70930, C4<0>, C4<0>;
L_0x600001b70150 .functor AND 1, L_0x600001b705b0, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b700e0 .functor AND 1, L_0x600001b70150, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b70070 .functor AND 1, L_0x600001b700e0, L_0x600001b70620, C4<1>, C4<1>;
L_0x600001b70000 .functor OR 1, L_0x600001b701c0, L_0x600001b70070, C4<0>, C4<0>;
L_0x600001b59650 .functor AND 1, L_0x600001b17f00, L_0x600001b70770, C4<1>, C4<1>;
L_0x600001b595e0 .functor AND 1, L_0x600001b59650, L_0x600001b70700, C4<1>, C4<1>;
L_0x600001b59570 .functor AND 1, L_0x600001b595e0, L_0x600001b70690, C4<1>, C4<1>;
L_0x600001b59500 .functor AND 1, L_0x600001b59570, L_0x600001b70620, C4<1>, C4<1>;
L_0x600001b59490 .functor OR 1, L_0x600001b70000, L_0x600001b59500, C4<0>, C4<0>;
L_0x600001b59880 .functor BUFZ 1, L_0x600001b59490, C4<0>, C4<0>, C4<0>;
L_0x600001b58e70 .functor XOR 1, L_0x600001b70770, L_0x600001b17f00, C4<0>, C4<0>;
L_0x600001b58e00 .functor XOR 1, L_0x600001b70700, L_0x600001b70380, C4<0>, C4<0>;
L_0x600001b58d90 .functor XOR 1, L_0x600001b70690, L_0x600001b70e70, C4<0>, C4<0>;
L_0x600001b58d20 .functor XOR 1, L_0x600001b70620, L_0x600001b70af0, C4<0>, C4<0>;
v0x6000003e9d40_0 .net "A", 3 0, L_0x600000116bc0;  1 drivers
v0x6000003e9dd0_0 .net "B", 3 0, L_0x600000116b20;  1 drivers
v0x6000003e9e60_0 .net "C0", 0 0, L_0x600001b70380;  1 drivers
v0x6000003e9ef0_0 .net "C1", 0 0, L_0x600001b70e70;  1 drivers
v0x6000003e9f80_0 .net "C2", 0 0, L_0x600001b70af0;  1 drivers
v0x6000003ea010_0 .net "C3", 0 0, L_0x600001b59490;  1 drivers
v0x6000003ea0a0_0 .net "Cin", 0 0, L_0x600001b17f00;  alias, 1 drivers
v0x6000003ea130_0 .net "Cout", 0 0, L_0x600001b59880;  alias, 1 drivers
v0x6000003ea1c0_0 .net "G0", 0 0, L_0x600001b705b0;  1 drivers
v0x6000003ea250_0 .net "G1", 0 0, L_0x600001b70540;  1 drivers
v0x6000003ea2e0_0 .net "G2", 0 0, L_0x600001b70460;  1 drivers
v0x6000003ea370_0 .net "G3", 0 0, L_0x600001b704d0;  1 drivers
v0x6000003ea400_0 .net "P0", 0 0, L_0x600001b70770;  1 drivers
v0x6000003ea490_0 .net "P1", 0 0, L_0x600001b70700;  1 drivers
v0x6000003ea520_0 .net "P2", 0 0, L_0x600001b70690;  1 drivers
v0x6000003ea5b0_0 .net "P3", 0 0, L_0x600001b70620;  1 drivers
v0x6000003ea640_0 .net "Sum", 3 0, L_0x600000116c60;  1 drivers
v0x6000003ea6d0_0 .net *"_ivl_1", 0 0, L_0x60000011f0c0;  1 drivers
v0x6000003ea760_0 .net *"_ivl_100", 0 0, L_0x600001b595e0;  1 drivers
v0x6000003ea7f0_0 .net *"_ivl_102", 0 0, L_0x600001b59570;  1 drivers
v0x6000003ea880_0 .net *"_ivl_104", 0 0, L_0x600001b59500;  1 drivers
v0x6000003ea910_0 .net *"_ivl_112", 0 0, L_0x600001b58e70;  1 drivers
v0x6000003ea9a0_0 .net *"_ivl_116", 0 0, L_0x600001b58e00;  1 drivers
v0x6000003eaa30_0 .net *"_ivl_120", 0 0, L_0x600001b58d90;  1 drivers
v0x6000003eaac0_0 .net *"_ivl_125", 0 0, L_0x600001b58d20;  1 drivers
v0x6000003eab50_0 .net *"_ivl_13", 0 0, L_0x6000001173e0;  1 drivers
v0x6000003eabe0_0 .net *"_ivl_15", 0 0, L_0x600000117340;  1 drivers
v0x6000003eac70_0 .net *"_ivl_19", 0 0, L_0x6000001172a0;  1 drivers
v0x6000003ead00_0 .net *"_ivl_21", 0 0, L_0x600000117200;  1 drivers
v0x6000003ead90_0 .net *"_ivl_25", 0 0, L_0x600000117160;  1 drivers
v0x6000003eae20_0 .net *"_ivl_27", 0 0, L_0x6000001170c0;  1 drivers
v0x6000003eaeb0_0 .net *"_ivl_3", 0 0, L_0x60000011dc20;  1 drivers
v0x6000003eaf40_0 .net *"_ivl_31", 0 0, L_0x600000117020;  1 drivers
v0x6000003eafd0_0 .net *"_ivl_33", 0 0, L_0x600000116f80;  1 drivers
v0x6000003eb060_0 .net *"_ivl_37", 0 0, L_0x600000116ee0;  1 drivers
v0x6000003eb0f0_0 .net *"_ivl_39", 0 0, L_0x600000116e40;  1 drivers
v0x6000003eb180_0 .net *"_ivl_43", 0 0, L_0x600000116da0;  1 drivers
v0x6000003eb210_0 .net *"_ivl_45", 0 0, L_0x600000116d00;  1 drivers
v0x6000003eb2a0_0 .net *"_ivl_48", 0 0, L_0x600001b703f0;  1 drivers
v0x6000003eb330_0 .net *"_ivl_52", 0 0, L_0x600001b70310;  1 drivers
v0x6000003eb3c0_0 .net *"_ivl_54", 0 0, L_0x600001b702a0;  1 drivers
v0x6000003eb450_0 .net *"_ivl_56", 0 0, L_0x600001b70230;  1 drivers
v0x6000003eb4e0_0 .net *"_ivl_58", 0 0, L_0x600001b70ee0;  1 drivers
v0x6000003eb570_0 .net *"_ivl_62", 0 0, L_0x600001b70f50;  1 drivers
v0x6000003eb600_0 .net *"_ivl_64", 0 0, L_0x600001b70e00;  1 drivers
v0x6000003eb690_0 .net *"_ivl_66", 0 0, L_0x600001b70d90;  1 drivers
v0x6000003eb720_0 .net *"_ivl_68", 0 0, L_0x600001b70d20;  1 drivers
v0x6000003eb7b0_0 .net *"_ivl_7", 0 0, L_0x60000011db80;  1 drivers
v0x6000003eb840_0 .net *"_ivl_70", 0 0, L_0x600001b70cb0;  1 drivers
v0x6000003eb8d0_0 .net *"_ivl_72", 0 0, L_0x600001b70c40;  1 drivers
v0x6000003eb960_0 .net *"_ivl_74", 0 0, L_0x600001b70bd0;  1 drivers
v0x6000003eb9f0_0 .net *"_ivl_76", 0 0, L_0x600001b70b60;  1 drivers
v0x6000003eba80_0 .net *"_ivl_80", 0 0, L_0x600001b70a80;  1 drivers
v0x6000003ebb10_0 .net *"_ivl_82", 0 0, L_0x600001b70a10;  1 drivers
v0x6000003ebba0_0 .net *"_ivl_84", 0 0, L_0x600001b709a0;  1 drivers
v0x6000003ebc30_0 .net *"_ivl_86", 0 0, L_0x600001b70930;  1 drivers
v0x6000003ebcc0_0 .net *"_ivl_88", 0 0, L_0x600001b701c0;  1 drivers
v0x6000003ebd50_0 .net *"_ivl_9", 0 0, L_0x60000011dae0;  1 drivers
v0x6000003ebde0_0 .net *"_ivl_90", 0 0, L_0x600001b70150;  1 drivers
v0x6000003ebe70_0 .net *"_ivl_92", 0 0, L_0x600001b700e0;  1 drivers
v0x6000003ebf00_0 .net *"_ivl_94", 0 0, L_0x600001b70070;  1 drivers
v0x600000394000_0 .net *"_ivl_96", 0 0, L_0x600001b70000;  1 drivers
v0x600000394090_0 .net *"_ivl_98", 0 0, L_0x600001b59650;  1 drivers
L_0x60000011f0c0 .part L_0x600000116bc0, 0, 1;
L_0x60000011dc20 .part L_0x600000116b20, 0, 1;
L_0x60000011db80 .part L_0x600000116bc0, 1, 1;
L_0x60000011dae0 .part L_0x600000116b20, 1, 1;
L_0x6000001173e0 .part L_0x600000116bc0, 2, 1;
L_0x600000117340 .part L_0x600000116b20, 2, 1;
L_0x6000001172a0 .part L_0x600000116bc0, 3, 1;
L_0x600000117200 .part L_0x600000116b20, 3, 1;
L_0x600000117160 .part L_0x600000116bc0, 0, 1;
L_0x6000001170c0 .part L_0x600000116b20, 0, 1;
L_0x600000117020 .part L_0x600000116bc0, 1, 1;
L_0x600000116f80 .part L_0x600000116b20, 1, 1;
L_0x600000116ee0 .part L_0x600000116bc0, 2, 1;
L_0x600000116e40 .part L_0x600000116b20, 2, 1;
L_0x600000116da0 .part L_0x600000116bc0, 3, 1;
L_0x600000116d00 .part L_0x600000116b20, 3, 1;
L_0x600000116c60 .concat8 [ 1 1 1 1], L_0x600001b58e70, L_0x600001b58e00, L_0x600001b58d90, L_0x600001b58d20;
S_0x7f9f35a86460 .scope module, "CLA8_1" "CLA_8bit" 18 12, 9 1 0, S_0x7f9f35a87650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v0x600000390bd0_0 .net "A", 7 0, L_0x6000001683c0;  1 drivers
v0x600000390c60_0 .net "B", 7 0, L_0x600000168320;  1 drivers
v0x600000390cf0_0 .net "C0", 0 0, L_0x600001b58150;  1 drivers
v0x600000390d80_0 .net "Cin", 0 0, L_0x600001b59880;  alias, 1 drivers
v0x600000390e10_0 .net "Cout", 0 0, L_0x600001b5ed80;  alias, 1 drivers
v0x600000390ea0_0 .net "Sum", 7 0, L_0x600000168460;  1 drivers
L_0x60000016a580 .part L_0x6000001683c0, 0, 4;
L_0x60000016a4e0 .part L_0x600000168320, 0, 4;
L_0x6000001685a0 .part L_0x6000001683c0, 4, 4;
L_0x600000168500 .part L_0x600000168320, 4, 4;
L_0x600000168460 .concat8 [ 4 4 0 0], L_0x60000016a620, L_0x600000168640;
S_0x7f9f35a85d10 .scope module, "CLA4_0" "CLA_4bit" 9 11, 7 1 0, S_0x7f9f35a86460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b58cb0 .functor XOR 1, L_0x6000001154a0, L_0x600000115400, C4<0>, C4<0>;
L_0x600001b58c40 .functor XOR 1, L_0x600000115360, L_0x6000001152c0, C4<0>, C4<0>;
L_0x600001b58bd0 .functor XOR 1, L_0x600000115220, L_0x600000115180, C4<0>, C4<0>;
L_0x600001b58b60 .functor XOR 1, L_0x6000001150e0, L_0x600000115040, C4<0>, C4<0>;
L_0x600001b58af0 .functor AND 1, L_0x600000114fa0, L_0x600000114f00, C4<1>, C4<1>;
L_0x600001b58a80 .functor AND 1, L_0x600000114e60, L_0x600000114dc0, C4<1>, C4<1>;
L_0x600001b589a0 .functor AND 1, L_0x60000016b840, L_0x60000016a800, C4<1>, C4<1>;
L_0x600001b58a10 .functor AND 1, L_0x60000016a760, L_0x60000016a6c0, C4<1>, C4<1>;
L_0x600001b58930 .functor AND 1, L_0x600001b59880, L_0x600001b58cb0, C4<1>, C4<1>;
L_0x600001b588c0 .functor OR 1, L_0x600001b58af0, L_0x600001b58930, C4<0>, C4<0>;
L_0x600001b58850 .functor AND 1, L_0x600001b58af0, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b587e0 .functor OR 1, L_0x600001b58a80, L_0x600001b58850, C4<0>, C4<0>;
L_0x600001b593b0 .functor AND 1, L_0x600001b59880, L_0x600001b58cb0, C4<1>, C4<1>;
L_0x600001b592d0 .functor AND 1, L_0x600001b593b0, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b59260 .functor OR 1, L_0x600001b587e0, L_0x600001b592d0, C4<0>, C4<0>;
L_0x600001b59340 .functor AND 1, L_0x600001b58a80, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b591f0 .functor OR 1, L_0x600001b589a0, L_0x600001b59340, C4<0>, C4<0>;
L_0x600001b59180 .functor AND 1, L_0x600001b58af0, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b59110 .functor AND 1, L_0x600001b59180, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b590a0 .functor OR 1, L_0x600001b591f0, L_0x600001b59110, C4<0>, C4<0>;
L_0x600001b59030 .functor AND 1, L_0x600001b59880, L_0x600001b58cb0, C4<1>, C4<1>;
L_0x600001b58fc0 .functor AND 1, L_0x600001b59030, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b58f50 .functor AND 1, L_0x600001b58fc0, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b58ee0 .functor OR 1, L_0x600001b590a0, L_0x600001b58f50, C4<0>, C4<0>;
L_0x600001b58770 .functor AND 1, L_0x600001b589a0, L_0x600001b58b60, C4<1>, C4<1>;
L_0x600001b58700 .functor OR 1, L_0x600001b58a10, L_0x600001b58770, C4<0>, C4<0>;
L_0x600001b58690 .functor AND 1, L_0x600001b58a80, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b58620 .functor AND 1, L_0x600001b58690, L_0x600001b58b60, C4<1>, C4<1>;
L_0x600001b585b0 .functor OR 1, L_0x600001b58700, L_0x600001b58620, C4<0>, C4<0>;
L_0x600001b58540 .functor AND 1, L_0x600001b58af0, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b584d0 .functor AND 1, L_0x600001b58540, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b58460 .functor AND 1, L_0x600001b584d0, L_0x600001b58b60, C4<1>, C4<1>;
L_0x600001b583f0 .functor OR 1, L_0x600001b585b0, L_0x600001b58460, C4<0>, C4<0>;
L_0x600001b58380 .functor AND 1, L_0x600001b59880, L_0x600001b58cb0, C4<1>, C4<1>;
L_0x600001b58310 .functor AND 1, L_0x600001b58380, L_0x600001b58c40, C4<1>, C4<1>;
L_0x600001b582a0 .functor AND 1, L_0x600001b58310, L_0x600001b58bd0, C4<1>, C4<1>;
L_0x600001b58230 .functor AND 1, L_0x600001b582a0, L_0x600001b58b60, C4<1>, C4<1>;
L_0x600001b581c0 .functor OR 1, L_0x600001b583f0, L_0x600001b58230, C4<0>, C4<0>;
L_0x600001b58150 .functor BUFZ 1, L_0x600001b581c0, C4<0>, C4<0>, C4<0>;
L_0x600001b580e0 .functor XOR 1, L_0x600001b58cb0, L_0x600001b59880, C4<0>, C4<0>;
L_0x600001b5ff70 .functor XOR 1, L_0x600001b58c40, L_0x600001b588c0, C4<0>, C4<0>;
L_0x600001b5ff00 .functor XOR 1, L_0x600001b58bd0, L_0x600001b59260, C4<0>, C4<0>;
L_0x600001b5fe90 .functor XOR 1, L_0x600001b58b60, L_0x600001b58ee0, C4<0>, C4<0>;
v0x600000394480_0 .net "A", 3 0, L_0x60000016a580;  1 drivers
v0x600000394510_0 .net "B", 3 0, L_0x60000016a4e0;  1 drivers
v0x6000003945a0_0 .net "C0", 0 0, L_0x600001b588c0;  1 drivers
v0x600000394630_0 .net "C1", 0 0, L_0x600001b59260;  1 drivers
v0x6000003946c0_0 .net "C2", 0 0, L_0x600001b58ee0;  1 drivers
v0x600000394750_0 .net "C3", 0 0, L_0x600001b581c0;  1 drivers
v0x6000003947e0_0 .net "Cin", 0 0, L_0x600001b59880;  alias, 1 drivers
v0x600000394870_0 .net "Cout", 0 0, L_0x600001b58150;  alias, 1 drivers
v0x600000394900_0 .net "G0", 0 0, L_0x600001b58af0;  1 drivers
v0x600000394990_0 .net "G1", 0 0, L_0x600001b58a80;  1 drivers
v0x600000394a20_0 .net "G2", 0 0, L_0x600001b589a0;  1 drivers
v0x600000394ab0_0 .net "G3", 0 0, L_0x600001b58a10;  1 drivers
v0x600000394b40_0 .net "P0", 0 0, L_0x600001b58cb0;  1 drivers
v0x600000394bd0_0 .net "P1", 0 0, L_0x600001b58c40;  1 drivers
v0x600000394c60_0 .net "P2", 0 0, L_0x600001b58bd0;  1 drivers
v0x600000394cf0_0 .net "P3", 0 0, L_0x600001b58b60;  1 drivers
v0x600000394d80_0 .net "Sum", 3 0, L_0x60000016a620;  1 drivers
v0x600000394e10_0 .net *"_ivl_1", 0 0, L_0x6000001154a0;  1 drivers
v0x600000394ea0_0 .net *"_ivl_100", 0 0, L_0x600001b58310;  1 drivers
v0x600000394f30_0 .net *"_ivl_102", 0 0, L_0x600001b582a0;  1 drivers
v0x600000394fc0_0 .net *"_ivl_104", 0 0, L_0x600001b58230;  1 drivers
v0x600000395050_0 .net *"_ivl_112", 0 0, L_0x600001b580e0;  1 drivers
v0x6000003950e0_0 .net *"_ivl_116", 0 0, L_0x600001b5ff70;  1 drivers
v0x600000395170_0 .net *"_ivl_120", 0 0, L_0x600001b5ff00;  1 drivers
v0x600000395200_0 .net *"_ivl_125", 0 0, L_0x600001b5fe90;  1 drivers
v0x600000395290_0 .net *"_ivl_13", 0 0, L_0x600000115220;  1 drivers
v0x600000395320_0 .net *"_ivl_15", 0 0, L_0x600000115180;  1 drivers
v0x6000003953b0_0 .net *"_ivl_19", 0 0, L_0x6000001150e0;  1 drivers
v0x600000395440_0 .net *"_ivl_21", 0 0, L_0x600000115040;  1 drivers
v0x6000003954d0_0 .net *"_ivl_25", 0 0, L_0x600000114fa0;  1 drivers
v0x600000395560_0 .net *"_ivl_27", 0 0, L_0x600000114f00;  1 drivers
v0x6000003955f0_0 .net *"_ivl_3", 0 0, L_0x600000115400;  1 drivers
v0x600000395680_0 .net *"_ivl_31", 0 0, L_0x600000114e60;  1 drivers
v0x600000395710_0 .net *"_ivl_33", 0 0, L_0x600000114dc0;  1 drivers
v0x6000003957a0_0 .net *"_ivl_37", 0 0, L_0x60000016b840;  1 drivers
v0x600000395830_0 .net *"_ivl_39", 0 0, L_0x60000016a800;  1 drivers
v0x6000003958c0_0 .net *"_ivl_43", 0 0, L_0x60000016a760;  1 drivers
v0x600000395950_0 .net *"_ivl_45", 0 0, L_0x60000016a6c0;  1 drivers
v0x6000003959e0_0 .net *"_ivl_48", 0 0, L_0x600001b58930;  1 drivers
v0x600000395a70_0 .net *"_ivl_52", 0 0, L_0x600001b58850;  1 drivers
v0x600000395b00_0 .net *"_ivl_54", 0 0, L_0x600001b587e0;  1 drivers
v0x600000395b90_0 .net *"_ivl_56", 0 0, L_0x600001b593b0;  1 drivers
v0x600000395c20_0 .net *"_ivl_58", 0 0, L_0x600001b592d0;  1 drivers
v0x600000395cb0_0 .net *"_ivl_62", 0 0, L_0x600001b59340;  1 drivers
v0x600000395d40_0 .net *"_ivl_64", 0 0, L_0x600001b591f0;  1 drivers
v0x600000395dd0_0 .net *"_ivl_66", 0 0, L_0x600001b59180;  1 drivers
v0x600000395e60_0 .net *"_ivl_68", 0 0, L_0x600001b59110;  1 drivers
v0x600000395ef0_0 .net *"_ivl_7", 0 0, L_0x600000115360;  1 drivers
v0x600000395f80_0 .net *"_ivl_70", 0 0, L_0x600001b590a0;  1 drivers
v0x600000396010_0 .net *"_ivl_72", 0 0, L_0x600001b59030;  1 drivers
v0x6000003960a0_0 .net *"_ivl_74", 0 0, L_0x600001b58fc0;  1 drivers
v0x600000396130_0 .net *"_ivl_76", 0 0, L_0x600001b58f50;  1 drivers
v0x6000003961c0_0 .net *"_ivl_80", 0 0, L_0x600001b58770;  1 drivers
v0x600000396250_0 .net *"_ivl_82", 0 0, L_0x600001b58700;  1 drivers
v0x6000003962e0_0 .net *"_ivl_84", 0 0, L_0x600001b58690;  1 drivers
v0x600000396370_0 .net *"_ivl_86", 0 0, L_0x600001b58620;  1 drivers
v0x600000396400_0 .net *"_ivl_88", 0 0, L_0x600001b585b0;  1 drivers
v0x600000396490_0 .net *"_ivl_9", 0 0, L_0x6000001152c0;  1 drivers
v0x600000396520_0 .net *"_ivl_90", 0 0, L_0x600001b58540;  1 drivers
v0x6000003965b0_0 .net *"_ivl_92", 0 0, L_0x600001b584d0;  1 drivers
v0x600000396640_0 .net *"_ivl_94", 0 0, L_0x600001b58460;  1 drivers
v0x6000003966d0_0 .net *"_ivl_96", 0 0, L_0x600001b583f0;  1 drivers
v0x600000396760_0 .net *"_ivl_98", 0 0, L_0x600001b58380;  1 drivers
L_0x6000001154a0 .part L_0x60000016a580, 0, 1;
L_0x600000115400 .part L_0x60000016a4e0, 0, 1;
L_0x600000115360 .part L_0x60000016a580, 1, 1;
L_0x6000001152c0 .part L_0x60000016a4e0, 1, 1;
L_0x600000115220 .part L_0x60000016a580, 2, 1;
L_0x600000115180 .part L_0x60000016a4e0, 2, 1;
L_0x6000001150e0 .part L_0x60000016a580, 3, 1;
L_0x600000115040 .part L_0x60000016a4e0, 3, 1;
L_0x600000114fa0 .part L_0x60000016a580, 0, 1;
L_0x600000114f00 .part L_0x60000016a4e0, 0, 1;
L_0x600000114e60 .part L_0x60000016a580, 1, 1;
L_0x600000114dc0 .part L_0x60000016a4e0, 1, 1;
L_0x60000016b840 .part L_0x60000016a580, 2, 1;
L_0x60000016a800 .part L_0x60000016a4e0, 2, 1;
L_0x60000016a760 .part L_0x60000016a580, 3, 1;
L_0x60000016a6c0 .part L_0x60000016a4e0, 3, 1;
L_0x60000016a620 .concat8 [ 1 1 1 1], L_0x600001b580e0, L_0x600001b5ff70, L_0x600001b5ff00, L_0x600001b5fe90;
S_0x7f9f35a857c0 .scope module, "CLA4_1" "CLA_4bit" 9 12, 7 1 0, S_0x7f9f35a86460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 4 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
L_0x600001b5fe20 .functor XOR 1, L_0x60000016a440, L_0x60000016a3a0, C4<0>, C4<0>;
L_0x600001b5fdb0 .functor XOR 1, L_0x60000016a300, L_0x60000016a260, C4<0>, C4<0>;
L_0x600001b5fd40 .functor XOR 1, L_0x60000016a1c0, L_0x60000016a120, C4<0>, C4<0>;
L_0x600001b5fcd0 .functor XOR 1, L_0x60000016a080, L_0x600000169fe0, C4<0>, C4<0>;
L_0x600001b5fc60 .functor AND 1, L_0x600000169f40, L_0x600000169ea0, C4<1>, C4<1>;
L_0x600001b5fbf0 .functor AND 1, L_0x600000168a00, L_0x600000168960, C4<1>, C4<1>;
L_0x600001b5fb10 .functor AND 1, L_0x6000001688c0, L_0x600000168820, C4<1>, C4<1>;
L_0x600001b5fb80 .functor AND 1, L_0x600000168780, L_0x6000001686e0, C4<1>, C4<1>;
L_0x600001b5faa0 .functor AND 1, L_0x600001b58150, L_0x600001b5fe20, C4<1>, C4<1>;
L_0x600001b5fa30 .functor OR 1, L_0x600001b5fc60, L_0x600001b5faa0, C4<0>, C4<0>;
L_0x600001b5f9c0 .functor AND 1, L_0x600001b5fc60, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5f950 .functor OR 1, L_0x600001b5fbf0, L_0x600001b5f9c0, C4<0>, C4<0>;
L_0x600001b5f8e0 .functor AND 1, L_0x600001b58150, L_0x600001b5fe20, C4<1>, C4<1>;
L_0x600001b5f800 .functor AND 1, L_0x600001b5f8e0, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5f790 .functor OR 1, L_0x600001b5f950, L_0x600001b5f800, C4<0>, C4<0>;
L_0x600001b5f870 .functor AND 1, L_0x600001b5fbf0, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5f720 .functor OR 1, L_0x600001b5fb10, L_0x600001b5f870, C4<0>, C4<0>;
L_0x600001b5f6b0 .functor AND 1, L_0x600001b5fc60, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5f640 .functor AND 1, L_0x600001b5f6b0, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5f5d0 .functor OR 1, L_0x600001b5f720, L_0x600001b5f640, C4<0>, C4<0>;
L_0x600001b5f560 .functor AND 1, L_0x600001b58150, L_0x600001b5fe20, C4<1>, C4<1>;
L_0x600001b5f4f0 .functor AND 1, L_0x600001b5f560, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5f480 .functor AND 1, L_0x600001b5f4f0, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5f410 .functor OR 1, L_0x600001b5f5d0, L_0x600001b5f480, C4<0>, C4<0>;
L_0x600001b5f3a0 .functor AND 1, L_0x600001b5fb10, L_0x600001b5fcd0, C4<1>, C4<1>;
L_0x600001b5f330 .functor OR 1, L_0x600001b5fb80, L_0x600001b5f3a0, C4<0>, C4<0>;
L_0x600001b5f2c0 .functor AND 1, L_0x600001b5fbf0, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5f250 .functor AND 1, L_0x600001b5f2c0, L_0x600001b5fcd0, C4<1>, C4<1>;
L_0x600001b5f1e0 .functor OR 1, L_0x600001b5f330, L_0x600001b5f250, C4<0>, C4<0>;
L_0x600001b5f170 .functor AND 1, L_0x600001b5fc60, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5f100 .functor AND 1, L_0x600001b5f170, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5f090 .functor AND 1, L_0x600001b5f100, L_0x600001b5fcd0, C4<1>, C4<1>;
L_0x600001b5f020 .functor OR 1, L_0x600001b5f1e0, L_0x600001b5f090, C4<0>, C4<0>;
L_0x600001b5efb0 .functor AND 1, L_0x600001b58150, L_0x600001b5fe20, C4<1>, C4<1>;
L_0x600001b5ef40 .functor AND 1, L_0x600001b5efb0, L_0x600001b5fdb0, C4<1>, C4<1>;
L_0x600001b5eed0 .functor AND 1, L_0x600001b5ef40, L_0x600001b5fd40, C4<1>, C4<1>;
L_0x600001b5ee60 .functor AND 1, L_0x600001b5eed0, L_0x600001b5fcd0, C4<1>, C4<1>;
L_0x600001b5edf0 .functor OR 1, L_0x600001b5f020, L_0x600001b5ee60, C4<0>, C4<0>;
L_0x600001b5ed80 .functor BUFZ 1, L_0x600001b5edf0, C4<0>, C4<0>, C4<0>;
L_0x600001b5ed10 .functor XOR 1, L_0x600001b5fe20, L_0x600001b58150, C4<0>, C4<0>;
L_0x600001b5eca0 .functor XOR 1, L_0x600001b5fdb0, L_0x600001b5fa30, C4<0>, C4<0>;
L_0x600001b5ec30 .functor XOR 1, L_0x600001b5fd40, L_0x600001b5f790, C4<0>, C4<0>;
L_0x600001b5ebc0 .functor XOR 1, L_0x600001b5fcd0, L_0x600001b5f410, C4<0>, C4<0>;
v0x6000003967f0_0 .net "A", 3 0, L_0x6000001685a0;  1 drivers
v0x600000396880_0 .net "B", 3 0, L_0x600000168500;  1 drivers
v0x600000396910_0 .net "C0", 0 0, L_0x600001b5fa30;  1 drivers
v0x6000003969a0_0 .net "C1", 0 0, L_0x600001b5f790;  1 drivers
v0x600000396a30_0 .net "C2", 0 0, L_0x600001b5f410;  1 drivers
v0x600000396ac0_0 .net "C3", 0 0, L_0x600001b5edf0;  1 drivers
v0x600000396b50_0 .net "Cin", 0 0, L_0x600001b58150;  alias, 1 drivers
v0x600000396be0_0 .net "Cout", 0 0, L_0x600001b5ed80;  alias, 1 drivers
v0x600000396c70_0 .net "G0", 0 0, L_0x600001b5fc60;  1 drivers
v0x600000396d00_0 .net "G1", 0 0, L_0x600001b5fbf0;  1 drivers
v0x600000396d90_0 .net "G2", 0 0, L_0x600001b5fb10;  1 drivers
v0x600000396e20_0 .net "G3", 0 0, L_0x600001b5fb80;  1 drivers
v0x600000396eb0_0 .net "P0", 0 0, L_0x600001b5fe20;  1 drivers
v0x600000396f40_0 .net "P1", 0 0, L_0x600001b5fdb0;  1 drivers
v0x600000396fd0_0 .net "P2", 0 0, L_0x600001b5fd40;  1 drivers
v0x600000397060_0 .net "P3", 0 0, L_0x600001b5fcd0;  1 drivers
v0x6000003970f0_0 .net "Sum", 3 0, L_0x600000168640;  1 drivers
v0x600000397180_0 .net *"_ivl_1", 0 0, L_0x60000016a440;  1 drivers
v0x600000397210_0 .net *"_ivl_100", 0 0, L_0x600001b5ef40;  1 drivers
v0x6000003972a0_0 .net *"_ivl_102", 0 0, L_0x600001b5eed0;  1 drivers
v0x600000397330_0 .net *"_ivl_104", 0 0, L_0x600001b5ee60;  1 drivers
v0x6000003973c0_0 .net *"_ivl_112", 0 0, L_0x600001b5ed10;  1 drivers
v0x600000397450_0 .net *"_ivl_116", 0 0, L_0x600001b5eca0;  1 drivers
v0x6000003974e0_0 .net *"_ivl_120", 0 0, L_0x600001b5ec30;  1 drivers
v0x600000397570_0 .net *"_ivl_125", 0 0, L_0x600001b5ebc0;  1 drivers
v0x600000397600_0 .net *"_ivl_13", 0 0, L_0x60000016a1c0;  1 drivers
v0x600000397690_0 .net *"_ivl_15", 0 0, L_0x60000016a120;  1 drivers
v0x600000397720_0 .net *"_ivl_19", 0 0, L_0x60000016a080;  1 drivers
v0x6000003977b0_0 .net *"_ivl_21", 0 0, L_0x600000169fe0;  1 drivers
v0x600000397840_0 .net *"_ivl_25", 0 0, L_0x600000169f40;  1 drivers
v0x6000003978d0_0 .net *"_ivl_27", 0 0, L_0x600000169ea0;  1 drivers
v0x600000397960_0 .net *"_ivl_3", 0 0, L_0x60000016a3a0;  1 drivers
v0x6000003979f0_0 .net *"_ivl_31", 0 0, L_0x600000168a00;  1 drivers
v0x600000397a80_0 .net *"_ivl_33", 0 0, L_0x600000168960;  1 drivers
v0x600000397b10_0 .net *"_ivl_37", 0 0, L_0x6000001688c0;  1 drivers
v0x600000397ba0_0 .net *"_ivl_39", 0 0, L_0x600000168820;  1 drivers
v0x600000397c30_0 .net *"_ivl_43", 0 0, L_0x600000168780;  1 drivers
v0x600000397cc0_0 .net *"_ivl_45", 0 0, L_0x6000001686e0;  1 drivers
v0x600000397d50_0 .net *"_ivl_48", 0 0, L_0x600001b5faa0;  1 drivers
v0x600000397de0_0 .net *"_ivl_52", 0 0, L_0x600001b5f9c0;  1 drivers
v0x600000397e70_0 .net *"_ivl_54", 0 0, L_0x600001b5f950;  1 drivers
v0x600000397f00_0 .net *"_ivl_56", 0 0, L_0x600001b5f8e0;  1 drivers
v0x600000390000_0 .net *"_ivl_58", 0 0, L_0x600001b5f800;  1 drivers
v0x600000390090_0 .net *"_ivl_62", 0 0, L_0x600001b5f870;  1 drivers
v0x600000390120_0 .net *"_ivl_64", 0 0, L_0x600001b5f720;  1 drivers
v0x6000003901b0_0 .net *"_ivl_66", 0 0, L_0x600001b5f6b0;  1 drivers
v0x600000390240_0 .net *"_ivl_68", 0 0, L_0x600001b5f640;  1 drivers
v0x6000003902d0_0 .net *"_ivl_7", 0 0, L_0x60000016a300;  1 drivers
v0x600000390360_0 .net *"_ivl_70", 0 0, L_0x600001b5f5d0;  1 drivers
v0x6000003903f0_0 .net *"_ivl_72", 0 0, L_0x600001b5f560;  1 drivers
v0x600000390480_0 .net *"_ivl_74", 0 0, L_0x600001b5f4f0;  1 drivers
v0x600000390510_0 .net *"_ivl_76", 0 0, L_0x600001b5f480;  1 drivers
v0x6000003905a0_0 .net *"_ivl_80", 0 0, L_0x600001b5f3a0;  1 drivers
v0x600000390630_0 .net *"_ivl_82", 0 0, L_0x600001b5f330;  1 drivers
v0x6000003906c0_0 .net *"_ivl_84", 0 0, L_0x600001b5f2c0;  1 drivers
v0x600000390750_0 .net *"_ivl_86", 0 0, L_0x600001b5f250;  1 drivers
v0x6000003907e0_0 .net *"_ivl_88", 0 0, L_0x600001b5f1e0;  1 drivers
v0x600000390870_0 .net *"_ivl_9", 0 0, L_0x60000016a260;  1 drivers
v0x600000390900_0 .net *"_ivl_90", 0 0, L_0x600001b5f170;  1 drivers
v0x600000390990_0 .net *"_ivl_92", 0 0, L_0x600001b5f100;  1 drivers
v0x600000390a20_0 .net *"_ivl_94", 0 0, L_0x600001b5f090;  1 drivers
v0x600000390ab0_0 .net *"_ivl_96", 0 0, L_0x600001b5f020;  1 drivers
v0x600000390b40_0 .net *"_ivl_98", 0 0, L_0x600001b5efb0;  1 drivers
L_0x60000016a440 .part L_0x6000001685a0, 0, 1;
L_0x60000016a3a0 .part L_0x600000168500, 0, 1;
L_0x60000016a300 .part L_0x6000001685a0, 1, 1;
L_0x60000016a260 .part L_0x600000168500, 1, 1;
L_0x60000016a1c0 .part L_0x6000001685a0, 2, 1;
L_0x60000016a120 .part L_0x600000168500, 2, 1;
L_0x60000016a080 .part L_0x6000001685a0, 3, 1;
L_0x600000169fe0 .part L_0x600000168500, 3, 1;
L_0x600000169f40 .part L_0x6000001685a0, 0, 1;
L_0x600000169ea0 .part L_0x600000168500, 0, 1;
L_0x600000168a00 .part L_0x6000001685a0, 1, 1;
L_0x600000168960 .part L_0x600000168500, 1, 1;
L_0x6000001688c0 .part L_0x6000001685a0, 2, 1;
L_0x600000168820 .part L_0x600000168500, 2, 1;
L_0x600000168780 .part L_0x6000001685a0, 3, 1;
L_0x6000001686e0 .part L_0x600000168500, 3, 1;
L_0x600000168640 .concat8 [ 1 1 1 1], L_0x600001b5ed10, L_0x600001b5eca0, L_0x600001b5ec30, L_0x600001b5ebc0;
S_0x7f9f35a85270 .scope module, "control0" "Control" 4 248, 19 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 1 "ALUsrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "branch_inst";
    .port_info 8 /OUTPUT 1 "branch_src";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "PCs";
    .port_info 11 /OUTPUT 1 "LoadPartial";
    .port_info 12 /OUTPUT 1 "SavePC";
    .port_info 13 /OUTPUT 1 "Hlt";
    .port_info 14 /OUTPUT 1 "flagNV";
    .port_info 15 /OUTPUT 1 "flagZ";
L_0x600001b00a80 .functor NOT 1, L_0x600000129b80, C4<0>, C4<0>, C4<0>;
L_0x600001b00af0 .functor AND 1, L_0x600000129c20, L_0x600000129d60, C4<1>, C4<1>;
L_0x600001b00b60 .functor OR 1, L_0x600001b00a80, L_0x600001b00af0, C4<0>, C4<0>;
L_0x600001b00bd0 .functor OR 1, L_0x600001b00b60, L_0x600000129e00, C4<0>, C4<0>;
L_0x600001b00cb0 .functor OR 1, L_0x600001b00bd0, L_0x600000129ea0, C4<0>, C4<0>;
L_0x600001b00c40 .functor NOT 1, L_0x60000012a080, C4<0>, C4<0>, C4<0>;
L_0x600001b00d20 .functor AND 1, L_0x600000129fe0, L_0x600001b00c40, C4<1>, C4<1>;
L_0x600001b00d90 .functor OR 1, L_0x600001b00cb0, L_0x600001b00d20, C4<0>, C4<0>;
L_0x600001b00e00 .functor NOT 1, L_0x60000012a120, C4<0>, C4<0>, C4<0>;
L_0x600001b00e70 .functor OR 1, L_0x600001b00e00, L_0x60000012a1c0, C4<0>, C4<0>;
L_0x7f9f37332880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b00ee0 .functor XNOR 1, L_0x60000012abc0, L_0x7f9f37332880, C4<0>, C4<0>;
L_0x600001b00f50 .functor AND 1, L_0x600001b00ee0, L_0x60000012ad00, C4<1>, C4<1>;
L_0x600001b7d880 .functor NOT 1, L_0x600000172760, C4<0>, C4<0>, C4<0>;
L_0x600001b7d730 .functor NOT 1, L_0x600000172580, C4<0>, C4<0>, C4<0>;
L_0x600001b7d6c0 .functor AND 1, L_0x6000001724e0, L_0x600000173ca0, C4<1>, C4<1>;
v0x600000391290_0 .net "ALUOp", 2 0, L_0x600000172620;  1 drivers
v0x600000391320_0 .net "ALUsrc", 0 0, L_0x600000173de0;  alias, 1 drivers
v0x6000003913b0_0 .net "Hlt", 0 0, L_0x600000129720;  1 drivers
v0x600000391440_0 .net "LoadPartial", 0 0, L_0x60000012a800;  alias, 1 drivers
v0x6000003914d0_0 .net "MemRead", 0 0, L_0x60000012a440;  alias, 1 drivers
v0x600000391560_0 .net "MemWrite", 0 0, L_0x60000012a620;  alias, 1 drivers
v0x6000003915f0_0 .net "MemtoReg", 0 0, L_0x60000012a4e0;  alias, 1 drivers
v0x600000391680_0 .net "PCs", 0 0, L_0x600000129860;  1 drivers
v0x600000391710_0 .net "RegDst", 0 0, L_0x60000012a260;  alias, 1 drivers
v0x6000003917a0_0 .net "RegWrite", 0 0, L_0x600001b00d90;  alias, 1 drivers
v0x600000391830_0 .net "SavePC", 0 0, L_0x60000012a940;  alias, 1 drivers
L_0x7f9f37332520 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000003918c0_0 .net/2u *"_ivl_100", 3 0, L_0x7f9f37332520;  1 drivers
v0x600000391950_0 .net *"_ivl_102", 0 0, L_0x60000012a580;  1 drivers
L_0x7f9f37332568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003919e0_0 .net/2u *"_ivl_104", 0 0, L_0x7f9f37332568;  1 drivers
L_0x7f9f373325b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000391a70_0 .net/2u *"_ivl_106", 0 0, L_0x7f9f373325b0;  1 drivers
v0x600000391b00_0 .net *"_ivl_111", 2 0, L_0x60000012a6c0;  1 drivers
L_0x7f9f373325f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x600000391b90_0 .net/2u *"_ivl_112", 2 0, L_0x7f9f373325f8;  1 drivers
v0x600000391c20_0 .net *"_ivl_114", 0 0, L_0x60000012a760;  1 drivers
L_0x7f9f37332640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000391cb0_0 .net/2u *"_ivl_116", 0 0, L_0x7f9f37332640;  1 drivers
L_0x7f9f37332688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000391d40_0 .net/2u *"_ivl_118", 0 0, L_0x7f9f37332688;  1 drivers
L_0x7f9f373326d0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600000391dd0_0 .net/2u *"_ivl_122", 3 0, L_0x7f9f373326d0;  1 drivers
v0x600000391e60_0 .net *"_ivl_124", 0 0, L_0x60000012a8a0;  1 drivers
L_0x7f9f37332718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000391ef0_0 .net/2u *"_ivl_126", 0 0, L_0x7f9f37332718;  1 drivers
L_0x7f9f37332760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000391f80_0 .net/2u *"_ivl_128", 0 0, L_0x7f9f37332760;  1 drivers
v0x600000392010_0 .net *"_ivl_13", 2 0, L_0x600000129900;  1 drivers
v0x6000003920a0_0 .net *"_ivl_133", 2 0, L_0x60000012a9e0;  1 drivers
L_0x7f9f373327a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000392130_0 .net/2u *"_ivl_134", 2 0, L_0x7f9f373327a8;  1 drivers
v0x6000003921c0_0 .net *"_ivl_136", 0 0, L_0x60000012aa80;  1 drivers
L_0x7f9f373327f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000392250_0 .net/2u *"_ivl_138", 0 0, L_0x7f9f373327f0;  1 drivers
L_0x7f9f37332130 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x6000003922e0_0 .net/2u *"_ivl_14", 2 0, L_0x7f9f37332130;  1 drivers
L_0x7f9f37332838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000392370_0 .net/2u *"_ivl_140", 0 0, L_0x7f9f37332838;  1 drivers
v0x600000392400_0 .net *"_ivl_145", 0 0, L_0x60000012abc0;  1 drivers
v0x600000392490_0 .net/2u *"_ivl_146", 0 0, L_0x7f9f37332880;  1 drivers
v0x600000392520_0 .net *"_ivl_148", 0 0, L_0x600001b00ee0;  1 drivers
v0x6000003925b0_0 .net *"_ivl_151", 1 0, L_0x60000012ac60;  1 drivers
L_0x7f9f373328c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x600000392640_0 .net/2u *"_ivl_152", 1 0, L_0x7f9f373328c8;  1 drivers
v0x6000003926d0_0 .net *"_ivl_154", 0 0, L_0x60000012ad00;  1 drivers
v0x600000392760_0 .net *"_ivl_156", 0 0, L_0x600001b00f50;  1 drivers
L_0x7f9f37332910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003927f0_0 .net/2u *"_ivl_158", 0 0, L_0x7f9f37332910;  1 drivers
v0x600000392880_0 .net *"_ivl_16", 0 0, L_0x6000001299a0;  1 drivers
L_0x7f9f37332958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000392910_0 .net/2u *"_ivl_160", 0 0, L_0x7f9f37332958;  1 drivers
v0x6000003929a0_0 .net *"_ivl_165", 0 0, L_0x600000172760;  1 drivers
v0x600000392a30_0 .net *"_ivl_166", 0 0, L_0x600001b7d880;  1 drivers
v0x600000392ac0_0 .net *"_ivl_169", 2 0, L_0x6000001726c0;  1 drivers
L_0x7f9f373329a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600000392b50_0 .net/2u *"_ivl_170", 2 0, L_0x7f9f373329a0;  1 drivers
v0x600000392be0_0 .net *"_ivl_175", 0 0, L_0x600000172580;  1 drivers
v0x600000392c70_0 .net *"_ivl_176", 0 0, L_0x600001b7d730;  1 drivers
v0x600000392d00_0 .net *"_ivl_179", 0 0, L_0x6000001724e0;  1 drivers
L_0x7f9f37332178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000392d90_0 .net/2u *"_ivl_18", 0 0, L_0x7f9f37332178;  1 drivers
v0x600000392e20_0 .net *"_ivl_181", 1 0, L_0x600000171040;  1 drivers
v0x600000392eb0_0 .net *"_ivl_183", 0 0, L_0x600000173ca0;  1 drivers
v0x600000392f40_0 .net *"_ivl_184", 0 0, L_0x600001b7d6c0;  1 drivers
L_0x7f9f373329e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000392fd0_0 .net/2u *"_ivl_186", 0 0, L_0x7f9f373329e8;  1 drivers
L_0x7f9f37332a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000393060_0 .net/2u *"_ivl_188", 0 0, L_0x7f9f37332a30;  1 drivers
v0x6000003930f0_0 .net *"_ivl_190", 0 0, L_0x600000173d40;  1 drivers
L_0x7f9f37332a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000393180_0 .net/2u *"_ivl_192", 0 0, L_0x7f9f37332a78;  1 drivers
L_0x7f9f37332058 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x600000393210_0 .net/2u *"_ivl_2", 3 0, L_0x7f9f37332058;  1 drivers
L_0x7f9f373321c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003932a0_0 .net/2u *"_ivl_20", 0 0, L_0x7f9f373321c0;  1 drivers
v0x600000393330_0 .net *"_ivl_27", 0 0, L_0x600000129b80;  1 drivers
v0x6000003933c0_0 .net *"_ivl_28", 0 0, L_0x600001b00a80;  1 drivers
v0x600000393450_0 .net *"_ivl_31", 0 0, L_0x600000129c20;  1 drivers
v0x6000003934e0_0 .net *"_ivl_33", 2 0, L_0x600000129cc0;  1 drivers
v0x600000393570_0 .net *"_ivl_35", 0 0, L_0x600000129d60;  1 drivers
v0x600000393600_0 .net *"_ivl_36", 0 0, L_0x600001b00af0;  1 drivers
v0x600000393690_0 .net *"_ivl_38", 0 0, L_0x600001b00b60;  1 drivers
v0x600000393720_0 .net *"_ivl_4", 0 0, L_0x6000001297c0;  1 drivers
L_0x7f9f37332208 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x6000003937b0_0 .net/2u *"_ivl_40", 3 0, L_0x7f9f37332208;  1 drivers
v0x600000393840_0 .net *"_ivl_42", 0 0, L_0x600000129e00;  1 drivers
v0x6000003938d0_0 .net *"_ivl_44", 0 0, L_0x600001b00bd0;  1 drivers
L_0x7f9f37332250 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x600000393960_0 .net/2u *"_ivl_46", 3 0, L_0x7f9f37332250;  1 drivers
v0x6000003939f0_0 .net *"_ivl_48", 0 0, L_0x600000129ea0;  1 drivers
v0x600000393a80_0 .net *"_ivl_50", 0 0, L_0x600001b00cb0;  1 drivers
v0x600000393b10_0 .net *"_ivl_53", 2 0, L_0x600000129f40;  1 drivers
v0x600000393ba0_0 .net *"_ivl_55", 0 0, L_0x600000129fe0;  1 drivers
v0x600000393c30_0 .net *"_ivl_57", 0 0, L_0x60000012a080;  1 drivers
v0x600000393cc0_0 .net *"_ivl_58", 0 0, L_0x600001b00c40;  1 drivers
L_0x7f9f373320a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600000393d50_0 .net/2u *"_ivl_6", 0 0, L_0x7f9f373320a0;  1 drivers
v0x600000393de0_0 .net *"_ivl_60", 0 0, L_0x600001b00d20;  1 drivers
v0x600000393e70_0 .net *"_ivl_65", 0 0, L_0x60000012a120;  1 drivers
v0x600000393f00_0 .net *"_ivl_66", 0 0, L_0x600001b00e00;  1 drivers
L_0x7f9f37332298 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x60000039c000_0 .net/2u *"_ivl_68", 3 0, L_0x7f9f37332298;  1 drivers
v0x60000039c090_0 .net *"_ivl_70", 0 0, L_0x60000012a1c0;  1 drivers
v0x60000039c120_0 .net *"_ivl_72", 0 0, L_0x600001b00e70;  1 drivers
L_0x7f9f373322e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000039c1b0_0 .net/2u *"_ivl_74", 0 0, L_0x7f9f373322e0;  1 drivers
L_0x7f9f37332328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000039c240_0 .net/2u *"_ivl_76", 0 0, L_0x7f9f37332328;  1 drivers
L_0x7f9f373320e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000039c2d0_0 .net/2u *"_ivl_8", 0 0, L_0x7f9f373320e8;  1 drivers
L_0x7f9f37332370 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000039c360_0 .net/2u *"_ivl_80", 3 0, L_0x7f9f37332370;  1 drivers
v0x60000039c3f0_0 .net *"_ivl_82", 0 0, L_0x60000012a3a0;  1 drivers
L_0x7f9f373323b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000039c480_0 .net/2u *"_ivl_84", 0 0, L_0x7f9f373323b8;  1 drivers
L_0x7f9f37332400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000039c510_0 .net/2u *"_ivl_86", 0 0, L_0x7f9f37332400;  1 drivers
L_0x7f9f37332448 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000039c5a0_0 .net/2u *"_ivl_90", 3 0, L_0x7f9f37332448;  1 drivers
v0x60000039c630_0 .net *"_ivl_92", 0 0, L_0x60000012a300;  1 drivers
L_0x7f9f37332490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000039c6c0_0 .net/2u *"_ivl_94", 0 0, L_0x7f9f37332490;  1 drivers
L_0x7f9f373324d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000039c750_0 .net/2u *"_ivl_96", 0 0, L_0x7f9f373324d8;  1 drivers
v0x60000039c7e0_0 .net "branch_inst", 0 0, L_0x600000129a40;  alias, 1 drivers
v0x60000039c870_0 .net "branch_src", 0 0, L_0x600000129ae0;  alias, 1 drivers
v0x60000039c900_0 .net "flagNV", 0 0, L_0x60000012ab20;  alias, 1 drivers
v0x60000039c990_0 .net "flagZ", 0 0, L_0x600000172800;  alias, 1 drivers
v0x60000039ca20_0 .net "opcode", 3 0, L_0x600000173e80;  1 drivers
L_0x600000129720 .reduce/and L_0x600000173e80;
L_0x6000001297c0 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332058;
L_0x600000129860 .functor MUXZ 1, L_0x7f9f373320e8, L_0x7f9f373320a0, L_0x6000001297c0, C4<>;
L_0x600000129900 .part L_0x600000173e80, 1, 3;
L_0x6000001299a0 .cmp/eq 3, L_0x600000129900, L_0x7f9f37332130;
L_0x600000129a40 .functor MUXZ 1, L_0x7f9f373321c0, L_0x7f9f37332178, L_0x6000001299a0, C4<>;
L_0x600000129ae0 .part L_0x600000173e80, 0, 1;
L_0x600000129b80 .part L_0x600000173e80, 3, 1;
L_0x600000129c20 .part L_0x600000173e80, 3, 1;
L_0x600000129cc0 .part L_0x600000173e80, 0, 3;
L_0x600000129d60 .reduce/nor L_0x600000129cc0;
L_0x600000129e00 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332208;
L_0x600000129ea0 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332250;
L_0x600000129f40 .part L_0x600000173e80, 1, 3;
L_0x600000129fe0 .reduce/and L_0x600000129f40;
L_0x60000012a080 .part L_0x600000173e80, 0, 1;
L_0x60000012a120 .part L_0x600000173e80, 3, 1;
L_0x60000012a1c0 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332298;
L_0x60000012a260 .functor MUXZ 1, L_0x7f9f37332328, L_0x7f9f373322e0, L_0x600001b00e70, C4<>;
L_0x60000012a3a0 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332370;
L_0x60000012a440 .functor MUXZ 1, L_0x7f9f37332400, L_0x7f9f373323b8, L_0x60000012a3a0, C4<>;
L_0x60000012a300 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332448;
L_0x60000012a4e0 .functor MUXZ 1, L_0x7f9f373324d8, L_0x7f9f37332490, L_0x60000012a300, C4<>;
L_0x60000012a580 .cmp/eq 4, L_0x600000173e80, L_0x7f9f37332520;
L_0x60000012a620 .functor MUXZ 1, L_0x7f9f373325b0, L_0x7f9f37332568, L_0x60000012a580, C4<>;
L_0x60000012a6c0 .part L_0x600000173e80, 1, 3;
L_0x60000012a760 .cmp/eq 3, L_0x60000012a6c0, L_0x7f9f373325f8;
L_0x60000012a800 .functor MUXZ 1, L_0x7f9f37332688, L_0x7f9f37332640, L_0x60000012a760, C4<>;
L_0x60000012a8a0 .cmp/eq 4, L_0x600000173e80, L_0x7f9f373326d0;
L_0x60000012a940 .functor MUXZ 1, L_0x7f9f37332760, L_0x7f9f37332718, L_0x60000012a8a0, C4<>;
L_0x60000012a9e0 .part L_0x600000173e80, 1, 3;
L_0x60000012aa80 .cmp/eq 3, L_0x60000012a9e0, L_0x7f9f373327a8;
L_0x60000012ab20 .functor MUXZ 1, L_0x7f9f37332838, L_0x7f9f373327f0, L_0x60000012aa80, C4<>;
L_0x60000012abc0 .part L_0x600000173e80, 3, 1;
L_0x60000012ac60 .part L_0x600000173e80, 0, 2;
L_0x60000012ad00 .cmp/ne 2, L_0x60000012ac60, L_0x7f9f373328c8;
L_0x600000172800 .functor MUXZ 1, L_0x7f9f37332958, L_0x7f9f37332910, L_0x600001b00f50, C4<>;
L_0x600000172760 .part L_0x600000173e80, 3, 1;
L_0x6000001726c0 .part L_0x600000173e80, 0, 3;
L_0x600000172620 .functor MUXZ 3, L_0x7f9f373329a0, L_0x6000001726c0, L_0x600001b7d880, C4<>;
L_0x600000172580 .part L_0x600000173e80, 3, 1;
L_0x6000001724e0 .part L_0x600000173e80, 2, 1;
L_0x600000171040 .part L_0x600000173e80, 0, 2;
L_0x600000173ca0 .reduce/nand L_0x600000171040;
L_0x600000173d40 .functor MUXZ 1, L_0x7f9f37332a30, L_0x7f9f373329e8, L_0x600001b7d6c0, C4<>;
L_0x600000173de0 .functor MUXZ 1, L_0x7f9f37332a78, L_0x600000173d40, L_0x600001b7d730, C4<>;
S_0x7f9f35a84d20 .scope module, "data_memory" "memory1d" 4 341, 20 73 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002a6e240 .param/l "ADDR_WIDTH" 0 20 75, +C4<00000000000000000000000000010000>;
L_0x600001b39c00 .functor NOT 1, v0x6000003d32a0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b39c70 .functor AND 1, L_0x600001b39ce0, L_0x600001b39c00, C4<1>, C4<1>;
v0x60000039cab0_0 .net *"_ivl_0", 0 0, L_0x600001b39c00;  1 drivers
L_0x7f9f37334068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000039cb40_0 .net *"_ivl_11", 2 0, L_0x7f9f37334068;  1 drivers
v0x60000039cbd0_0 .net *"_ivl_12", 15 0, L_0x6000001cdc20;  1 drivers
L_0x7f9f373340b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000039cc60_0 .net/2u *"_ivl_14", 15 0, L_0x7f9f373340b0;  1 drivers
v0x60000039ccf0_0 .net *"_ivl_2", 0 0, L_0x600001b39c70;  1 drivers
v0x60000039cd80_0 .net *"_ivl_4", 15 0, L_0x6000001cda40;  1 drivers
v0x60000039ce10_0 .net *"_ivl_7", 14 0, L_0x6000001cdae0;  1 drivers
v0x60000039cea0_0 .net *"_ivl_8", 17 0, L_0x6000001cdb80;  1 drivers
v0x60000039cf30_0 .net "addr", 15 0, L_0x600001b39b90;  alias, 1 drivers
v0x60000039cfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039d050_0 .net "data_in", 15 0, L_0x6000001cd9a0;  alias, 1 drivers
v0x60000039d0e0_0 .net "data_out", 15 0, L_0x6000001cdcc0;  alias, 1 drivers
v0x60000039d170_0 .net "enable", 0 0, L_0x600001b39ce0;  1 drivers
v0x60000039d200_0 .var "loaded", 0 0;
v0x60000039d290 .array "mem", 65535 0, 15 0;
v0x60000039d320_0 .net "rst", 0 0, L_0x600001b39d50;  1 drivers
v0x60000039d3b0_0 .net "wr", 0 0, v0x6000003d32a0_0;  alias, 1 drivers
L_0x6000001cda40 .array/port v0x60000039d290, L_0x6000001cdb80;
L_0x6000001cdae0 .part L_0x600001b39b90, 1, 15;
L_0x6000001cdb80 .concat [ 15 3 0 0], L_0x6000001cdae0, L_0x7f9f37334068;
L_0x6000001cdc20 .concat [ 16 0 0 0], L_0x6000001cda40;
L_0x6000001cdcc0 .functor MUXZ 16, L_0x7f9f373340b0, L_0x6000001cdc20, L_0x600001b39c70, C4<>;
S_0x7f9f35a84e90 .scope module, "fdFlop" "F_D_Flops" 4 99, 21 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 16 "instruction_in";
    .port_info 4 /INPUT 16 "oldPC_in";
    .port_info 5 /INPUT 16 "newPC_in";
    .port_info 6 /OUTPUT 16 "instruction_out";
    .port_info 7 /OUTPUT 16 "oldPC_out";
    .port_info 8 /OUTPUT 16 "newPC_out";
    .port_info 9 /OUTPUT 1 "stopPC";
v0x6000003b0360_0 .net *"_ivl_1", 3 0, L_0x600000105180;  1 drivers
L_0x7f9f37331008 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x6000003b03f0_0 .net/2u *"_ivl_2", 3 0, L_0x7f9f37331008;  1 drivers
v0x6000003b0480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b0510_0 .net "currentHalt", 0 0, L_0x600000105220;  1 drivers
v0x6000003b05a0_0 .net "instruction_in", 15 0, L_0x60000011d7c0;  alias, 1 drivers
v0x6000003b0630_0 .net8 "instruction_out", 15 0, p0x7f9f35861b08;  alias, 0 drivers, strength-aware
v0x6000003b06c0_0 .net "newPC_in", 15 0, L_0x600000168280;  alias, 1 drivers
v0x6000003b0750_0 .net8 "newPC_out", 15 0, p0x7f9f35865678;  alias, 0 drivers, strength-aware
v0x6000003b07e0_0 .net "oldPC_in", 15 0, L_0x600000107d40;  alias, 1 drivers
v0x6000003b0870_0 .net8 "oldPC_out", 15 0, p0x7f9f358691e8;  alias, 0 drivers, strength-aware
v0x6000003b0900_0 .net "rst", 0 0, L_0x600001b159d0;  1 drivers
v0x6000003b0990_0 .net8 "stopPC", 0 0, RS_0x7f9f3589bf28;  alias, 2 drivers
v0x6000003b0a20_0 .net "wen", 0 0, L_0x600001b15a40;  1 drivers
L_0x600000105180 .part L_0x60000011d7c0, 12, 4;
L_0x600000105220 .cmp/eq 4, L_0x600000105180, L_0x7f9f37331008;
S_0x7f9f35a847d0 .scope module, "currentlyHalted" "BitReg" 21 24, 14 20 0, S_0x7f9f35a84e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b144d0 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b143f0 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
v0x60000039db00_0 .net "D", 0 0, L_0x600000105220;  alias, 1 drivers
v0x60000039db90_0 .net8 "Q", 0 0, RS_0x7f9f3589bf28;  alias, 2 drivers
v0x60000039dc20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039dcb0_0 .net "interQ", 0 0, L_0x600001b14620;  1 drivers
v0x60000039dd40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039ddd0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a84940 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7f9f35a847d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b14620 .functor BUFZ 1, v0x60000039d680_0, C4<0>, C4<0>, C4<0>;
v0x60000039d440_0 .net "clk", 0 0, L_0x600001b144d0;  1 drivers
v0x60000039d4d0_0 .net "d", 0 0, L_0x600000105220;  alias, 1 drivers
v0x60000039d560_0 .net "q", 0 0, L_0x600001b14620;  alias, 1 drivers
v0x60000039d5f0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039d680_0 .var "state", 0 0;
v0x60000039d710_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
E_0x600002a6fb40 .event posedge, v0x60000039d440_0;
S_0x7f9f35a84280 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7f9f35a847d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039d7a0_0 .net "clk", 0 0, L_0x600001b143f0;  1 drivers
v0x60000039d830_0 .net "d", 0 0, L_0x600001b14620;  alias, 1 drivers
v0x60000039d8c0_0 .net8 "q", 0 0, RS_0x7f9f3589bf28;  alias, 2 drivers
v0x60000039d950_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039d9e0_0 .var "state", 0 0;
v0x60000039da70_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
E_0x600002a6fc80 .event posedge, v0x60000039d7a0_0;
S_0x7f9f35a843f0 .scope module, "reg_inst" "Register" 21 27, 14 100 0, S_0x7f9f35a84e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000386f40_0 .net8 "Bitline1", 15 0, p0x7f9f35861b08;  alias, 0 drivers, strength-aware
o0x7f9f3589fac8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300c3e0 .island tran;
p0x7f9f3589fac8 .port I0x60000300c3e0, o0x7f9f3589fac8;
v0x600000386fd0_0 .net8 "Bitline2", 15 0, p0x7f9f3589fac8;  0 drivers, strength-aware
v0x600000387060_0 .net "D", 15 0, L_0x60000011d7c0;  alias, 1 drivers
L_0x7f9f37331050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003870f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  1 drivers
L_0x7f9f37331098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000387180_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  1 drivers
v0x600000387210_0 .net "WriteReg", 0 0, L_0x600001b15a40;  alias, 1 drivers
v0x6000003872a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000387330_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
L_0x6000001050e0 .part L_0x60000011d7c0, 0, 1;
L_0x600000105040 .part L_0x60000011d7c0, 1, 1;
L_0x600000104fa0 .part L_0x60000011d7c0, 2, 1;
L_0x600000104f00 .part L_0x60000011d7c0, 3, 1;
L_0x600000104e60 .part L_0x60000011d7c0, 4, 1;
L_0x600000104dc0 .part L_0x60000011d7c0, 5, 1;
L_0x600000104d20 .part L_0x60000011d7c0, 6, 1;
L_0x600000104c80 .part L_0x60000011d7c0, 7, 1;
L_0x600000104be0 .part L_0x60000011d7c0, 8, 1;
L_0x600000104b40 .part L_0x60000011d7c0, 9, 1;
L_0x600000104aa0 .part L_0x60000011d7c0, 10, 1;
L_0x600000104a00 .part L_0x60000011d7c0, 11, 1;
L_0x600000104960 .part L_0x60000011d7c0, 12, 1;
L_0x6000001048c0 .part L_0x60000011d7c0, 13, 1;
L_0x6000001052c0 .part L_0x60000011d7c0, 14, 1;
L_0x600000105360 .part L_0x60000011d7c0, 15, 1;
p0x7f9f3589c2e8 .port I0x60000300c520, L_0x600001b3a1b0;
 .tranvp 16 1 0, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589c2e8;
p0x7f9f3589c6d8 .port I0x60000300c520, L_0x600001b3a290;
 .tranvp 16 1 1, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589c6d8;
p0x7f9f3589ca68 .port I0x60000300c520, L_0x600001b3a370;
 .tranvp 16 1 2, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589ca68;
p0x7f9f3589cdf8 .port I0x60000300c520, L_0x600001b3a450;
 .tranvp 16 1 3, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589cdf8;
p0x7f9f3589d188 .port I0x60000300c520, L_0x600001b3a530;
 .tranvp 16 1 4, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589d188;
p0x7f9f3589d518 .port I0x60000300c520, L_0x600001b3a610;
 .tranvp 16 1 5, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589d518;
p0x7f9f3589d8a8 .port I0x60000300c520, L_0x600001b3a6f0;
 .tranvp 16 1 6, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589d8a8;
p0x7f9f3589dc38 .port I0x60000300c520, L_0x600001b3a7d0;
 .tranvp 16 1 7, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589dc38;
p0x7f9f3589dfc8 .port I0x60000300c520, L_0x600001b3a8b0;
 .tranvp 16 1 8, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589dfc8;
p0x7f9f3589e358 .port I0x60000300c520, L_0x600001b3a990;
 .tranvp 16 1 9, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589e358;
p0x7f9f3589e6e8 .port I0x60000300c520, L_0x600001b3aa70;
 .tranvp 16 1 10, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589e6e8;
p0x7f9f3589ea78 .port I0x60000300c520, L_0x600001b3ab50;
 .tranvp 16 1 11, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589ea78;
p0x7f9f3589ee08 .port I0x60000300c520, L_0x600001b3ac30;
 .tranvp 16 1 12, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589ee08;
p0x7f9f3589f198 .port I0x60000300c520, L_0x600001b3ad10;
 .tranvp 16 1 13, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589f198;
p0x7f9f3589f528 .port I0x60000300c520, L_0x600001b3adf0;
 .tranvp 16 1 14, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589f528;
p0x7f9f3589f8b8 .port I0x60000300c520, L_0x600001b3aed0;
 .tranvp 16 1 15, I0x60000300c520, p0x7f9f35861b08 p0x7f9f3589f8b8;
p0x7f9f3589c318 .port I0x60000300c3e0, L_0x600001b3a220;
 .tranvp 16 1 0, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589c318;
p0x7f9f3589c708 .port I0x60000300c3e0, L_0x600001b3a300;
 .tranvp 16 1 1, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589c708;
p0x7f9f3589ca98 .port I0x60000300c3e0, L_0x600001b3a3e0;
 .tranvp 16 1 2, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589ca98;
p0x7f9f3589ce28 .port I0x60000300c3e0, L_0x600001b3a4c0;
 .tranvp 16 1 3, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589ce28;
p0x7f9f3589d1b8 .port I0x60000300c3e0, L_0x600001b3a5a0;
 .tranvp 16 1 4, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589d1b8;
p0x7f9f3589d548 .port I0x60000300c3e0, L_0x600001b3a680;
 .tranvp 16 1 5, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589d548;
p0x7f9f3589d8d8 .port I0x60000300c3e0, L_0x600001b3a760;
 .tranvp 16 1 6, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589d8d8;
p0x7f9f3589dc68 .port I0x60000300c3e0, L_0x600001b3a840;
 .tranvp 16 1 7, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589dc68;
p0x7f9f3589dff8 .port I0x60000300c3e0, L_0x600001b3a920;
 .tranvp 16 1 8, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589dff8;
p0x7f9f3589e388 .port I0x60000300c3e0, L_0x600001b3aa00;
 .tranvp 16 1 9, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589e388;
p0x7f9f3589e718 .port I0x60000300c3e0, L_0x600001b3aae0;
 .tranvp 16 1 10, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589e718;
p0x7f9f3589eaa8 .port I0x60000300c3e0, L_0x600001b3abc0;
 .tranvp 16 1 11, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589eaa8;
p0x7f9f3589ee38 .port I0x60000300c3e0, L_0x600001b3aca0;
 .tranvp 16 1 12, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589ee38;
p0x7f9f3589f1c8 .port I0x60000300c3e0, L_0x600001b3ad80;
 .tranvp 16 1 13, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589f1c8;
p0x7f9f3589f558 .port I0x60000300c3e0, L_0x600001b3ae60;
 .tranvp 16 1 14, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589f558;
p0x7f9f3589f8e8 .port I0x60000300c3e0, L_0x600001b3af40;
 .tranvp 16 1 15, I0x60000300c3e0, p0x7f9f3589fac8 p0x7f9f3589f8e8;
S_0x7f9f35a83d30 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a1b0 .functor BUFT 1, v0x60000039e0a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589c3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a220 .functor BUFT 1, o0x7f9f3589c3a8, C4<0>, C4<0>, C4<0>;
v0x60000039e1c0_0 .net8 "Bitline1", 0 0, p0x7f9f3589c2e8;  1 drivers, strength-aware
v0x60000039e250_0 .net8 "Bitline2", 0 0, p0x7f9f3589c318;  1 drivers, strength-aware
v0x60000039e2e0_0 .net "D", 0 0, L_0x6000001050e0;  1 drivers
v0x60000039e370_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039e400_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039e490_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039e520_0 name=_ivl_4
v0x60000039e5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039e640_0 .net "dffOut", 0 0, v0x60000039e0a0_0;  1 drivers
v0x60000039e6d0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a83ea0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a83d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039de60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039def0_0 .net "d", 0 0, L_0x6000001050e0;  alias, 1 drivers
v0x60000039df80_0 .net "q", 0 0, v0x60000039e0a0_0;  alias, 1 drivers
v0x60000039e010_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039e0a0_0 .var "state", 0 0;
v0x60000039e130_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a837e0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a290 .functor BUFT 1, v0x60000039e9a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589c738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a300 .functor BUFT 1, o0x7f9f3589c738, C4<0>, C4<0>, C4<0>;
v0x60000039eac0_0 .net8 "Bitline1", 0 0, p0x7f9f3589c6d8;  1 drivers, strength-aware
v0x60000039eb50_0 .net8 "Bitline2", 0 0, p0x7f9f3589c708;  1 drivers, strength-aware
v0x60000039ebe0_0 .net "D", 0 0, L_0x600000105040;  1 drivers
v0x60000039ec70_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039ed00_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039ed90_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039ee20_0 name=_ivl_4
v0x60000039eeb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039ef40_0 .net "dffOut", 0 0, v0x60000039e9a0_0;  1 drivers
v0x60000039efd0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a83950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a837e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039e760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039e7f0_0 .net "d", 0 0, L_0x600000105040;  alias, 1 drivers
v0x60000039e880_0 .net "q", 0 0, v0x60000039e9a0_0;  alias, 1 drivers
v0x60000039e910_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039e9a0_0 .var "state", 0 0;
v0x60000039ea30_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a83290 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a370 .functor BUFT 1, v0x60000039f2a0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589cac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a3e0 .functor BUFT 1, o0x7f9f3589cac8, C4<0>, C4<0>, C4<0>;
v0x60000039f3c0_0 .net8 "Bitline1", 0 0, p0x7f9f3589ca68;  1 drivers, strength-aware
v0x60000039f450_0 .net8 "Bitline2", 0 0, p0x7f9f3589ca98;  1 drivers, strength-aware
v0x60000039f4e0_0 .net "D", 0 0, L_0x600000104fa0;  1 drivers
v0x60000039f570_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039f600_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039f690_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039f720_0 name=_ivl_4
v0x60000039f7b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039f840_0 .net "dffOut", 0 0, v0x60000039f2a0_0;  1 drivers
v0x60000039f8d0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a83400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a83290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039f060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039f0f0_0 .net "d", 0 0, L_0x600000104fa0;  alias, 1 drivers
v0x60000039f180_0 .net "q", 0 0, v0x60000039f2a0_0;  alias, 1 drivers
v0x60000039f210_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039f2a0_0 .var "state", 0 0;
v0x60000039f330_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a82d40 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a450 .functor BUFT 1, v0x60000039fba0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589ce58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a4c0 .functor BUFT 1, o0x7f9f3589ce58, C4<0>, C4<0>, C4<0>;
v0x60000039fcc0_0 .net8 "Bitline1", 0 0, p0x7f9f3589cdf8;  1 drivers, strength-aware
v0x60000039fd50_0 .net8 "Bitline2", 0 0, p0x7f9f3589ce28;  1 drivers, strength-aware
v0x60000039fde0_0 .net "D", 0 0, L_0x600000104f00;  1 drivers
v0x60000039fe70_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039ff00_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000398000_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000398090_0 name=_ivl_4
v0x600000398120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003981b0_0 .net "dffOut", 0 0, v0x60000039fba0_0;  1 drivers
v0x600000398240_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a82eb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a82d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039f960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039f9f0_0 .net "d", 0 0, L_0x600000104f00;  alias, 1 drivers
v0x60000039fa80_0 .net "q", 0 0, v0x60000039fba0_0;  alias, 1 drivers
v0x60000039fb10_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039fba0_0 .var "state", 0 0;
v0x60000039fc30_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a827f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a530 .functor BUFT 1, v0x600000398510_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589d1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a5a0 .functor BUFT 1, o0x7f9f3589d1e8, C4<0>, C4<0>, C4<0>;
v0x600000398630_0 .net8 "Bitline1", 0 0, p0x7f9f3589d188;  1 drivers, strength-aware
v0x6000003986c0_0 .net8 "Bitline2", 0 0, p0x7f9f3589d1b8;  1 drivers, strength-aware
v0x600000398750_0 .net "D", 0 0, L_0x600000104e60;  1 drivers
v0x6000003987e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x600000398870_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000398900_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000398990_0 name=_ivl_4
v0x600000398a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000398ab0_0 .net "dffOut", 0 0, v0x600000398510_0;  1 drivers
v0x600000398b40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a82960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a827f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003982d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000398360_0 .net "d", 0 0, L_0x600000104e60;  alias, 1 drivers
v0x6000003983f0_0 .net "q", 0 0, v0x600000398510_0;  alias, 1 drivers
v0x600000398480_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000398510_0 .var "state", 0 0;
v0x6000003985a0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a932a0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a610 .functor BUFT 1, v0x600000398e10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589d578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a680 .functor BUFT 1, o0x7f9f3589d578, C4<0>, C4<0>, C4<0>;
v0x600000398f30_0 .net8 "Bitline1", 0 0, p0x7f9f3589d518;  1 drivers, strength-aware
v0x600000398fc0_0 .net8 "Bitline2", 0 0, p0x7f9f3589d548;  1 drivers, strength-aware
v0x600000399050_0 .net "D", 0 0, L_0x600000104dc0;  1 drivers
v0x6000003990e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x600000399170_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000399200_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000399290_0 name=_ivl_4
v0x600000399320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003993b0_0 .net "dffOut", 0 0, v0x600000398e10_0;  1 drivers
v0x600000399440_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a93410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a932a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000398bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000398c60_0 .net "d", 0 0, L_0x600000104dc0;  alias, 1 drivers
v0x600000398cf0_0 .net "q", 0 0, v0x600000398e10_0;  alias, 1 drivers
v0x600000398d80_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000398e10_0 .var "state", 0 0;
v0x600000398ea0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a92d50 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a6f0 .functor BUFT 1, v0x600000399710_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589d908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a760 .functor BUFT 1, o0x7f9f3589d908, C4<0>, C4<0>, C4<0>;
v0x600000399830_0 .net8 "Bitline1", 0 0, p0x7f9f3589d8a8;  1 drivers, strength-aware
v0x6000003998c0_0 .net8 "Bitline2", 0 0, p0x7f9f3589d8d8;  1 drivers, strength-aware
v0x600000399950_0 .net "D", 0 0, L_0x600000104d20;  1 drivers
v0x6000003999e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x600000399a70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000399b00_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000399b90_0 name=_ivl_4
v0x600000399c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000399cb0_0 .net "dffOut", 0 0, v0x600000399710_0;  1 drivers
v0x600000399d40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a92ec0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a92d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003994d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000399560_0 .net "d", 0 0, L_0x600000104d20;  alias, 1 drivers
v0x6000003995f0_0 .net "q", 0 0, v0x600000399710_0;  alias, 1 drivers
v0x600000399680_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000399710_0 .var "state", 0 0;
v0x6000003997a0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a91b40 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a7d0 .functor BUFT 1, v0x60000039a010_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589dc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a840 .functor BUFT 1, o0x7f9f3589dc98, C4<0>, C4<0>, C4<0>;
v0x60000039a130_0 .net8 "Bitline1", 0 0, p0x7f9f3589dc38;  1 drivers, strength-aware
v0x60000039a1c0_0 .net8 "Bitline2", 0 0, p0x7f9f3589dc68;  1 drivers, strength-aware
v0x60000039a250_0 .net "D", 0 0, L_0x600000104c80;  1 drivers
v0x60000039a2e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039a370_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039a400_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039a490_0 name=_ivl_4
v0x60000039a520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039a5b0_0 .net "dffOut", 0 0, v0x60000039a010_0;  1 drivers
v0x60000039a640_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a91cb0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a91b40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000399dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000399e60_0 .net "d", 0 0, L_0x600000104c80;  alias, 1 drivers
v0x600000399ef0_0 .net "q", 0 0, v0x60000039a010_0;  alias, 1 drivers
v0x600000399f80_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039a010_0 .var "state", 0 0;
v0x60000039a0a0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a915f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a8b0 .functor BUFT 1, v0x60000039a910_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589e028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3a920 .functor BUFT 1, o0x7f9f3589e028, C4<0>, C4<0>, C4<0>;
v0x60000039aa30_0 .net8 "Bitline1", 0 0, p0x7f9f3589dfc8;  1 drivers, strength-aware
v0x60000039aac0_0 .net8 "Bitline2", 0 0, p0x7f9f3589dff8;  1 drivers, strength-aware
v0x60000039ab50_0 .net "D", 0 0, L_0x600000104be0;  1 drivers
v0x60000039abe0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039ac70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039ad00_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039ad90_0 name=_ivl_4
v0x60000039ae20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039aeb0_0 .net "dffOut", 0 0, v0x60000039a910_0;  1 drivers
v0x60000039af40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a91760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a915f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039a6d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039a760_0 .net "d", 0 0, L_0x600000104be0;  alias, 1 drivers
v0x60000039a7f0_0 .net "q", 0 0, v0x60000039a910_0;  alias, 1 drivers
v0x60000039a880_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039a910_0 .var "state", 0 0;
v0x60000039a9a0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a910a0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3a990 .functor BUFT 1, v0x60000039b210_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589e3b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aa00 .functor BUFT 1, o0x7f9f3589e3b8, C4<0>, C4<0>, C4<0>;
v0x60000039b330_0 .net8 "Bitline1", 0 0, p0x7f9f3589e358;  1 drivers, strength-aware
v0x60000039b3c0_0 .net8 "Bitline2", 0 0, p0x7f9f3589e388;  1 drivers, strength-aware
v0x60000039b450_0 .net "D", 0 0, L_0x600000104b40;  1 drivers
v0x60000039b4e0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039b570_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039b600_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000039b690_0 name=_ivl_4
v0x60000039b720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039b7b0_0 .net "dffOut", 0 0, v0x60000039b210_0;  1 drivers
v0x60000039b840_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a91210 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a910a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039afd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039b060_0 .net "d", 0 0, L_0x600000104b40;  alias, 1 drivers
v0x60000039b0f0_0 .net "q", 0 0, v0x60000039b210_0;  alias, 1 drivers
v0x60000039b180_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039b210_0 .var "state", 0 0;
v0x60000039b2a0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a90b50 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3aa70 .functor BUFT 1, v0x60000039bb10_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589e748 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aae0 .functor BUFT 1, o0x7f9f3589e748, C4<0>, C4<0>, C4<0>;
v0x60000039bc30_0 .net8 "Bitline1", 0 0, p0x7f9f3589e6e8;  1 drivers, strength-aware
v0x60000039bcc0_0 .net8 "Bitline2", 0 0, p0x7f9f3589e718;  1 drivers, strength-aware
v0x60000039bd50_0 .net "D", 0 0, L_0x600000104aa0;  1 drivers
v0x60000039bde0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x60000039be70_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x60000039bf00_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000384000_0 name=_ivl_4
v0x600000384090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000384120_0 .net "dffOut", 0 0, v0x60000039bb10_0;  1 drivers
v0x6000003841b0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a90cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a90b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000039b8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000039b960_0 .net "d", 0 0, L_0x600000104aa0;  alias, 1 drivers
v0x60000039b9f0_0 .net "q", 0 0, v0x60000039bb10_0;  alias, 1 drivers
v0x60000039ba80_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000039bb10_0 .var "state", 0 0;
v0x60000039bba0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a90600 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ab50 .functor BUFT 1, v0x600000384480_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589ead8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3abc0 .functor BUFT 1, o0x7f9f3589ead8, C4<0>, C4<0>, C4<0>;
v0x6000003845a0_0 .net8 "Bitline1", 0 0, p0x7f9f3589ea78;  1 drivers, strength-aware
v0x600000384630_0 .net8 "Bitline2", 0 0, p0x7f9f3589eaa8;  1 drivers, strength-aware
v0x6000003846c0_0 .net "D", 0 0, L_0x600000104a00;  1 drivers
v0x600000384750_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x6000003847e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000384870_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000384900_0 name=_ivl_4
v0x600000384990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000384a20_0 .net "dffOut", 0 0, v0x600000384480_0;  1 drivers
v0x600000384ab0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a90770 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a90600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000384240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003842d0_0 .net "d", 0 0, L_0x600000104a00;  alias, 1 drivers
v0x600000384360_0 .net "q", 0 0, v0x600000384480_0;  alias, 1 drivers
v0x6000003843f0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000384480_0 .var "state", 0 0;
v0x600000384510_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a900b0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ac30 .functor BUFT 1, v0x600000384d80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589ee68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3aca0 .functor BUFT 1, o0x7f9f3589ee68, C4<0>, C4<0>, C4<0>;
v0x600000384ea0_0 .net8 "Bitline1", 0 0, p0x7f9f3589ee08;  1 drivers, strength-aware
v0x600000384f30_0 .net8 "Bitline2", 0 0, p0x7f9f3589ee38;  1 drivers, strength-aware
v0x600000384fc0_0 .net "D", 0 0, L_0x600000104960;  1 drivers
v0x600000385050_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x6000003850e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000385170_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000385200_0 name=_ivl_4
v0x600000385290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000385320_0 .net "dffOut", 0 0, v0x600000384d80_0;  1 drivers
v0x6000003853b0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a90220 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a900b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000384b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000384bd0_0 .net "d", 0 0, L_0x600000104960;  alias, 1 drivers
v0x600000384c60_0 .net "q", 0 0, v0x600000384d80_0;  alias, 1 drivers
v0x600000384cf0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000384d80_0 .var "state", 0 0;
v0x600000384e10_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8fb60 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ad10 .functor BUFT 1, v0x600000385680_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589f1f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ad80 .functor BUFT 1, o0x7f9f3589f1f8, C4<0>, C4<0>, C4<0>;
v0x6000003857a0_0 .net8 "Bitline1", 0 0, p0x7f9f3589f198;  1 drivers, strength-aware
v0x600000385830_0 .net8 "Bitline2", 0 0, p0x7f9f3589f1c8;  1 drivers, strength-aware
v0x6000003858c0_0 .net "D", 0 0, L_0x6000001048c0;  1 drivers
v0x600000385950_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x6000003859e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000385a70_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000385b00_0 name=_ivl_4
v0x600000385b90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000385c20_0 .net "dffOut", 0 0, v0x600000385680_0;  1 drivers
v0x600000385cb0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8fcd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8fb60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000385440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003854d0_0 .net "d", 0 0, L_0x6000001048c0;  alias, 1 drivers
v0x600000385560_0 .net "q", 0 0, v0x600000385680_0;  alias, 1 drivers
v0x6000003855f0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000385680_0 .var "state", 0 0;
v0x600000385710_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8f610 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3adf0 .functor BUFT 1, v0x600000385f80_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589f588 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3ae60 .functor BUFT 1, o0x7f9f3589f588, C4<0>, C4<0>, C4<0>;
v0x6000003860a0_0 .net8 "Bitline1", 0 0, p0x7f9f3589f528;  1 drivers, strength-aware
v0x600000386130_0 .net8 "Bitline2", 0 0, p0x7f9f3589f558;  1 drivers, strength-aware
v0x6000003861c0_0 .net "D", 0 0, L_0x6000001052c0;  1 drivers
v0x600000386250_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x6000003862e0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000386370_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000386400_0 name=_ivl_4
v0x600000386490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000386520_0 .net "dffOut", 0 0, v0x600000385f80_0;  1 drivers
v0x6000003865b0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8f780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8f610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000385d40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000385dd0_0 .net "d", 0 0, L_0x6000001052c0;  alias, 1 drivers
v0x600000385e60_0 .net "q", 0 0, v0x600000385f80_0;  alias, 1 drivers
v0x600000385ef0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000385f80_0 .var "state", 0 0;
v0x600000386010_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a92800 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3aed0 .functor BUFT 1, v0x600000386880_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589f918 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3af40 .functor BUFT 1, o0x7f9f3589f918, C4<0>, C4<0>, C4<0>;
v0x6000003869a0_0 .net8 "Bitline1", 0 0, p0x7f9f3589f8b8;  1 drivers, strength-aware
v0x600000386a30_0 .net8 "Bitline2", 0 0, p0x7f9f3589f8e8;  1 drivers, strength-aware
v0x600000386ac0_0 .net "D", 0 0, L_0x600000105360;  1 drivers
v0x600000386b50_0 .net "ReadEnable1", 0 0, L_0x7f9f37331050;  alias, 1 drivers
v0x600000386be0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331098;  alias, 1 drivers
v0x600000386c70_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000386d00_0 name=_ivl_4
v0x600000386d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000386e20_0 .net "dffOut", 0 0, v0x600000386880_0;  1 drivers
v0x600000386eb0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a92970 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a92800;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000386640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003866d0_0 .net "d", 0 0, L_0x600000105360;  alias, 1 drivers
v0x600000386760_0 .net "q", 0 0, v0x600000386880_0;  alias, 1 drivers
v0x6000003867f0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000386880_0 .var "state", 0 0;
v0x600000386910_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8eb70 .scope module, "reg_newPC" "Register" 21 35, 14 100 0, S_0x7f9f35a84e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000388510_0 .net8 "Bitline1", 15 0, p0x7f9f35865678;  alias, 0 drivers, strength-aware
o0x7f9f358a4608 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300ccc0 .island tran;
p0x7f9f358a4608 .port I0x60000300ccc0, o0x7f9f358a4608;
v0x6000003885a0_0 .net8 "Bitline2", 15 0, p0x7f9f358a4608;  0 drivers, strength-aware
v0x600000388630_0 .net "D", 15 0, L_0x600000168280;  alias, 1 drivers
L_0x7f9f37331170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003886c0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  1 drivers
L_0x7f9f373311b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600000388750_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  1 drivers
v0x6000003887e0_0 .net "WriteReg", 0 0, L_0x600001b15a40;  alias, 1 drivers
v0x600000388870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000388900_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
L_0x600000105e00 .part L_0x600000168280, 0, 1;
L_0x600000105ea0 .part L_0x600000168280, 1, 1;
L_0x600000105f40 .part L_0x600000168280, 2, 1;
L_0x600000105fe0 .part L_0x600000168280, 3, 1;
L_0x600000106080 .part L_0x600000168280, 4, 1;
L_0x600000106120 .part L_0x600000168280, 5, 1;
L_0x6000001061c0 .part L_0x600000168280, 6, 1;
L_0x600000106260 .part L_0x600000168280, 7, 1;
L_0x600000106300 .part L_0x600000168280, 8, 1;
L_0x6000001063a0 .part L_0x600000168280, 9, 1;
L_0x600000106440 .part L_0x600000168280, 10, 1;
L_0x6000001064e0 .part L_0x600000168280, 11, 1;
L_0x600000106580 .part L_0x600000168280, 12, 1;
L_0x600000106620 .part L_0x600000168280, 13, 1;
L_0x6000001066c0 .part L_0x600000168280, 14, 1;
L_0x600000106760 .part L_0x600000168280, 15, 1;
p0x7f9f3589fe28 .port I0x60000300cb80, L_0x600001b3bdb0;
 .tranvp 16 1 0, I0x60000300cb80, p0x7f9f35865678 p0x7f9f3589fe28;
p0x7f9f358a0218 .port I0x60000300cb80, L_0x600001b3be90;
 .tranvp 16 1 1, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a0218;
p0x7f9f358a05a8 .port I0x60000300cb80, L_0x600001b3bf70;
 .tranvp 16 1 2, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a05a8;
p0x7f9f358a0938 .port I0x60000300cb80, L_0x600001b24070;
 .tranvp 16 1 3, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a0938;
p0x7f9f358a0cc8 .port I0x60000300cb80, L_0x600001b24150;
 .tranvp 16 1 4, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a0cc8;
p0x7f9f358a1058 .port I0x60000300cb80, L_0x600001b24230;
 .tranvp 16 1 5, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a1058;
p0x7f9f358a13e8 .port I0x60000300cb80, L_0x600001b24310;
 .tranvp 16 1 6, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a13e8;
p0x7f9f358a1778 .port I0x60000300cb80, L_0x600001b243f0;
 .tranvp 16 1 7, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a1778;
p0x7f9f358a1b08 .port I0x60000300cb80, L_0x600001b244d0;
 .tranvp 16 1 8, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a1b08;
p0x7f9f358a1e98 .port I0x60000300cb80, L_0x600001b245b0;
 .tranvp 16 1 9, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a1e98;
p0x7f9f358a2228 .port I0x60000300cb80, L_0x600001b24690;
 .tranvp 16 1 10, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a2228;
p0x7f9f358a25b8 .port I0x60000300cb80, L_0x600001b24770;
 .tranvp 16 1 11, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a25b8;
p0x7f9f358a2948 .port I0x60000300cb80, L_0x600001b24850;
 .tranvp 16 1 12, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a2948;
p0x7f9f358a2cd8 .port I0x60000300cb80, L_0x600001b24930;
 .tranvp 16 1 13, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a2cd8;
p0x7f9f358a4068 .port I0x60000300cb80, L_0x600001b24a10;
 .tranvp 16 1 14, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a4068;
p0x7f9f358a43f8 .port I0x60000300cb80, L_0x600001b24af0;
 .tranvp 16 1 15, I0x60000300cb80, p0x7f9f35865678 p0x7f9f358a43f8;
p0x7f9f3589fe58 .port I0x60000300ccc0, L_0x600001b3be20;
 .tranvp 16 1 0, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f3589fe58;
p0x7f9f358a0248 .port I0x60000300ccc0, L_0x600001b3bf00;
 .tranvp 16 1 1, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a0248;
p0x7f9f358a05d8 .port I0x60000300ccc0, L_0x600001b24000;
 .tranvp 16 1 2, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a05d8;
p0x7f9f358a0968 .port I0x60000300ccc0, L_0x600001b240e0;
 .tranvp 16 1 3, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a0968;
p0x7f9f358a0cf8 .port I0x60000300ccc0, L_0x600001b241c0;
 .tranvp 16 1 4, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a0cf8;
p0x7f9f358a1088 .port I0x60000300ccc0, L_0x600001b242a0;
 .tranvp 16 1 5, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a1088;
p0x7f9f358a1418 .port I0x60000300ccc0, L_0x600001b24380;
 .tranvp 16 1 6, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a1418;
p0x7f9f358a17a8 .port I0x60000300ccc0, L_0x600001b24460;
 .tranvp 16 1 7, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a17a8;
p0x7f9f358a1b38 .port I0x60000300ccc0, L_0x600001b24540;
 .tranvp 16 1 8, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a1b38;
p0x7f9f358a1ec8 .port I0x60000300ccc0, L_0x600001b24620;
 .tranvp 16 1 9, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a1ec8;
p0x7f9f358a2258 .port I0x60000300ccc0, L_0x600001b24700;
 .tranvp 16 1 10, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a2258;
p0x7f9f358a25e8 .port I0x60000300ccc0, L_0x600001b247e0;
 .tranvp 16 1 11, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a25e8;
p0x7f9f358a2978 .port I0x60000300ccc0, L_0x600001b248c0;
 .tranvp 16 1 12, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a2978;
p0x7f9f358a2d08 .port I0x60000300ccc0, L_0x600001b249a0;
 .tranvp 16 1 13, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a2d08;
p0x7f9f358a4098 .port I0x60000300ccc0, L_0x600001b24a80;
 .tranvp 16 1 14, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a4098;
p0x7f9f358a4428 .port I0x60000300ccc0, L_0x600001b24b60;
 .tranvp 16 1 15, I0x60000300ccc0, p0x7f9f358a4608 p0x7f9f358a4428;
S_0x7f9f35a8ece0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bdb0 .functor BUFT 1, v0x600000387600_0, C4<0>, C4<0>, C4<0>;
o0x7f9f3589fee8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3be20 .functor BUFT 1, o0x7f9f3589fee8, C4<0>, C4<0>, C4<0>;
v0x600000387720_0 .net8 "Bitline1", 0 0, p0x7f9f3589fe28;  1 drivers, strength-aware
v0x6000003877b0_0 .net8 "Bitline2", 0 0, p0x7f9f3589fe58;  1 drivers, strength-aware
v0x600000387840_0 .net "D", 0 0, L_0x600000105e00;  1 drivers
v0x6000003878d0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x600000387960_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x6000003879f0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000387a80_0 name=_ivl_4
v0x600000387b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000387ba0_0 .net "dffOut", 0 0, v0x600000387600_0;  1 drivers
v0x600000387c30_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8e620 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8ece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003873c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000387450_0 .net "d", 0 0, L_0x600000105e00;  alias, 1 drivers
v0x6000003874e0_0 .net "q", 0 0, v0x600000387600_0;  alias, 1 drivers
v0x600000387570_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000387600_0 .var "state", 0 0;
v0x600000387690_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8e790 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3be90 .functor BUFT 1, v0x600000387f00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a0278 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bf00 .functor BUFT 1, o0x7f9f358a0278, C4<0>, C4<0>, C4<0>;
v0x600000380090_0 .net8 "Bitline1", 0 0, p0x7f9f358a0218;  1 drivers, strength-aware
v0x600000380120_0 .net8 "Bitline2", 0 0, p0x7f9f358a0248;  1 drivers, strength-aware
v0x6000003801b0_0 .net "D", 0 0, L_0x600000105ea0;  1 drivers
v0x600000380240_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x6000003802d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000380360_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003803f0_0 name=_ivl_4
v0x600000380480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000380510_0 .net "dffOut", 0 0, v0x600000387f00_0;  1 drivers
v0x6000003805a0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8e0d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8e790;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000387cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000387d50_0 .net "d", 0 0, L_0x600000105ea0;  alias, 1 drivers
v0x600000387de0_0 .net "q", 0 0, v0x600000387f00_0;  alias, 1 drivers
v0x600000387e70_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000387f00_0 .var "state", 0 0;
v0x600000380000_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8e240 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bf70 .functor BUFT 1, v0x600000380870_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a0608 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24000 .functor BUFT 1, o0x7f9f358a0608, C4<0>, C4<0>, C4<0>;
v0x600000380990_0 .net8 "Bitline1", 0 0, p0x7f9f358a05a8;  1 drivers, strength-aware
v0x600000380a20_0 .net8 "Bitline2", 0 0, p0x7f9f358a05d8;  1 drivers, strength-aware
v0x600000380ab0_0 .net "D", 0 0, L_0x600000105f40;  1 drivers
v0x600000380b40_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x600000380bd0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000380c60_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000380cf0_0 name=_ivl_4
v0x600000380d80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000380e10_0 .net "dffOut", 0 0, v0x600000380870_0;  1 drivers
v0x600000380ea0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8db80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8e240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000380630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003806c0_0 .net "d", 0 0, L_0x600000105f40;  alias, 1 drivers
v0x600000380750_0 .net "q", 0 0, v0x600000380870_0;  alias, 1 drivers
v0x6000003807e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000380870_0 .var "state", 0 0;
v0x600000380900_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8dcf0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24070 .functor BUFT 1, v0x600000381170_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a0998 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b240e0 .functor BUFT 1, o0x7f9f358a0998, C4<0>, C4<0>, C4<0>;
v0x600000381290_0 .net8 "Bitline1", 0 0, p0x7f9f358a0938;  1 drivers, strength-aware
v0x600000381320_0 .net8 "Bitline2", 0 0, p0x7f9f358a0968;  1 drivers, strength-aware
v0x6000003813b0_0 .net "D", 0 0, L_0x600000105fe0;  1 drivers
v0x600000381440_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x6000003814d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000381560_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003815f0_0 name=_ivl_4
v0x600000381680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000381710_0 .net "dffOut", 0 0, v0x600000381170_0;  1 drivers
v0x6000003817a0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8d630 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8dcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000380f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000380fc0_0 .net "d", 0 0, L_0x600000105fe0;  alias, 1 drivers
v0x600000381050_0 .net "q", 0 0, v0x600000381170_0;  alias, 1 drivers
v0x6000003810e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000381170_0 .var "state", 0 0;
v0x600000381200_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8d7a0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24150 .functor BUFT 1, v0x600000381a70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a0d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b241c0 .functor BUFT 1, o0x7f9f358a0d28, C4<0>, C4<0>, C4<0>;
v0x600000381b90_0 .net8 "Bitline1", 0 0, p0x7f9f358a0cc8;  1 drivers, strength-aware
v0x600000381c20_0 .net8 "Bitline2", 0 0, p0x7f9f358a0cf8;  1 drivers, strength-aware
v0x600000381cb0_0 .net "D", 0 0, L_0x600000106080;  1 drivers
v0x600000381d40_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x600000381dd0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000381e60_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000381ef0_0 name=_ivl_4
v0x600000381f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000382010_0 .net "dffOut", 0 0, v0x600000381a70_0;  1 drivers
v0x6000003820a0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8d0e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8d7a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000381830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003818c0_0 .net "d", 0 0, L_0x600000106080;  alias, 1 drivers
v0x600000381950_0 .net "q", 0 0, v0x600000381a70_0;  alias, 1 drivers
v0x6000003819e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000381a70_0 .var "state", 0 0;
v0x600000381b00_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8d250 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24230 .functor BUFT 1, v0x600000382370_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a10b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b242a0 .functor BUFT 1, o0x7f9f358a10b8, C4<0>, C4<0>, C4<0>;
v0x600000382490_0 .net8 "Bitline1", 0 0, p0x7f9f358a1058;  1 drivers, strength-aware
v0x600000382520_0 .net8 "Bitline2", 0 0, p0x7f9f358a1088;  1 drivers, strength-aware
v0x6000003825b0_0 .net "D", 0 0, L_0x600000106120;  1 drivers
v0x600000382640_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x6000003826d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000382760_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003827f0_0 name=_ivl_4
v0x600000382880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000382910_0 .net "dffOut", 0 0, v0x600000382370_0;  1 drivers
v0x6000003829a0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8c420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8d250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000382130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003821c0_0 .net "d", 0 0, L_0x600000106120;  alias, 1 drivers
v0x600000382250_0 .net "q", 0 0, v0x600000382370_0;  alias, 1 drivers
v0x6000003822e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000382370_0 .var "state", 0 0;
v0x600000382400_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8c590 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24310 .functor BUFT 1, v0x600000382c70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a1448 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24380 .functor BUFT 1, o0x7f9f358a1448, C4<0>, C4<0>, C4<0>;
v0x600000382d90_0 .net8 "Bitline1", 0 0, p0x7f9f358a13e8;  1 drivers, strength-aware
v0x600000382e20_0 .net8 "Bitline2", 0 0, p0x7f9f358a1418;  1 drivers, strength-aware
v0x600000382eb0_0 .net "D", 0 0, L_0x6000001061c0;  1 drivers
v0x600000382f40_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x600000382fd0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000383060_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003830f0_0 name=_ivl_4
v0x600000383180_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000383210_0 .net "dffOut", 0 0, v0x600000382c70_0;  1 drivers
v0x6000003832a0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8bed0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8c590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000382a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000382ac0_0 .net "d", 0 0, L_0x6000001061c0;  alias, 1 drivers
v0x600000382b50_0 .net "q", 0 0, v0x600000382c70_0;  alias, 1 drivers
v0x600000382be0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000382c70_0 .var "state", 0 0;
v0x600000382d00_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8c040 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b243f0 .functor BUFT 1, v0x600000383570_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a17d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24460 .functor BUFT 1, o0x7f9f358a17d8, C4<0>, C4<0>, C4<0>;
v0x600000383690_0 .net8 "Bitline1", 0 0, p0x7f9f358a1778;  1 drivers, strength-aware
v0x600000383720_0 .net8 "Bitline2", 0 0, p0x7f9f358a17a8;  1 drivers, strength-aware
v0x6000003837b0_0 .net "D", 0 0, L_0x600000106260;  1 drivers
v0x600000383840_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x6000003838d0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000383960_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003839f0_0 name=_ivl_4
v0x600000383a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000383b10_0 .net "dffOut", 0 0, v0x600000383570_0;  1 drivers
v0x600000383ba0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8b980 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8c040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000383330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003833c0_0 .net "d", 0 0, L_0x600000106260;  alias, 1 drivers
v0x600000383450_0 .net "q", 0 0, v0x600000383570_0;  alias, 1 drivers
v0x6000003834e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000383570_0 .var "state", 0 0;
v0x600000383600_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8baf0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b244d0 .functor BUFT 1, v0x600000383e70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a1b68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24540 .functor BUFT 1, o0x7f9f358a1b68, C4<0>, C4<0>, C4<0>;
v0x60000038c000_0 .net8 "Bitline1", 0 0, p0x7f9f358a1b08;  1 drivers, strength-aware
v0x60000038c090_0 .net8 "Bitline2", 0 0, p0x7f9f358a1b38;  1 drivers, strength-aware
v0x60000038c120_0 .net "D", 0 0, L_0x600000106300;  1 drivers
v0x60000038c1b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038c240_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038c2d0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038c360_0 name=_ivl_4
v0x60000038c3f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038c480_0 .net "dffOut", 0 0, v0x600000383e70_0;  1 drivers
v0x60000038c510_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8b430 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8baf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000383c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000383cc0_0 .net "d", 0 0, L_0x600000106300;  alias, 1 drivers
v0x600000383d50_0 .net "q", 0 0, v0x600000383e70_0;  alias, 1 drivers
v0x600000383de0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000383e70_0 .var "state", 0 0;
v0x600000383f00_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8b5a0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b245b0 .functor BUFT 1, v0x60000038c7e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a1ef8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24620 .functor BUFT 1, o0x7f9f358a1ef8, C4<0>, C4<0>, C4<0>;
v0x60000038c900_0 .net8 "Bitline1", 0 0, p0x7f9f358a1e98;  1 drivers, strength-aware
v0x60000038c990_0 .net8 "Bitline2", 0 0, p0x7f9f358a1ec8;  1 drivers, strength-aware
v0x60000038ca20_0 .net "D", 0 0, L_0x6000001063a0;  1 drivers
v0x60000038cab0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038cb40_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038cbd0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038cc60_0 name=_ivl_4
v0x60000038ccf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038cd80_0 .net "dffOut", 0 0, v0x60000038c7e0_0;  1 drivers
v0x60000038ce10_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8aee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8b5a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038c5a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038c630_0 .net "d", 0 0, L_0x6000001063a0;  alias, 1 drivers
v0x60000038c6c0_0 .net "q", 0 0, v0x60000038c7e0_0;  alias, 1 drivers
v0x60000038c750_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038c7e0_0 .var "state", 0 0;
v0x60000038c870_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8b050 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24690 .functor BUFT 1, v0x60000038d0e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a2288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24700 .functor BUFT 1, o0x7f9f358a2288, C4<0>, C4<0>, C4<0>;
v0x60000038d200_0 .net8 "Bitline1", 0 0, p0x7f9f358a2228;  1 drivers, strength-aware
v0x60000038d290_0 .net8 "Bitline2", 0 0, p0x7f9f358a2258;  1 drivers, strength-aware
v0x60000038d320_0 .net "D", 0 0, L_0x600000106440;  1 drivers
v0x60000038d3b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038d440_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038d4d0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038d560_0 name=_ivl_4
v0x60000038d5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038d680_0 .net "dffOut", 0 0, v0x60000038d0e0_0;  1 drivers
v0x60000038d710_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8a990 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8b050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038cea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038cf30_0 .net "d", 0 0, L_0x600000106440;  alias, 1 drivers
v0x60000038cfc0_0 .net "q", 0 0, v0x60000038d0e0_0;  alias, 1 drivers
v0x60000038d050_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038d0e0_0 .var "state", 0 0;
v0x60000038d170_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8ab00 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24770 .functor BUFT 1, v0x60000038d9e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a2618 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b247e0 .functor BUFT 1, o0x7f9f358a2618, C4<0>, C4<0>, C4<0>;
v0x60000038db00_0 .net8 "Bitline1", 0 0, p0x7f9f358a25b8;  1 drivers, strength-aware
v0x60000038db90_0 .net8 "Bitline2", 0 0, p0x7f9f358a25e8;  1 drivers, strength-aware
v0x60000038dc20_0 .net "D", 0 0, L_0x6000001064e0;  1 drivers
v0x60000038dcb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038dd40_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038ddd0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038de60_0 name=_ivl_4
v0x60000038def0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038df80_0 .net "dffOut", 0 0, v0x60000038d9e0_0;  1 drivers
v0x60000038e010_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a8a440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038d7a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038d830_0 .net "d", 0 0, L_0x6000001064e0;  alias, 1 drivers
v0x60000038d8c0_0 .net "q", 0 0, v0x60000038d9e0_0;  alias, 1 drivers
v0x60000038d950_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038d9e0_0 .var "state", 0 0;
v0x60000038da70_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8a5b0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24850 .functor BUFT 1, v0x60000038e2e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a29a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b248c0 .functor BUFT 1, o0x7f9f358a29a8, C4<0>, C4<0>, C4<0>;
v0x60000038e400_0 .net8 "Bitline1", 0 0, p0x7f9f358a2948;  1 drivers, strength-aware
v0x60000038e490_0 .net8 "Bitline2", 0 0, p0x7f9f358a2978;  1 drivers, strength-aware
v0x60000038e520_0 .net "D", 0 0, L_0x600000106580;  1 drivers
v0x60000038e5b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038e640_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038e6d0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038e760_0 name=_ivl_4
v0x60000038e7f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038e880_0 .net "dffOut", 0 0, v0x60000038e2e0_0;  1 drivers
v0x60000038e910_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a89ef0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8a5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038e0a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038e130_0 .net "d", 0 0, L_0x600000106580;  alias, 1 drivers
v0x60000038e1c0_0 .net "q", 0 0, v0x60000038e2e0_0;  alias, 1 drivers
v0x60000038e250_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038e2e0_0 .var "state", 0 0;
v0x60000038e370_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a8a060 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24930 .functor BUFT 1, v0x60000038ebe0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a2d38 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b249a0 .functor BUFT 1, o0x7f9f358a2d38, C4<0>, C4<0>, C4<0>;
v0x60000038ed00_0 .net8 "Bitline1", 0 0, p0x7f9f358a2cd8;  1 drivers, strength-aware
v0x60000038ed90_0 .net8 "Bitline2", 0 0, p0x7f9f358a2d08;  1 drivers, strength-aware
v0x60000038ee20_0 .net "D", 0 0, L_0x600000106620;  1 drivers
v0x60000038eeb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038ef40_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038efd0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038f060_0 name=_ivl_4
v0x60000038f0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038f180_0 .net "dffOut", 0 0, v0x60000038ebe0_0;  1 drivers
v0x60000038f210_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a899a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a8a060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038e9a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038ea30_0 .net "d", 0 0, L_0x600000106620;  alias, 1 drivers
v0x60000038eac0_0 .net "q", 0 0, v0x60000038ebe0_0;  alias, 1 drivers
v0x60000038eb50_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038ebe0_0 .var "state", 0 0;
v0x60000038ec70_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a89b10 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24a10 .functor BUFT 1, v0x60000038f4e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a40c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24a80 .functor BUFT 1, o0x7f9f358a40c8, C4<0>, C4<0>, C4<0>;
v0x60000038f600_0 .net8 "Bitline1", 0 0, p0x7f9f358a4068;  1 drivers, strength-aware
v0x60000038f690_0 .net8 "Bitline2", 0 0, p0x7f9f358a4098;  1 drivers, strength-aware
v0x60000038f720_0 .net "D", 0 0, L_0x6000001066c0;  1 drivers
v0x60000038f7b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x60000038f840_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x60000038f8d0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038f960_0 name=_ivl_4
v0x60000038f9f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038fa80_0 .net "dffOut", 0 0, v0x60000038f4e0_0;  1 drivers
v0x60000038fb10_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a89450 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a89b10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038f2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038f330_0 .net "d", 0 0, L_0x6000001066c0;  alias, 1 drivers
v0x60000038f3c0_0 .net "q", 0 0, v0x60000038f4e0_0;  alias, 1 drivers
v0x60000038f450_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038f4e0_0 .var "state", 0 0;
v0x60000038f570_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a895c0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a8eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24af0 .functor BUFT 1, v0x60000038fde0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a4458 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24b60 .functor BUFT 1, o0x7f9f358a4458, C4<0>, C4<0>, C4<0>;
v0x60000038ff00_0 .net8 "Bitline1", 0 0, p0x7f9f358a43f8;  1 drivers, strength-aware
v0x600000388000_0 .net8 "Bitline2", 0 0, p0x7f9f358a4428;  1 drivers, strength-aware
v0x600000388090_0 .net "D", 0 0, L_0x600000106760;  1 drivers
v0x600000388120_0 .net "ReadEnable1", 0 0, L_0x7f9f37331170;  alias, 1 drivers
v0x6000003881b0_0 .net "ReadEnable2", 0 0, L_0x7f9f373311b8;  alias, 1 drivers
v0x600000388240_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003882d0_0 name=_ivl_4
v0x600000388360_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003883f0_0 .net "dffOut", 0 0, v0x60000038fde0_0;  1 drivers
v0x600000388480_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a88f00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a895c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038fba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038fc30_0 .net "d", 0 0, L_0x600000106760;  alias, 1 drivers
v0x60000038fcc0_0 .net "q", 0 0, v0x60000038fde0_0;  alias, 1 drivers
v0x60000038fd50_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038fde0_0 .var "state", 0 0;
v0x60000038fe70_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a88bb0 .scope module, "reg_oldPC" "Register" 21 31, 14 100 0, S_0x7f9f35a84e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003b7e70_0 .net8 "Bitline1", 15 0, p0x7f9f358691e8;  alias, 0 drivers, strength-aware
o0x7f9f358a8118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300ca20 .island tran;
p0x7f9f358a8118 .port I0x60000300ca20, o0x7f9f358a8118;
v0x6000003b7f00_0 .net8 "Bitline2", 15 0, p0x7f9f358a8118;  0 drivers, strength-aware
v0x6000003b0000_0 .net "D", 15 0, L_0x600000107d40;  alias, 1 drivers
L_0x7f9f373310e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003b0090_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  1 drivers
L_0x7f9f37331128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b0120_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  1 drivers
v0x6000003b01b0_0 .net "WriteReg", 0 0, L_0x600001b15a40;  alias, 1 drivers
v0x6000003b0240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b02d0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
L_0x600000105400 .part L_0x600000107d40, 0, 1;
L_0x6000001054a0 .part L_0x600000107d40, 1, 1;
L_0x600000105540 .part L_0x600000107d40, 2, 1;
L_0x6000001055e0 .part L_0x600000107d40, 3, 1;
L_0x600000105680 .part L_0x600000107d40, 4, 1;
L_0x600000105720 .part L_0x600000107d40, 5, 1;
L_0x6000001057c0 .part L_0x600000107d40, 6, 1;
L_0x600000105860 .part L_0x600000107d40, 7, 1;
L_0x600000105900 .part L_0x600000107d40, 8, 1;
L_0x6000001059a0 .part L_0x600000107d40, 9, 1;
L_0x600000105a40 .part L_0x600000107d40, 10, 1;
L_0x600000105ae0 .part L_0x600000107d40, 11, 1;
L_0x600000105b80 .part L_0x600000107d40, 12, 1;
L_0x600000105c20 .part L_0x600000107d40, 13, 1;
L_0x600000105cc0 .part L_0x600000107d40, 14, 1;
L_0x600000105d60 .part L_0x600000107d40, 15, 1;
p0x7f9f358a4938 .port I0x60000300c8a0, L_0x600001b3afb0;
 .tranvp 16 1 0, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a4938;
p0x7f9f358a4d28 .port I0x60000300c8a0, L_0x600001b3b090;
 .tranvp 16 1 1, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a4d28;
p0x7f9f358a50b8 .port I0x60000300c8a0, L_0x600001b3b170;
 .tranvp 16 1 2, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a50b8;
p0x7f9f358a5448 .port I0x60000300c8a0, L_0x600001b3b250;
 .tranvp 16 1 3, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a5448;
p0x7f9f358a57d8 .port I0x60000300c8a0, L_0x600001b3b330;
 .tranvp 16 1 4, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a57d8;
p0x7f9f358a5b68 .port I0x60000300c8a0, L_0x600001b3b410;
 .tranvp 16 1 5, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a5b68;
p0x7f9f358a5ef8 .port I0x60000300c8a0, L_0x600001b3b4f0;
 .tranvp 16 1 6, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a5ef8;
p0x7f9f358a6288 .port I0x60000300c8a0, L_0x600001b3b5d0;
 .tranvp 16 1 7, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a6288;
p0x7f9f358a6618 .port I0x60000300c8a0, L_0x600001b3b6b0;
 .tranvp 16 1 8, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a6618;
p0x7f9f358a69a8 .port I0x60000300c8a0, L_0x600001b3b790;
 .tranvp 16 1 9, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a69a8;
p0x7f9f358a6d38 .port I0x60000300c8a0, L_0x600001b3b870;
 .tranvp 16 1 10, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a6d38;
p0x7f9f358a70c8 .port I0x60000300c8a0, L_0x600001b3b950;
 .tranvp 16 1 11, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a70c8;
p0x7f9f358a7458 .port I0x60000300c8a0, L_0x600001b3ba30;
 .tranvp 16 1 12, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a7458;
p0x7f9f358a77e8 .port I0x60000300c8a0, L_0x600001b3bb10;
 .tranvp 16 1 13, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a77e8;
p0x7f9f358a7b78 .port I0x60000300c8a0, L_0x600001b3bbf0;
 .tranvp 16 1 14, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a7b78;
p0x7f9f358a7f08 .port I0x60000300c8a0, L_0x600001b3bcd0;
 .tranvp 16 1 15, I0x60000300c8a0, p0x7f9f358691e8 p0x7f9f358a7f08;
p0x7f9f358a4968 .port I0x60000300ca20, L_0x600001b3b020;
 .tranvp 16 1 0, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a4968;
p0x7f9f358a4d58 .port I0x60000300ca20, L_0x600001b3b100;
 .tranvp 16 1 1, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a4d58;
p0x7f9f358a50e8 .port I0x60000300ca20, L_0x600001b3b1e0;
 .tranvp 16 1 2, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a50e8;
p0x7f9f358a5478 .port I0x60000300ca20, L_0x600001b3b2c0;
 .tranvp 16 1 3, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a5478;
p0x7f9f358a5808 .port I0x60000300ca20, L_0x600001b3b3a0;
 .tranvp 16 1 4, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a5808;
p0x7f9f358a5b98 .port I0x60000300ca20, L_0x600001b3b480;
 .tranvp 16 1 5, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a5b98;
p0x7f9f358a5f28 .port I0x60000300ca20, L_0x600001b3b560;
 .tranvp 16 1 6, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a5f28;
p0x7f9f358a62b8 .port I0x60000300ca20, L_0x600001b3b640;
 .tranvp 16 1 7, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a62b8;
p0x7f9f358a6648 .port I0x60000300ca20, L_0x600001b3b720;
 .tranvp 16 1 8, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a6648;
p0x7f9f358a69d8 .port I0x60000300ca20, L_0x600001b3b800;
 .tranvp 16 1 9, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a69d8;
p0x7f9f358a6d68 .port I0x60000300ca20, L_0x600001b3b8e0;
 .tranvp 16 1 10, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a6d68;
p0x7f9f358a70f8 .port I0x60000300ca20, L_0x600001b3b9c0;
 .tranvp 16 1 11, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a70f8;
p0x7f9f358a7488 .port I0x60000300ca20, L_0x600001b3baa0;
 .tranvp 16 1 12, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a7488;
p0x7f9f358a7818 .port I0x60000300ca20, L_0x600001b3bb80;
 .tranvp 16 1 13, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a7818;
p0x7f9f358a7ba8 .port I0x60000300ca20, L_0x600001b3bc60;
 .tranvp 16 1 14, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a7ba8;
p0x7f9f358a7f38 .port I0x60000300ca20, L_0x600001b3bd40;
 .tranvp 16 1 15, I0x60000300ca20, p0x7f9f358a8118 p0x7f9f358a7f38;
S_0x7f9f35a88460 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3afb0 .functor BUFT 1, v0x600000388bd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a49f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b020 .functor BUFT 1, o0x7f9f358a49f8, C4<0>, C4<0>, C4<0>;
v0x600000388cf0_0 .net8 "Bitline1", 0 0, p0x7f9f358a4938;  1 drivers, strength-aware
v0x600000388d80_0 .net8 "Bitline2", 0 0, p0x7f9f358a4968;  1 drivers, strength-aware
v0x600000388e10_0 .net "D", 0 0, L_0x600000105400;  1 drivers
v0x600000388ea0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x600000388f30_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x600000388fc0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000389050_0 name=_ivl_4
v0x6000003890e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000389170_0 .net "dffOut", 0 0, v0x600000388bd0_0;  1 drivers
v0x600000389200_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a885d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a88460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000388990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000388a20_0 .net "d", 0 0, L_0x600000105400;  alias, 1 drivers
v0x600000388ab0_0 .net "q", 0 0, v0x600000388bd0_0;  alias, 1 drivers
v0x600000388b40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000388bd0_0 .var "state", 0 0;
v0x600000388c60_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a87f10 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b090 .functor BUFT 1, v0x6000003894d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a4d88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b100 .functor BUFT 1, o0x7f9f358a4d88, C4<0>, C4<0>, C4<0>;
v0x6000003895f0_0 .net8 "Bitline1", 0 0, p0x7f9f358a4d28;  1 drivers, strength-aware
v0x600000389680_0 .net8 "Bitline2", 0 0, p0x7f9f358a4d58;  1 drivers, strength-aware
v0x600000389710_0 .net "D", 0 0, L_0x6000001054a0;  1 drivers
v0x6000003897a0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x600000389830_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003898c0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x600000389950_0 name=_ivl_4
v0x6000003899e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000389a70_0 .net "dffOut", 0 0, v0x6000003894d0_0;  1 drivers
v0x600000389b00_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a88080 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a87f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000389290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000389320_0 .net "d", 0 0, L_0x6000001054a0;  alias, 1 drivers
v0x6000003893b0_0 .net "q", 0 0, v0x6000003894d0_0;  alias, 1 drivers
v0x600000389440_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003894d0_0 .var "state", 0 0;
v0x600000389560_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a879c0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b170 .functor BUFT 1, v0x600000389dd0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a5118 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b1e0 .functor BUFT 1, o0x7f9f358a5118, C4<0>, C4<0>, C4<0>;
v0x600000389ef0_0 .net8 "Bitline1", 0 0, p0x7f9f358a50b8;  1 drivers, strength-aware
v0x600000389f80_0 .net8 "Bitline2", 0 0, p0x7f9f358a50e8;  1 drivers, strength-aware
v0x60000038a010_0 .net "D", 0 0, L_0x600000105540;  1 drivers
v0x60000038a0a0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000038a130_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000038a1c0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038a250_0 name=_ivl_4
v0x60000038a2e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038a370_0 .net "dffOut", 0 0, v0x600000389dd0_0;  1 drivers
v0x60000038a400_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a87b30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a879c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000389b90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000389c20_0 .net "d", 0 0, L_0x600000105540;  alias, 1 drivers
v0x600000389cb0_0 .net "q", 0 0, v0x600000389dd0_0;  alias, 1 drivers
v0x600000389d40_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x600000389dd0_0 .var "state", 0 0;
v0x600000389e60_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a04080 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b250 .functor BUFT 1, v0x60000038a6d0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a54a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b2c0 .functor BUFT 1, o0x7f9f358a54a8, C4<0>, C4<0>, C4<0>;
v0x60000038a7f0_0 .net8 "Bitline1", 0 0, p0x7f9f358a5448;  1 drivers, strength-aware
v0x60000038a880_0 .net8 "Bitline2", 0 0, p0x7f9f358a5478;  1 drivers, strength-aware
v0x60000038a910_0 .net "D", 0 0, L_0x6000001055e0;  1 drivers
v0x60000038a9a0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000038aa30_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000038aac0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000038ab50_0 name=_ivl_4
v0x60000038abe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038ac70_0 .net "dffOut", 0 0, v0x60000038a6d0_0;  1 drivers
v0x60000038ad00_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a041f0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a04080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038a490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038a520_0 .net "d", 0 0, L_0x6000001055e0;  alias, 1 drivers
v0x60000038a5b0_0 .net "q", 0 0, v0x60000038a6d0_0;  alias, 1 drivers
v0x60000038a640_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000038a6d0_0 .var "state", 0 0;
v0x60000038a760_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35a04360 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b330 .functor BUFT 1, v0x60000032db00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a5838 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b3a0 .functor BUFT 1, o0x7f9f358a5838, C4<0>, C4<0>, C4<0>;
v0x60000032dc20_0 .net8 "Bitline1", 0 0, p0x7f9f358a57d8;  1 drivers, strength-aware
v0x60000032dcb0_0 .net8 "Bitline2", 0 0, p0x7f9f358a5808;  1 drivers, strength-aware
v0x60000032dd40_0 .net "D", 0 0, L_0x600000105680;  1 drivers
v0x60000032ddd0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000032de60_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000032def0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032df80_0 name=_ivl_4
v0x60000032e010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032e0a0_0 .net "dffOut", 0 0, v0x60000032db00_0;  1 drivers
v0x60000032e130_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35a044d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a04360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038ad90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038ae20_0 .net "d", 0 0, L_0x600000105680;  alias, 1 drivers
v0x60000038aeb0_0 .net "q", 0 0, v0x60000032db00_0;  alias, 1 drivers
v0x60000032da70_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000032db00_0 .var "state", 0 0;
v0x60000032db90_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35b7ba20 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b410 .functor BUFT 1, v0x60000032e400_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a5bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b480 .functor BUFT 1, o0x7f9f358a5bc8, C4<0>, C4<0>, C4<0>;
v0x60000032e520_0 .net8 "Bitline1", 0 0, p0x7f9f358a5b68;  1 drivers, strength-aware
v0x60000032e5b0_0 .net8 "Bitline2", 0 0, p0x7f9f358a5b98;  1 drivers, strength-aware
v0x60000032e640_0 .net "D", 0 0, L_0x600000105720;  1 drivers
v0x60000032e6d0_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000032e760_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000032e7f0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032e880_0 name=_ivl_4
v0x60000032e910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032e9a0_0 .net "dffOut", 0 0, v0x60000032e400_0;  1 drivers
v0x60000032ea30_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35b7b4d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7ba20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032e1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032e250_0 .net "d", 0 0, L_0x600000105720;  alias, 1 drivers
v0x60000032e2e0_0 .net "q", 0 0, v0x60000032e400_0;  alias, 1 drivers
v0x60000032e370_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000032e400_0 .var "state", 0 0;
v0x60000032e490_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35b7af80 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b4f0 .functor BUFT 1, v0x60000032ed00_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a5f58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b560 .functor BUFT 1, o0x7f9f358a5f58, C4<0>, C4<0>, C4<0>;
v0x60000032ee20_0 .net8 "Bitline1", 0 0, p0x7f9f358a5ef8;  1 drivers, strength-aware
v0x60000032eeb0_0 .net8 "Bitline2", 0 0, p0x7f9f358a5f28;  1 drivers, strength-aware
v0x60000030a880_0 .net "D", 0 0, L_0x6000001057c0;  1 drivers
v0x60000030a910_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000030a9a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000030aa30_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030aac0_0 name=_ivl_4
v0x60000030ab50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030abe0_0 .net "dffOut", 0 0, v0x60000032ed00_0;  1 drivers
v0x60000030ac70_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35b7aa30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7af80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032eac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000032eb50_0 .net "d", 0 0, L_0x6000001057c0;  alias, 1 drivers
v0x60000032ebe0_0 .net "q", 0 0, v0x60000032ed00_0;  alias, 1 drivers
v0x60000032ec70_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000032ed00_0 .var "state", 0 0;
v0x60000032ed90_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21070 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b5d0 .functor BUFT 1, v0x60000030af40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a62e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b640 .functor BUFT 1, o0x7f9f358a62e8, C4<0>, C4<0>, C4<0>;
v0x60000030b060_0 .net8 "Bitline1", 0 0, p0x7f9f358a6288;  1 drivers, strength-aware
v0x60000030b0f0_0 .net8 "Bitline2", 0 0, p0x7f9f358a62b8;  1 drivers, strength-aware
v0x60000030b180_0 .net "D", 0 0, L_0x600000105860;  1 drivers
v0x60000030b210_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000030b2a0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000030b330_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030b3c0_0 name=_ivl_4
v0x60000030b450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030b4e0_0 .net "dffOut", 0 0, v0x60000030af40_0;  1 drivers
v0x60000030b570_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f211e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030ad00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030ad90_0 .net "d", 0 0, L_0x600000105860;  alias, 1 drivers
v0x60000030ae20_0 .net "q", 0 0, v0x60000030af40_0;  alias, 1 drivers
v0x60000030aeb0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000030af40_0 .var "state", 0 0;
v0x60000030afd0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21350 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b6b0 .functor BUFT 1, v0x60000030b840_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a6678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b720 .functor BUFT 1, o0x7f9f358a6678, C4<0>, C4<0>, C4<0>;
v0x60000030b960_0 .net8 "Bitline1", 0 0, p0x7f9f358a6618;  1 drivers, strength-aware
v0x60000030b9f0_0 .net8 "Bitline2", 0 0, p0x7f9f358a6648;  1 drivers, strength-aware
v0x60000030ba80_0 .net "D", 0 0, L_0x600000105900;  1 drivers
v0x60000030bb10_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x60000030bba0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x60000030bc30_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x60000030bcc0_0 name=_ivl_4
v0x60000030bd50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030bde0_0 .net "dffOut", 0 0, v0x60000030b840_0;  1 drivers
v0x60000030be70_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f214c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030b600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000030b690_0 .net "d", 0 0, L_0x600000105900;  alias, 1 drivers
v0x60000030b720_0 .net "q", 0 0, v0x60000030b840_0;  alias, 1 drivers
v0x60000030b7b0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x60000030b840_0 .var "state", 0 0;
v0x60000030b8d0_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21630 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b790 .functor BUFT 1, v0x6000003b41b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a6a08 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b800 .functor BUFT 1, o0x7f9f358a6a08, C4<0>, C4<0>, C4<0>;
v0x6000003b42d0_0 .net8 "Bitline1", 0 0, p0x7f9f358a69a8;  1 drivers, strength-aware
v0x6000003b4360_0 .net8 "Bitline2", 0 0, p0x7f9f358a69d8;  1 drivers, strength-aware
v0x6000003b43f0_0 .net "D", 0 0, L_0x6000001059a0;  1 drivers
v0x6000003b4480_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b4510_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b45a0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b4630_0 name=_ivl_4
v0x6000003b46c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b4750_0 .net "dffOut", 0 0, v0x6000003b41b0_0;  1 drivers
v0x6000003b47e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f217a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000030bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b4000_0 .net "d", 0 0, L_0x6000001059a0;  alias, 1 drivers
v0x6000003b4090_0 .net "q", 0 0, v0x6000003b41b0_0;  alias, 1 drivers
v0x6000003b4120_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b41b0_0 .var "state", 0 0;
v0x6000003b4240_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21910 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b870 .functor BUFT 1, v0x6000003b4ab0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a6d98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b8e0 .functor BUFT 1, o0x7f9f358a6d98, C4<0>, C4<0>, C4<0>;
v0x6000003b4bd0_0 .net8 "Bitline1", 0 0, p0x7f9f358a6d38;  1 drivers, strength-aware
v0x6000003b4c60_0 .net8 "Bitline2", 0 0, p0x7f9f358a6d68;  1 drivers, strength-aware
v0x6000003b4cf0_0 .net "D", 0 0, L_0x600000105a40;  1 drivers
v0x6000003b4d80_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b4e10_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b4ea0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b4f30_0 name=_ivl_4
v0x6000003b4fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b5050_0 .net "dffOut", 0 0, v0x6000003b4ab0_0;  1 drivers
v0x6000003b50e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f21a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b4870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b4900_0 .net "d", 0 0, L_0x600000105a40;  alias, 1 drivers
v0x6000003b4990_0 .net "q", 0 0, v0x6000003b4ab0_0;  alias, 1 drivers
v0x6000003b4a20_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b4ab0_0 .var "state", 0 0;
v0x6000003b4b40_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21bf0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3b950 .functor BUFT 1, v0x6000003b53b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a7128 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3b9c0 .functor BUFT 1, o0x7f9f358a7128, C4<0>, C4<0>, C4<0>;
v0x6000003b54d0_0 .net8 "Bitline1", 0 0, p0x7f9f358a70c8;  1 drivers, strength-aware
v0x6000003b5560_0 .net8 "Bitline2", 0 0, p0x7f9f358a70f8;  1 drivers, strength-aware
v0x6000003b55f0_0 .net "D", 0 0, L_0x600000105ae0;  1 drivers
v0x6000003b5680_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b5710_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b57a0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b5830_0 name=_ivl_4
v0x6000003b58c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b5950_0 .net "dffOut", 0 0, v0x6000003b53b0_0;  1 drivers
v0x6000003b59e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f21d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b5170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b5200_0 .net "d", 0 0, L_0x600000105ae0;  alias, 1 drivers
v0x6000003b5290_0 .net "q", 0 0, v0x6000003b53b0_0;  alias, 1 drivers
v0x6000003b5320_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b53b0_0 .var "state", 0 0;
v0x6000003b5440_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f21ed0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3ba30 .functor BUFT 1, v0x6000003b5cb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a74b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3baa0 .functor BUFT 1, o0x7f9f358a74b8, C4<0>, C4<0>, C4<0>;
v0x6000003b5dd0_0 .net8 "Bitline1", 0 0, p0x7f9f358a7458;  1 drivers, strength-aware
v0x6000003b5e60_0 .net8 "Bitline2", 0 0, p0x7f9f358a7488;  1 drivers, strength-aware
v0x6000003b5ef0_0 .net "D", 0 0, L_0x600000105b80;  1 drivers
v0x6000003b5f80_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b6010_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b60a0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b6130_0 name=_ivl_4
v0x6000003b61c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b6250_0 .net "dffOut", 0 0, v0x6000003b5cb0_0;  1 drivers
v0x6000003b62e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f22040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f21ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b5a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b5b00_0 .net "d", 0 0, L_0x600000105b80;  alias, 1 drivers
v0x6000003b5b90_0 .net "q", 0 0, v0x6000003b5cb0_0;  alias, 1 drivers
v0x6000003b5c20_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b5cb0_0 .var "state", 0 0;
v0x6000003b5d40_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f221b0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bb10 .functor BUFT 1, v0x6000003b65b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a7848 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bb80 .functor BUFT 1, o0x7f9f358a7848, C4<0>, C4<0>, C4<0>;
v0x6000003b66d0_0 .net8 "Bitline1", 0 0, p0x7f9f358a77e8;  1 drivers, strength-aware
v0x6000003b6760_0 .net8 "Bitline2", 0 0, p0x7f9f358a7818;  1 drivers, strength-aware
v0x6000003b67f0_0 .net "D", 0 0, L_0x600000105c20;  1 drivers
v0x6000003b6880_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b6910_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b69a0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b6a30_0 name=_ivl_4
v0x6000003b6ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b6b50_0 .net "dffOut", 0 0, v0x6000003b65b0_0;  1 drivers
v0x6000003b6be0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f22320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f221b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b6370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b6400_0 .net "d", 0 0, L_0x600000105c20;  alias, 1 drivers
v0x6000003b6490_0 .net "q", 0 0, v0x6000003b65b0_0;  alias, 1 drivers
v0x6000003b6520_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b65b0_0 .var "state", 0 0;
v0x6000003b6640_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f22490 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bbf0 .functor BUFT 1, v0x6000003b6eb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a7bd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bc60 .functor BUFT 1, o0x7f9f358a7bd8, C4<0>, C4<0>, C4<0>;
v0x6000003b6fd0_0 .net8 "Bitline1", 0 0, p0x7f9f358a7b78;  1 drivers, strength-aware
v0x6000003b7060_0 .net8 "Bitline2", 0 0, p0x7f9f358a7ba8;  1 drivers, strength-aware
v0x6000003b70f0_0 .net "D", 0 0, L_0x600000105cc0;  1 drivers
v0x6000003b7180_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b7210_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b72a0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b7330_0 name=_ivl_4
v0x6000003b73c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b7450_0 .net "dffOut", 0 0, v0x6000003b6eb0_0;  1 drivers
v0x6000003b74e0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f22600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f22490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b6c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b6d00_0 .net "d", 0 0, L_0x600000105cc0;  alias, 1 drivers
v0x6000003b6d90_0 .net "q", 0 0, v0x6000003b6eb0_0;  alias, 1 drivers
v0x6000003b6e20_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b6eb0_0 .var "state", 0 0;
v0x6000003b6f40_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f22770 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a88bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b3bcd0 .functor BUFT 1, v0x6000003b77b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358a7f68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b3bd40 .functor BUFT 1, o0x7f9f358a7f68, C4<0>, C4<0>, C4<0>;
v0x6000003b78d0_0 .net8 "Bitline1", 0 0, p0x7f9f358a7f08;  1 drivers, strength-aware
v0x6000003b7960_0 .net8 "Bitline2", 0 0, p0x7f9f358a7f38;  1 drivers, strength-aware
v0x6000003b79f0_0 .net "D", 0 0, L_0x600000105d60;  1 drivers
v0x6000003b7a80_0 .net "ReadEnable1", 0 0, L_0x7f9f373310e0;  alias, 1 drivers
v0x6000003b7b10_0 .net "ReadEnable2", 0 0, L_0x7f9f37331128;  alias, 1 drivers
v0x6000003b7ba0_0 .net "WriteEnable", 0 0, L_0x600001b15a40;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b7c30_0 name=_ivl_4
v0x6000003b7cc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b7d50_0 .net "dffOut", 0 0, v0x6000003b77b0_0;  1 drivers
v0x6000003b7de0_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
S_0x7f9f35f228e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f22770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b7570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b7600_0 .net "d", 0 0, L_0x600000105d60;  alias, 1 drivers
v0x6000003b7690_0 .net "q", 0 0, v0x6000003b77b0_0;  alias, 1 drivers
v0x6000003b7720_0 .net "rst", 0 0, L_0x600001b159d0;  alias, 1 drivers
v0x6000003b77b0_0 .var "state", 0 0;
v0x6000003b7840_0 .net "wen", 0 0, L_0x600001b15a40;  alias, 1 drivers
S_0x7f9f35f22e50 .scope module, "flg_reg0" "FLAG_reg" 4 213, 22 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 3 "flags";
    .port_info 5 /OUTPUT 1 "N_flag";
    .port_info 6 /OUTPUT 1 "Z_flag";
    .port_info 7 /OUTPUT 1 "V_flag";
L_0x600001b000e0 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00150 .functor AND 1, L_0x600001b00850, L_0x600000128aa0, C4<1>, C4<1>;
L_0x600001b00380 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b003f0 .functor AND 1, L_0x600001b00850, L_0x600000128c80, C4<1>, C4<1>;
L_0x600001b00620 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00690 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00700 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00770 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
v0x6000003b2910_0 .net "N_flag", 0 0, L_0x600000128fa0;  1 drivers
v0x6000003b29a0_0 .net "V_flag", 0 0, L_0x6000001290e0;  1 drivers
v0x6000003b2a30_0 .net "Z_flag", 0 0, L_0x600000129220;  1 drivers
v0x6000003b2ac0_0 .net *"_ivl_15", 1 0, L_0x600000128be0;  1 drivers
v0x6000003b2b50_0 .net *"_ivl_17", 0 0, L_0x600000128c80;  1 drivers
v0x6000003b2be0_0 .net *"_ivl_3", 1 0, L_0x600000128a00;  1 drivers
v0x6000003b2c70_0 .net *"_ivl_31", 0 0, L_0x600001b00690;  1 drivers
L_0x7f9f37331f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b2d00_0 .net/2u *"_ivl_33", 0 0, L_0x7f9f37331f38;  1 drivers
v0x6000003b2d90_0 .net *"_ivl_36", 0 0, L_0x600000128f00;  1 drivers
v0x6000003b2e20_0 .net *"_ivl_39", 0 0, L_0x600001b00700;  1 drivers
L_0x7f9f37331f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b2eb0_0 .net/2u *"_ivl_41", 0 0, L_0x7f9f37331f80;  1 drivers
v0x6000003b2f40_0 .net *"_ivl_44", 0 0, L_0x600000129040;  1 drivers
v0x6000003b2fd0_0 .net *"_ivl_47", 0 0, L_0x600001b00770;  1 drivers
L_0x7f9f37331fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003b3060_0 .net/2u *"_ivl_49", 0 0, L_0x7f9f37331fc8;  1 drivers
v0x6000003b30f0_0 .net *"_ivl_5", 0 0, L_0x600000128aa0;  1 drivers
v0x6000003b3180_0 .net *"_ivl_52", 0 0, L_0x600000129180;  1 drivers
v0x6000003b3210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b32a0_0 .net "en", 0 0, L_0x600001b00850;  1 drivers
v0x6000003b3330_0 .net "flagOuputs", 2 0, L_0x600000128e60;  1 drivers
v0x6000003b33c0_0 .net "flags", 2 0, L_0x6000001c1860;  alias, 1 drivers
v0x6000003b3450_0 .net "opcode", 2 0, L_0x600000129360;  1 drivers
v0x6000003b34e0_0 .net "rst_n", 0 0, v0x6000000e1170_0;  alias, 1 drivers
L_0x600000128a00 .part L_0x600000129360, 1, 2;
L_0x600000128aa0 .reduce/nor L_0x600000128a00;
L_0x600000128b40 .part L_0x6000001c1860, 2, 1;
L_0x600000128be0 .part L_0x600000129360, 1, 2;
L_0x600000128c80 .reduce/nor L_0x600000128be0;
L_0x600000128d20 .part L_0x6000001c1860, 1, 1;
L_0x600000128dc0 .part L_0x6000001c1860, 0, 1;
L_0x600000128e60 .concat8 [ 1 1 1 0], v0x6000003b2490_0, v0x6000003b1a70_0, v0x6000003b1050_0;
L_0x600000128f00 .part L_0x600000128e60, 2, 1;
L_0x600000128fa0 .functor MUXZ 1, L_0x600000128f00, L_0x7f9f37331f38, L_0x600001b00690, C4<>;
L_0x600000129040 .part L_0x600000128e60, 1, 1;
L_0x6000001290e0 .functor MUXZ 1, L_0x600000129040, L_0x7f9f37331f80, L_0x600001b00700, C4<>;
L_0x600000129180 .part L_0x600000128e60, 0, 1;
L_0x600000129220 .functor MUXZ 1, L_0x600000129180, L_0x7f9f37331fc8, L_0x600001b00770, C4<>;
S_0x7f9f35f22fc0 .scope module, "regn" "BitReg" 22 12, 14 20 0, S_0x7f9f35f22e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b4fb80 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00070 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b1170_0 .net "D", 0 0, L_0x600000128b40;  1 drivers
v0x6000003b1200_0 .net "Q", 0 0, v0x6000003b1050_0;  1 drivers
v0x6000003b1290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b1320_0 .net "interQ", 0 0, L_0x600001b4f870;  1 drivers
v0x6000003b13b0_0 .net "rst", 0 0, L_0x600001b000e0;  1 drivers
v0x6000003b1440_0 .net "wen", 0 0, L_0x600001b00150;  1 drivers
S_0x7f9f35f23130 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7f9f35f22fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b4f870 .functor BUFZ 1, v0x6000003b0cf0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b0ab0_0 .net "clk", 0 0, L_0x600001b4fb80;  1 drivers
v0x6000003b0b40_0 .net "d", 0 0, L_0x600000128b40;  alias, 1 drivers
v0x6000003b0bd0_0 .net "q", 0 0, L_0x600001b4f870;  alias, 1 drivers
v0x6000003b0c60_0 .net "rst", 0 0, L_0x600001b000e0;  alias, 1 drivers
v0x6000003b0cf0_0 .var "state", 0 0;
v0x6000003b0d80_0 .net "wen", 0 0, L_0x600001b00150;  alias, 1 drivers
E_0x600002a62a80 .event posedge, v0x6000003b0ab0_0;
S_0x7f9f35f232a0 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7f9f35f22fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b0e10_0 .net "clk", 0 0, L_0x600001b00070;  1 drivers
v0x6000003b0ea0_0 .net "d", 0 0, L_0x600001b4f870;  alias, 1 drivers
v0x6000003b0f30_0 .net "q", 0 0, v0x6000003b1050_0;  alias, 1 drivers
v0x6000003b0fc0_0 .net "rst", 0 0, L_0x600001b000e0;  alias, 1 drivers
v0x6000003b1050_0 .var "state", 0 0;
v0x6000003b10e0_0 .net "wen", 0 0, L_0x600001b00150;  alias, 1 drivers
E_0x600002a62b00 .event posedge, v0x6000003b0e10_0;
S_0x7f9f35f23410 .scope module, "regv" "BitReg" 22 14, 14 20 0, S_0x7f9f35f22e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b00230 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b00310 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b1b90_0 .net "D", 0 0, L_0x600000128d20;  1 drivers
v0x6000003b1c20_0 .net "Q", 0 0, v0x6000003b1a70_0;  1 drivers
v0x6000003b1cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b1d40_0 .net "interQ", 0 0, L_0x600001b001c0;  1 drivers
v0x6000003b1dd0_0 .net "rst", 0 0, L_0x600001b00380;  1 drivers
v0x6000003b1e60_0 .net "wen", 0 0, L_0x600001b003f0;  1 drivers
S_0x7f9f35f23580 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7f9f35f23410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b001c0 .functor BUFZ 1, v0x6000003b1710_0, C4<0>, C4<0>, C4<0>;
v0x6000003b14d0_0 .net "clk", 0 0, L_0x600001b00230;  1 drivers
v0x6000003b1560_0 .net "d", 0 0, L_0x600000128d20;  alias, 1 drivers
v0x6000003b15f0_0 .net "q", 0 0, L_0x600001b001c0;  alias, 1 drivers
v0x6000003b1680_0 .net "rst", 0 0, L_0x600001b00380;  alias, 1 drivers
v0x6000003b1710_0 .var "state", 0 0;
v0x6000003b17a0_0 .net "wen", 0 0, L_0x600001b003f0;  alias, 1 drivers
E_0x600002a62c80 .event posedge, v0x6000003b14d0_0;
S_0x7f9f35f236f0 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7f9f35f23410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b1830_0 .net "clk", 0 0, L_0x600001b00310;  1 drivers
v0x6000003b18c0_0 .net "d", 0 0, L_0x600001b001c0;  alias, 1 drivers
v0x6000003b1950_0 .net "q", 0 0, v0x6000003b1a70_0;  alias, 1 drivers
v0x6000003b19e0_0 .net "rst", 0 0, L_0x600001b00380;  alias, 1 drivers
v0x6000003b1a70_0 .var "state", 0 0;
v0x6000003b1b00_0 .net "wen", 0 0, L_0x600001b003f0;  alias, 1 drivers
E_0x600002a62d00 .event posedge, v0x6000003b1830_0;
S_0x7f9f35f23860 .scope module, "regz" "BitReg" 22 16, 14 20 0, S_0x7f9f35f22e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Q";
L_0x600001b004d0 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b005b0 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
v0x6000003b25b0_0 .net "D", 0 0, L_0x600000128dc0;  1 drivers
v0x6000003b2640_0 .net "Q", 0 0, v0x6000003b2490_0;  1 drivers
v0x6000003b26d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003b2760_0 .net "interQ", 0 0, L_0x600001b00460;  1 drivers
v0x6000003b27f0_0 .net "rst", 0 0, L_0x600001b00620;  1 drivers
v0x6000003b2880_0 .net "wen", 0 0, L_0x600001b00850;  alias, 1 drivers
S_0x7f9f35f239d0 .scope module, "flop0" "dff" 14 26, 14 2 0, S_0x7f9f35f23860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
L_0x600001b00460 .functor BUFZ 1, v0x6000003b2130_0, C4<0>, C4<0>, C4<0>;
v0x6000003b1ef0_0 .net "clk", 0 0, L_0x600001b004d0;  1 drivers
v0x6000003b1f80_0 .net "d", 0 0, L_0x600000128dc0;  alias, 1 drivers
v0x6000003b2010_0 .net "q", 0 0, L_0x600001b00460;  alias, 1 drivers
v0x6000003b20a0_0 .net "rst", 0 0, L_0x600001b00620;  alias, 1 drivers
v0x6000003b2130_0 .var "state", 0 0;
v0x6000003b21c0_0 .net "wen", 0 0, L_0x600001b00850;  alias, 1 drivers
E_0x600002a62e80 .event posedge, v0x6000003b1ef0_0;
S_0x7f9f35f23b40 .scope module, "flop1" "dff" 14 27, 14 2 0, S_0x7f9f35f23860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b2250_0 .net "clk", 0 0, L_0x600001b005b0;  1 drivers
v0x6000003b22e0_0 .net "d", 0 0, L_0x600001b00460;  alias, 1 drivers
v0x6000003b2370_0 .net "q", 0 0, v0x6000003b2490_0;  alias, 1 drivers
v0x6000003b2400_0 .net "rst", 0 0, L_0x600001b00620;  alias, 1 drivers
v0x6000003b2490_0 .var "state", 0 0;
v0x6000003b2520_0 .net "wen", 0 0, L_0x600001b00850;  alias, 1 drivers
E_0x600002a62f00 .event posedge, v0x6000003b2250_0;
S_0x7f9f35f23cb0 .scope module, "frwd_unit" "Forwarding_Unit" 4 301, 23 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X_M_RegWrite";
    .port_info 1 /INPUT 1 "X_M_MemWrite";
    .port_info 2 /INPUT 1 "M_W_RegWrite";
    .port_info 3 /INPUT 4 "X_M_reg_dest";
    .port_info 4 /INPUT 4 "M_W_reg_dest";
    .port_info 5 /INPUT 4 "D_X_reg_source1";
    .port_info 6 /INPUT 4 "D_X_reg_source2";
    .port_info 7 /INPUT 4 "X_M_reg_source2";
    .port_info 8 /OUTPUT 1 "EXtoEX_frwdA";
    .port_info 9 /OUTPUT 1 "EXtoEX_frwdB";
    .port_info 10 /OUTPUT 1 "MEMtoMEM_frwdB";
    .port_info 11 /OUTPUT 1 "MEMtoEX_frwdA";
    .port_info 12 /OUTPUT 1 "MEMtoEX_frwdB";
L_0x600001b3e990 .functor AND 1, v0x6000003d3960_0, L_0x6000001c19a0, C4<1>, C4<1>;
L_0x600001b3ea00 .functor NOT 1, L_0x6000001c1a40, C4<0>, C4<0>, C4<0>;
L_0x600001b3ea70 .functor AND 1, L_0x600001b3e990, L_0x600001b3ea00, C4<1>, C4<1>;
L_0x600001b3eae0 .functor AND 1, v0x6000003d3960_0, L_0x6000001c1ae0, C4<1>, C4<1>;
L_0x600001b3eb50 .functor NOT 1, L_0x6000001c1b80, C4<0>, C4<0>, C4<0>;
L_0x600001b3ebc0 .functor AND 1, L_0x600001b3eae0, L_0x600001b3eb50, C4<1>, C4<1>;
L_0x600001b3ec30 .functor AND 1, v0x6000003d32a0_0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b3eca0 .functor AND 1, L_0x600001b3ec30, L_0x6000001c1c20, C4<1>, C4<1>;
L_0x600001b3ed10 .functor NOT 1, L_0x6000001c1cc0, C4<0>, C4<0>, C4<0>;
L_0x600001b3ed80 .functor AND 1, L_0x600001b3eca0, L_0x600001b3ed10, C4<1>, C4<1>;
L_0x600001b3edf0 .functor AND 1, v0x600000300a20_0, L_0x6000001c1d60, C4<1>, C4<1>;
L_0x600001b3ee60 .functor AND 1, v0x6000003d3960_0, L_0x6000001c1e00, C4<1>, C4<1>;
L_0x600001b3eed0 .functor AND 1, L_0x600001b3ee60, L_0x6000001c1ea0, C4<1>, C4<1>;
L_0x600001b3efb0 .functor NOT 1, L_0x600001b3eed0, C4<0>, C4<0>, C4<0>;
L_0x600001b3f020 .functor AND 1, L_0x600001b3edf0, L_0x600001b3efb0, C4<1>, C4<1>;
L_0x600001b3ef40 .functor NOT 1, L_0x6000001c1f40, C4<0>, C4<0>, C4<0>;
L_0x600001b3f090 .functor AND 1, L_0x600001b3f020, L_0x600001b3ef40, C4<1>, C4<1>;
L_0x600001b3f100 .functor AND 1, v0x600000300a20_0, L_0x6000001c1fe0, C4<1>, C4<1>;
L_0x600001b3f170 .functor AND 1, v0x6000003d3960_0, L_0x6000001c2080, C4<1>, C4<1>;
L_0x600001b3f250 .functor AND 1, L_0x600001b3f170, L_0x6000001c21c0, C4<1>, C4<1>;
L_0x600001b3f2c0 .functor NOT 1, L_0x600001b3f250, C4<0>, C4<0>, C4<0>;
L_0x600001b3f330 .functor AND 1, L_0x600001b3f100, L_0x600001b3f2c0, C4<1>, C4<1>;
L_0x600001b3f3a0 .functor NOT 1, L_0x6000001c2120, C4<0>, C4<0>, C4<0>;
L_0x600001b3f410 .functor AND 1, L_0x600001b3f330, L_0x600001b3f3a0, C4<1>, C4<1>;
v0x6000003b3570_0 .net "D_X_reg_source1", 3 0, L_0x600000160500;  alias, 1 drivers
v0x6000003b3600_0 .net "D_X_reg_source2", 3 0, L_0x600000166da0;  alias, 1 drivers
v0x6000003b3690_0 .net "EXtoEX_frwdA", 0 0, L_0x600001b3ea70;  alias, 1 drivers
v0x6000003b3720_0 .net "EXtoEX_frwdB", 0 0, L_0x600001b3ebc0;  alias, 1 drivers
v0x6000003b37b0_0 .net "MEMtoEX_frwdA", 0 0, L_0x600001b3f090;  alias, 1 drivers
v0x6000003b3840_0 .net "MEMtoEX_frwdB", 0 0, L_0x600001b3f410;  alias, 1 drivers
v0x6000003b38d0_0 .net "MEMtoMEM_frwdB", 0 0, L_0x600001b3ed80;  alias, 1 drivers
v0x6000003b3960_0 .net "M_W_RegWrite", 0 0, v0x600000300a20_0;  alias, 1 drivers
v0x6000003b39f0_0 .net "M_W_reg_dest", 3 0, L_0x6000001c24e0;  alias, 1 drivers
v0x6000003b3a80_0 .net "X_M_MemWrite", 0 0, v0x6000003d32a0_0;  alias, 1 drivers
v0x6000003b3b10_0 .net "X_M_RegWrite", 0 0, v0x6000003d3960_0;  alias, 1 drivers
v0x6000003b3ba0_0 .net "X_M_reg_dest", 3 0, L_0x600000173f20;  alias, 1 drivers
v0x6000003b3c30_0 .net "X_M_reg_source2", 3 0, L_0x6000001d4280;  alias, 1 drivers
v0x6000003b3cc0_0 .net *"_ivl_0", 0 0, L_0x6000001c19a0;  1 drivers
v0x6000003b3d50_0 .net *"_ivl_12", 0 0, L_0x6000001c1ae0;  1 drivers
v0x6000003b3de0_0 .net *"_ivl_14", 0 0, L_0x600001b3eae0;  1 drivers
L_0x7f9f37333ba0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003b3e70_0 .net/2u *"_ivl_16", 3 0, L_0x7f9f37333ba0;  1 drivers
v0x6000003b3f00_0 .net *"_ivl_18", 0 0, L_0x6000001c1b80;  1 drivers
v0x6000003bc000_0 .net *"_ivl_2", 0 0, L_0x600001b3e990;  1 drivers
v0x6000003bc090_0 .net *"_ivl_20", 0 0, L_0x600001b3eb50;  1 drivers
v0x6000003bc120_0 .net *"_ivl_24", 0 0, L_0x600001b3ec30;  1 drivers
v0x6000003bc1b0_0 .net *"_ivl_26", 0 0, L_0x6000001c1c20;  1 drivers
v0x6000003bc240_0 .net *"_ivl_28", 0 0, L_0x600001b3eca0;  1 drivers
L_0x7f9f37333be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bc2d0_0 .net/2u *"_ivl_30", 3 0, L_0x7f9f37333be8;  1 drivers
v0x6000003bc360_0 .net *"_ivl_32", 0 0, L_0x6000001c1cc0;  1 drivers
v0x6000003bc3f0_0 .net *"_ivl_34", 0 0, L_0x600001b3ed10;  1 drivers
v0x6000003bc480_0 .net *"_ivl_38", 0 0, L_0x6000001c1d60;  1 drivers
L_0x7f9f37333b58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bc510_0 .net/2u *"_ivl_4", 3 0, L_0x7f9f37333b58;  1 drivers
v0x6000003bc5a0_0 .net *"_ivl_40", 0 0, L_0x600001b3edf0;  1 drivers
v0x6000003bc630_0 .net *"_ivl_42", 0 0, L_0x6000001c1e00;  1 drivers
v0x6000003bc6c0_0 .net *"_ivl_44", 0 0, L_0x600001b3ee60;  1 drivers
L_0x7f9f37333c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bc750_0 .net/2u *"_ivl_46", 3 0, L_0x7f9f37333c30;  1 drivers
v0x6000003bc7e0_0 .net *"_ivl_48", 0 0, L_0x6000001c1ea0;  1 drivers
v0x6000003bc870_0 .net *"_ivl_50", 0 0, L_0x600001b3eed0;  1 drivers
v0x6000003bc900_0 .net *"_ivl_52", 0 0, L_0x600001b3efb0;  1 drivers
v0x6000003bc990_0 .net *"_ivl_54", 0 0, L_0x600001b3f020;  1 drivers
L_0x7f9f37333c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bca20_0 .net/2u *"_ivl_56", 3 0, L_0x7f9f37333c78;  1 drivers
v0x6000003bcab0_0 .net *"_ivl_58", 0 0, L_0x6000001c1f40;  1 drivers
v0x6000003bcb40_0 .net *"_ivl_6", 0 0, L_0x6000001c1a40;  1 drivers
v0x6000003bcbd0_0 .net *"_ivl_60", 0 0, L_0x600001b3ef40;  1 drivers
v0x6000003bcc60_0 .net *"_ivl_64", 0 0, L_0x6000001c1fe0;  1 drivers
v0x6000003bccf0_0 .net *"_ivl_66", 0 0, L_0x600001b3f100;  1 drivers
v0x6000003bcd80_0 .net *"_ivl_68", 0 0, L_0x6000001c2080;  1 drivers
v0x6000003bce10_0 .net *"_ivl_70", 0 0, L_0x600001b3f170;  1 drivers
L_0x7f9f37333cc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bcea0_0 .net/2u *"_ivl_72", 3 0, L_0x7f9f37333cc0;  1 drivers
v0x6000003bcf30_0 .net *"_ivl_74", 0 0, L_0x6000001c21c0;  1 drivers
v0x6000003bcfc0_0 .net *"_ivl_76", 0 0, L_0x600001b3f250;  1 drivers
v0x6000003bd050_0 .net *"_ivl_78", 0 0, L_0x600001b3f2c0;  1 drivers
v0x6000003bd0e0_0 .net *"_ivl_8", 0 0, L_0x600001b3ea00;  1 drivers
v0x6000003bd170_0 .net *"_ivl_80", 0 0, L_0x600001b3f330;  1 drivers
L_0x7f9f37333d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000003bd200_0 .net/2u *"_ivl_82", 3 0, L_0x7f9f37333d08;  1 drivers
v0x6000003bd290_0 .net *"_ivl_84", 0 0, L_0x6000001c2120;  1 drivers
v0x6000003bd320_0 .net *"_ivl_86", 0 0, L_0x600001b3f3a0;  1 drivers
L_0x6000001c19a0 .cmp/eq 4, L_0x600000173f20, L_0x600000160500;
L_0x6000001c1a40 .cmp/eq 4, L_0x600000160500, L_0x7f9f37333b58;
L_0x6000001c1ae0 .cmp/eq 4, L_0x600000173f20, L_0x600000166da0;
L_0x6000001c1b80 .cmp/eq 4, L_0x600000166da0, L_0x7f9f37333ba0;
L_0x6000001c1c20 .cmp/eq 4, L_0x6000001c24e0, L_0x6000001d4280;
L_0x6000001c1cc0 .cmp/eq 4, L_0x6000001c24e0, L_0x7f9f37333be8;
L_0x6000001c1d60 .cmp/eq 4, L_0x6000001c24e0, L_0x600000160500;
L_0x6000001c1e00 .cmp/eq 4, L_0x600000173f20, L_0x600000160500;
L_0x6000001c1ea0 .cmp/ne 4, L_0x600000173f20, L_0x7f9f37333c30;
L_0x6000001c1f40 .cmp/eq 4, L_0x6000001c24e0, L_0x7f9f37333c78;
L_0x6000001c1fe0 .cmp/eq 4, L_0x6000001c24e0, L_0x600000166da0;
L_0x6000001c2080 .cmp/eq 4, L_0x600000173f20, L_0x600000166da0;
L_0x6000001c21c0 .cmp/ne 4, L_0x600000173f20, L_0x7f9f37333cc0;
L_0x6000001c2120 .cmp/eq 4, L_0x6000001c24e0, L_0x7f9f37333d08;
S_0x7f9f35f24020 .scope module, "hazard_detect0" "Data_Hazard_Detect" 4 218, 24 6 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /INPUT 4 "D_X_destination_reg";
    .port_info 2 /INPUT 4 "D_source_reg";
    .port_info 3 /OUTPUT 1 "stall";
L_0x600001b008c0 .functor AND 1, L_0x600000129540, L_0x6000001295e0, C4<1>, C4<1>;
v0x6000003bd3b0_0 .net "D_X_destination_reg", 3 0, L_0x600000160820;  alias, 1 drivers
v0x6000003bd440_0 .net "D_source_reg", 3 0, L_0x600000177ac0;  alias, 1 drivers
L_0x7f9f37332010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000003bd4d0_0 .net/2u *"_ivl_0", 3 0, L_0x7f9f37332010;  1 drivers
v0x6000003bd560_0 .net *"_ivl_2", 0 0, L_0x600000129540;  1 drivers
v0x6000003bd5f0_0 .net *"_ivl_4", 0 0, L_0x6000001295e0;  1 drivers
v0x6000003bd680_0 .net "opcode", 3 0, L_0x600000129680;  1 drivers
v0x6000003bd710_0 .net "stall", 0 0, L_0x600001b008c0;  alias, 1 drivers
L_0x600000129540 .cmp/eq 4, L_0x600000129680, L_0x7f9f37332010;
L_0x6000001295e0 .cmp/eq 4, L_0x600000160820, L_0x600000177ac0;
S_0x7f9f35f24190 .scope module, "inst_memory" "memory1c" 4 123, 20 31 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "data_out";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x600002a631c0 .param/l "ADDR_WIDTH" 0 20 33, +C4<00000000000000000000000000010000>;
L_0x7f9f373314d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001b16d80 .functor NOT 1, L_0x7f9f373314d0, C4<0>, C4<0>, C4<0>;
L_0x7f9f37331488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001b16df0 .functor AND 1, L_0x7f9f37331488, L_0x600001b16d80, C4<1>, C4<1>;
v0x6000003bd7a0_0 .net *"_ivl_0", 0 0, L_0x600001b16d80;  1 drivers
L_0x7f9f373313b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000003bd830_0 .net *"_ivl_11", 2 0, L_0x7f9f373313b0;  1 drivers
v0x6000003bd8c0_0 .net *"_ivl_12", 15 0, L_0x60000011d860;  1 drivers
L_0x7f9f373313f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003bd950_0 .net/2u *"_ivl_14", 15 0, L_0x7f9f373313f8;  1 drivers
v0x6000003bd9e0_0 .net *"_ivl_2", 0 0, L_0x600001b16df0;  1 drivers
v0x6000003bda70_0 .net *"_ivl_4", 15 0, L_0x60000011da40;  1 drivers
v0x6000003bdb00_0 .net *"_ivl_7", 14 0, L_0x60000011d9a0;  1 drivers
v0x6000003bdb90_0 .net *"_ivl_8", 17 0, L_0x60000011d900;  1 drivers
v0x6000003bdc20_0 .net "addr", 15 0, L_0x600000107d40;  alias, 1 drivers
v0x6000003bdcb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
L_0x7f9f37331440 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000003bdd40_0 .net "data_in", 15 0, L_0x7f9f37331440;  1 drivers
v0x6000003bddd0_0 .net "data_out", 15 0, L_0x60000011d7c0;  alias, 1 drivers
v0x6000003bde60_0 .net "enable", 0 0, L_0x7f9f37331488;  1 drivers
v0x6000003bdef0_0 .var "loaded", 0 0;
v0x6000003bdf80 .array "mem", 65535 0, 15 0;
L_0x7f9f37331518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003be010_0 .net "rst", 0 0, L_0x7f9f37331518;  1 drivers
v0x6000003be0a0_0 .net "wr", 0 0, L_0x7f9f373314d0;  1 drivers
L_0x60000011da40 .array/port v0x6000003bdf80, L_0x60000011d900;
L_0x60000011d9a0 .part L_0x600000107d40, 1, 15;
L_0x60000011d900 .concat [ 15 3 0 0], L_0x60000011d9a0, L_0x7f9f373313b0;
L_0x60000011d860 .concat [ 16 0 0 0], L_0x60000011da40;
L_0x60000011d7c0 .functor MUXZ 16, L_0x7f9f373313f8, L_0x60000011d860, L_0x600001b16df0, C4<>;
S_0x7f9f35f24300 .scope module, "pc0" "PC" 4 118, 25 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "next";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 16 "PC";
L_0x600001b161b0 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b16220 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b16290 .functor NOT 1, v0x6000000e0fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600001b16300 .functor AND 1, L_0x600001b16ca0, L_0x600001b16290, C4<1>, C4<1>;
L_0x600001b16a70 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
L_0x600001b16ae0 .functor AND 1, L_0x600001b16ca0, v0x6000000e0fc0_0, C4<1>, C4<1>;
L_0x600001b16b50 .functor NOT 1, v0x6000000e1170_0, C4<0>, C4<0>, C4<0>;
v0x6000003a9e60_0 .net "PC", 15 0, L_0x600000107d40;  alias, 1 drivers
v0x6000003a9ef0_0 .net *"_ivl_20", 0 0, L_0x600001b16b50;  1 drivers
L_0x7f9f37331320 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000003a9f80_0 .net/2u *"_ivl_22", 15 0, L_0x7f9f37331320;  1 drivers
v0x6000003aa010_0 .net *"_ivl_25", 0 0, L_0x600000107c00;  1 drivers
L_0x7f9f37331368 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x6000003aa0a0_0 .net/2u *"_ivl_26", 15 0, L_0x7f9f37331368;  1 drivers
v0x6000003aa130_0 .net *"_ivl_28", 15 0, L_0x600000107ca0;  1 drivers
v0x6000003aa1c0_0 .net *"_ivl_4", 0 0, L_0x600001b16290;  1 drivers
o0x7f9f358ae208 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300cee0 .island tran;
p0x7f9f358ae208 .port I0x60000300cee0, o0x7f9f358ae208;
v0x6000003aa250_0 .net8 "blank1", 15 0, p0x7f9f358ae208;  0 drivers, strength-aware
o0x7f9f358b1dd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300d080 .island tran;
p0x7f9f358b1dd8 .port I0x60000300d080, o0x7f9f358b1dd8;
v0x6000003aa2e0_0 .net8 "blank2", 15 0, p0x7f9f358b1dd8;  0 drivers, strength-aware
v0x6000003aa370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003aa400_0 .net "en", 0 0, L_0x600001b16ca0;  1 drivers
o0x7f9f358ae1d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300cde0 .island tran;
p0x7f9f358ae1d8 .port I0x60000300cde0, o0x7f9f358ae1d8;
v0x6000003aa490_0 .net8 "internalPC1", 15 0, p0x7f9f358ae1d8;  0 drivers, strength-aware
o0x7f9f358b1da8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000300cfc0 .island tran;
p0x7f9f358b1da8 .port I0x60000300cfc0, o0x7f9f358b1da8;
v0x6000003aa520_0 .net8 "internalPC2", 15 0, p0x7f9f358b1da8;  0 drivers, strength-aware
v0x6000003aa5b0_0 .net "next", 15 0, L_0x600000107f20;  alias, 1 drivers
v0x6000003aa640_0 .net "rst_n", 0 0, v0x6000000e1170_0;  alias, 1 drivers
L_0x600000107c00 .reduce/and p0x7f9f358b1da8;
L_0x600000107ca0 .functor MUXZ 16, p0x7f9f358b1da8, L_0x7f9f37331368, L_0x600000107c00, C4<>;
L_0x600000107d40 .functor MUXZ 16, L_0x600000107ca0, L_0x7f9f37331320, L_0x600001b16b50, C4<>;
S_0x7f9f35f24470 .scope module, "reg0" "Register" 25 11, 14 100 0, S_0x7f9f35f24300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003a0480_0 .net8 "Bitline1", 15 0, p0x7f9f358ae1d8;  alias, 0 drivers, strength-aware
v0x6000003a0510_0 .net8 "Bitline2", 15 0, p0x7f9f358ae208;  alias, 0 drivers, strength-aware
v0x6000003a05a0_0 .net "D", 15 0, L_0x600000107f20;  alias, 1 drivers
L_0x7f9f37331200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003a0630_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  1 drivers
L_0x7f9f37331248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003a06c0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  1 drivers
v0x6000003a0750_0 .net "WriteReg", 0 0, L_0x600001b16300;  1 drivers
v0x6000003a07e0_0 .net "clk", 0 0, L_0x600001b161b0;  1 drivers
v0x6000003a0870_0 .net "rst", 0 0, L_0x600001b16220;  1 drivers
L_0x600000106800 .part L_0x600000107f20, 0, 1;
L_0x6000001068a0 .part L_0x600000107f20, 1, 1;
L_0x600000106940 .part L_0x600000107f20, 2, 1;
L_0x6000001069e0 .part L_0x600000107f20, 3, 1;
L_0x600000106a80 .part L_0x600000107f20, 4, 1;
L_0x600000106b20 .part L_0x600000107f20, 5, 1;
L_0x600000106bc0 .part L_0x600000107f20, 6, 1;
L_0x600000106c60 .part L_0x600000107f20, 7, 1;
L_0x600000106d00 .part L_0x600000107f20, 8, 1;
L_0x600000106da0 .part L_0x600000107f20, 9, 1;
L_0x600000106e40 .part L_0x600000107f20, 10, 1;
L_0x600000106ee0 .part L_0x600000107f20, 11, 1;
L_0x600000106f80 .part L_0x600000107f20, 12, 1;
L_0x600000107020 .part L_0x600000107f20, 13, 1;
L_0x6000001070c0 .part L_0x600000107f20, 14, 1;
L_0x600000107160 .part L_0x600000107f20, 15, 1;
p0x7f9f358aa9f8 .port I0x60000300cde0, L_0x600001b24bd0;
 .tranvp 16 1 0, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358aa9f8;
p0x7f9f358aade8 .port I0x60000300cde0, L_0x600001b24cb0;
 .tranvp 16 1 1, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358aade8;
p0x7f9f358ab178 .port I0x60000300cde0, L_0x600001b24d90;
 .tranvp 16 1 2, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ab178;
p0x7f9f358ab508 .port I0x60000300cde0, L_0x600001b24e70;
 .tranvp 16 1 3, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ab508;
p0x7f9f358ab898 .port I0x60000300cde0, L_0x600001b24f50;
 .tranvp 16 1 4, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ab898;
p0x7f9f358abc28 .port I0x60000300cde0, L_0x600001b25030;
 .tranvp 16 1 5, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358abc28;
p0x7f9f358abfb8 .port I0x60000300cde0, L_0x600001b25110;
 .tranvp 16 1 6, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358abfb8;
p0x7f9f358ac348 .port I0x60000300cde0, L_0x600001b251f0;
 .tranvp 16 1 7, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ac348;
p0x7f9f358ac6d8 .port I0x60000300cde0, L_0x600001b252d0;
 .tranvp 16 1 8, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ac6d8;
p0x7f9f358aca68 .port I0x60000300cde0, L_0x600001b253b0;
 .tranvp 16 1 9, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358aca68;
p0x7f9f358acdf8 .port I0x60000300cde0, L_0x600001b25490;
 .tranvp 16 1 10, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358acdf8;
p0x7f9f358ad188 .port I0x60000300cde0, L_0x600001b25570;
 .tranvp 16 1 11, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ad188;
p0x7f9f358ad518 .port I0x60000300cde0, L_0x600001b25650;
 .tranvp 16 1 12, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ad518;
p0x7f9f358ad8a8 .port I0x60000300cde0, L_0x600001b25730;
 .tranvp 16 1 13, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358ad8a8;
p0x7f9f358adc38 .port I0x60000300cde0, L_0x600001b25810;
 .tranvp 16 1 14, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358adc38;
p0x7f9f358adfc8 .port I0x60000300cde0, L_0x600001b258f0;
 .tranvp 16 1 15, I0x60000300cde0, p0x7f9f358ae1d8 p0x7f9f358adfc8;
p0x7f9f358aaa28 .port I0x60000300cee0, L_0x600001b24c40;
 .tranvp 16 1 0, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358aaa28;
p0x7f9f358aae18 .port I0x60000300cee0, L_0x600001b24d20;
 .tranvp 16 1 1, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358aae18;
p0x7f9f358ab1a8 .port I0x60000300cee0, L_0x600001b24e00;
 .tranvp 16 1 2, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ab1a8;
p0x7f9f358ab538 .port I0x60000300cee0, L_0x600001b24ee0;
 .tranvp 16 1 3, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ab538;
p0x7f9f358ab8c8 .port I0x60000300cee0, L_0x600001b24fc0;
 .tranvp 16 1 4, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ab8c8;
p0x7f9f358abc58 .port I0x60000300cee0, L_0x600001b250a0;
 .tranvp 16 1 5, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358abc58;
p0x7f9f358abfe8 .port I0x60000300cee0, L_0x600001b25180;
 .tranvp 16 1 6, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358abfe8;
p0x7f9f358ac378 .port I0x60000300cee0, L_0x600001b25260;
 .tranvp 16 1 7, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ac378;
p0x7f9f358ac708 .port I0x60000300cee0, L_0x600001b25340;
 .tranvp 16 1 8, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ac708;
p0x7f9f358aca98 .port I0x60000300cee0, L_0x600001b25420;
 .tranvp 16 1 9, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358aca98;
p0x7f9f358ace28 .port I0x60000300cee0, L_0x600001b25500;
 .tranvp 16 1 10, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ace28;
p0x7f9f358ad1b8 .port I0x60000300cee0, L_0x600001b255e0;
 .tranvp 16 1 11, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ad1b8;
p0x7f9f358ad548 .port I0x60000300cee0, L_0x600001b256c0;
 .tranvp 16 1 12, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ad548;
p0x7f9f358ad8d8 .port I0x60000300cee0, L_0x600001b257a0;
 .tranvp 16 1 13, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358ad8d8;
p0x7f9f358adc68 .port I0x60000300cee0, L_0x600001b25880;
 .tranvp 16 1 14, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358adc68;
p0x7f9f358adff8 .port I0x60000300cee0, L_0x600001b25960;
 .tranvp 16 1 15, I0x60000300cee0, p0x7f9f358ae208 p0x7f9f358adff8;
S_0x7f9f35f245e0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24bd0 .functor BUFT 1, v0x6000003be370_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358aaab8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24c40 .functor BUFT 1, o0x7f9f358aaab8, C4<0>, C4<0>, C4<0>;
v0x6000003be490_0 .net8 "Bitline1", 0 0, p0x7f9f358aa9f8;  1 drivers, strength-aware
v0x6000003be520_0 .net8 "Bitline2", 0 0, p0x7f9f358aaa28;  1 drivers, strength-aware
v0x6000003be5b0_0 .net "D", 0 0, L_0x600000106800;  1 drivers
v0x6000003be640_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003be6d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003be760_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003be7f0_0 name=_ivl_4
v0x6000003be880_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003be910_0 .net "dffOut", 0 0, v0x6000003be370_0;  1 drivers
v0x6000003be9a0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f24750 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f245e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003be130_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003be1c0_0 .net "d", 0 0, L_0x600000106800;  alias, 1 drivers
v0x6000003be250_0 .net "q", 0 0, v0x6000003be370_0;  alias, 1 drivers
v0x6000003be2e0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003be370_0 .var "state", 0 0;
v0x6000003be400_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
E_0x600002a63340 .event posedge, v0x6000003be130_0;
S_0x7f9f35f248c0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24cb0 .functor BUFT 1, v0x6000003bec70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358aae48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24d20 .functor BUFT 1, o0x7f9f358aae48, C4<0>, C4<0>, C4<0>;
v0x6000003bed90_0 .net8 "Bitline1", 0 0, p0x7f9f358aade8;  1 drivers, strength-aware
v0x6000003bee20_0 .net8 "Bitline2", 0 0, p0x7f9f358aae18;  1 drivers, strength-aware
v0x6000003beeb0_0 .net "D", 0 0, L_0x6000001068a0;  1 drivers
v0x6000003bef40_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003befd0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003bf060_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bf0f0_0 name=_ivl_4
v0x6000003bf180_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bf210_0 .net "dffOut", 0 0, v0x6000003bec70_0;  1 drivers
v0x6000003bf2a0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f24a30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f248c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bea30_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003beac0_0 .net "d", 0 0, L_0x6000001068a0;  alias, 1 drivers
v0x6000003beb50_0 .net "q", 0 0, v0x6000003bec70_0;  alias, 1 drivers
v0x6000003bebe0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003bec70_0 .var "state", 0 0;
v0x6000003bed00_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f24ba0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24d90 .functor BUFT 1, v0x6000003bf570_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ab1d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24e00 .functor BUFT 1, o0x7f9f358ab1d8, C4<0>, C4<0>, C4<0>;
v0x6000003bf690_0 .net8 "Bitline1", 0 0, p0x7f9f358ab178;  1 drivers, strength-aware
v0x6000003bf720_0 .net8 "Bitline2", 0 0, p0x7f9f358ab1a8;  1 drivers, strength-aware
v0x6000003bf7b0_0 .net "D", 0 0, L_0x600000106940;  1 drivers
v0x6000003bf840_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003bf8d0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003bf960_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bf9f0_0 name=_ivl_4
v0x6000003bfa80_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bfb10_0 .net "dffOut", 0 0, v0x6000003bf570_0;  1 drivers
v0x6000003bfba0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f24d10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f24ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bf330_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bf3c0_0 .net "d", 0 0, L_0x600000106940;  alias, 1 drivers
v0x6000003bf450_0 .net "q", 0 0, v0x6000003bf570_0;  alias, 1 drivers
v0x6000003bf4e0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003bf570_0 .var "state", 0 0;
v0x6000003bf600_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f24e80 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24e70 .functor BUFT 1, v0x6000003bfe70_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ab568 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24ee0 .functor BUFT 1, o0x7f9f358ab568, C4<0>, C4<0>, C4<0>;
v0x6000003b8000_0 .net8 "Bitline1", 0 0, p0x7f9f358ab508;  1 drivers, strength-aware
v0x6000003b8090_0 .net8 "Bitline2", 0 0, p0x7f9f358ab538;  1 drivers, strength-aware
v0x6000003b8120_0 .net "D", 0 0, L_0x6000001069e0;  1 drivers
v0x6000003b81b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003b8240_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003b82d0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b8360_0 name=_ivl_4
v0x6000003b83f0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b8480_0 .net "dffOut", 0 0, v0x6000003bfe70_0;  1 drivers
v0x6000003b8510_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f24ff0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f24e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bfc30_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bfcc0_0 .net "d", 0 0, L_0x6000001069e0;  alias, 1 drivers
v0x6000003bfd50_0 .net "q", 0 0, v0x6000003bfe70_0;  alias, 1 drivers
v0x6000003bfde0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003bfe70_0 .var "state", 0 0;
v0x6000003bff00_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f25160 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b24f50 .functor BUFT 1, v0x6000003b87e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ab8f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b24fc0 .functor BUFT 1, o0x7f9f358ab8f8, C4<0>, C4<0>, C4<0>;
v0x6000003b8900_0 .net8 "Bitline1", 0 0, p0x7f9f358ab898;  1 drivers, strength-aware
v0x6000003b8990_0 .net8 "Bitline2", 0 0, p0x7f9f358ab8c8;  1 drivers, strength-aware
v0x6000003b8a20_0 .net "D", 0 0, L_0x600000106a80;  1 drivers
v0x6000003b8ab0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003b8b40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003b8bd0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b8c60_0 name=_ivl_4
v0x6000003b8cf0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b8d80_0 .net "dffOut", 0 0, v0x6000003b87e0_0;  1 drivers
v0x6000003b8e10_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f252d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b85a0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b8630_0 .net "d", 0 0, L_0x600000106a80;  alias, 1 drivers
v0x6000003b86c0_0 .net "q", 0 0, v0x6000003b87e0_0;  alias, 1 drivers
v0x6000003b8750_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003b87e0_0 .var "state", 0 0;
v0x6000003b8870_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f25440 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25030 .functor BUFT 1, v0x6000003b90e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358abc88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b250a0 .functor BUFT 1, o0x7f9f358abc88, C4<0>, C4<0>, C4<0>;
v0x6000003b9200_0 .net8 "Bitline1", 0 0, p0x7f9f358abc28;  1 drivers, strength-aware
v0x6000003b9290_0 .net8 "Bitline2", 0 0, p0x7f9f358abc58;  1 drivers, strength-aware
v0x6000003b9320_0 .net "D", 0 0, L_0x600000106b20;  1 drivers
v0x6000003b93b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003b9440_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003b94d0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b9560_0 name=_ivl_4
v0x6000003b95f0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b9680_0 .net "dffOut", 0 0, v0x6000003b90e0_0;  1 drivers
v0x6000003b9710_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f255b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b8ea0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b8f30_0 .net "d", 0 0, L_0x600000106b20;  alias, 1 drivers
v0x6000003b8fc0_0 .net "q", 0 0, v0x6000003b90e0_0;  alias, 1 drivers
v0x6000003b9050_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003b90e0_0 .var "state", 0 0;
v0x6000003b9170_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f25720 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25110 .functor BUFT 1, v0x6000003b99e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ac018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25180 .functor BUFT 1, o0x7f9f358ac018, C4<0>, C4<0>, C4<0>;
v0x6000003b9b00_0 .net8 "Bitline1", 0 0, p0x7f9f358abfb8;  1 drivers, strength-aware
v0x6000003b9b90_0 .net8 "Bitline2", 0 0, p0x7f9f358abfe8;  1 drivers, strength-aware
v0x6000003b9c20_0 .net "D", 0 0, L_0x600000106bc0;  1 drivers
v0x6000003b9cb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003b9d40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003b9dd0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003b9e60_0 name=_ivl_4
v0x6000003b9ef0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b9f80_0 .net "dffOut", 0 0, v0x6000003b99e0_0;  1 drivers
v0x6000003ba010_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f25890 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003b97a0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003b9830_0 .net "d", 0 0, L_0x600000106bc0;  alias, 1 drivers
v0x6000003b98c0_0 .net "q", 0 0, v0x6000003b99e0_0;  alias, 1 drivers
v0x6000003b9950_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003b99e0_0 .var "state", 0 0;
v0x6000003b9a70_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f25a00 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b251f0 .functor BUFT 1, v0x6000003ba2e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ac3a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25260 .functor BUFT 1, o0x7f9f358ac3a8, C4<0>, C4<0>, C4<0>;
v0x6000003ba400_0 .net8 "Bitline1", 0 0, p0x7f9f358ac348;  1 drivers, strength-aware
v0x6000003ba490_0 .net8 "Bitline2", 0 0, p0x7f9f358ac378;  1 drivers, strength-aware
v0x6000003ba520_0 .net "D", 0 0, L_0x600000106c60;  1 drivers
v0x6000003ba5b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003ba640_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003ba6d0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ba760_0 name=_ivl_4
v0x6000003ba7f0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003ba880_0 .net "dffOut", 0 0, v0x6000003ba2e0_0;  1 drivers
v0x6000003ba910_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f25b70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25a00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ba0a0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003ba130_0 .net "d", 0 0, L_0x600000106c60;  alias, 1 drivers
v0x6000003ba1c0_0 .net "q", 0 0, v0x6000003ba2e0_0;  alias, 1 drivers
v0x6000003ba250_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003ba2e0_0 .var "state", 0 0;
v0x6000003ba370_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f25ce0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b252d0 .functor BUFT 1, v0x6000003babe0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ac738 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25340 .functor BUFT 1, o0x7f9f358ac738, C4<0>, C4<0>, C4<0>;
v0x6000003bad00_0 .net8 "Bitline1", 0 0, p0x7f9f358ac6d8;  1 drivers, strength-aware
v0x6000003bad90_0 .net8 "Bitline2", 0 0, p0x7f9f358ac708;  1 drivers, strength-aware
v0x6000003bae20_0 .net "D", 0 0, L_0x600000106d00;  1 drivers
v0x6000003baeb0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003baf40_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003bafd0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bb060_0 name=_ivl_4
v0x6000003bb0f0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bb180_0 .net "dffOut", 0 0, v0x6000003babe0_0;  1 drivers
v0x6000003bb210_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f25e50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ba9a0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003baa30_0 .net "d", 0 0, L_0x600000106d00;  alias, 1 drivers
v0x6000003baac0_0 .net "q", 0 0, v0x6000003babe0_0;  alias, 1 drivers
v0x6000003bab50_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003babe0_0 .var "state", 0 0;
v0x6000003bac70_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f265c0 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b253b0 .functor BUFT 1, v0x6000003bb4e0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358acac8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25420 .functor BUFT 1, o0x7f9f358acac8, C4<0>, C4<0>, C4<0>;
v0x6000003bb600_0 .net8 "Bitline1", 0 0, p0x7f9f358aca68;  1 drivers, strength-aware
v0x6000003bb690_0 .net8 "Bitline2", 0 0, p0x7f9f358aca98;  1 drivers, strength-aware
v0x6000003bb720_0 .net "D", 0 0, L_0x600000106da0;  1 drivers
v0x6000003bb7b0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003bb840_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003bb8d0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003bb960_0 name=_ivl_4
v0x6000003bb9f0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bba80_0 .net "dffOut", 0 0, v0x6000003bb4e0_0;  1 drivers
v0x6000003bbb10_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f26730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f265c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bb2a0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bb330_0 .net "d", 0 0, L_0x600000106da0;  alias, 1 drivers
v0x6000003bb3c0_0 .net "q", 0 0, v0x6000003bb4e0_0;  alias, 1 drivers
v0x6000003bb450_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003bb4e0_0 .var "state", 0 0;
v0x6000003bb570_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f268a0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25490 .functor BUFT 1, v0x6000003bbde0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ace58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25500 .functor BUFT 1, o0x7f9f358ace58, C4<0>, C4<0>, C4<0>;
v0x6000003bbf00_0 .net8 "Bitline1", 0 0, p0x7f9f358acdf8;  1 drivers, strength-aware
v0x6000003a4000_0 .net8 "Bitline2", 0 0, p0x7f9f358ace28;  1 drivers, strength-aware
v0x6000003a4090_0 .net "D", 0 0, L_0x600000106e40;  1 drivers
v0x6000003a4120_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003a41b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003a4240_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a42d0_0 name=_ivl_4
v0x6000003a4360_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a43f0_0 .net "dffOut", 0 0, v0x6000003bbde0_0;  1 drivers
v0x6000003a4480_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f26a10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f268a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003bbba0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003bbc30_0 .net "d", 0 0, L_0x600000106e40;  alias, 1 drivers
v0x6000003bbcc0_0 .net "q", 0 0, v0x6000003bbde0_0;  alias, 1 drivers
v0x6000003bbd50_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003bbde0_0 .var "state", 0 0;
v0x6000003bbe70_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f26b80 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25570 .functor BUFT 1, v0x6000003a4750_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ad1e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b255e0 .functor BUFT 1, o0x7f9f358ad1e8, C4<0>, C4<0>, C4<0>;
v0x6000003a4870_0 .net8 "Bitline1", 0 0, p0x7f9f358ad188;  1 drivers, strength-aware
v0x6000003a4900_0 .net8 "Bitline2", 0 0, p0x7f9f358ad1b8;  1 drivers, strength-aware
v0x6000003a4990_0 .net "D", 0 0, L_0x600000106ee0;  1 drivers
v0x6000003a4a20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003a4ab0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003a4b40_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a4bd0_0 name=_ivl_4
v0x6000003a4c60_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a4cf0_0 .net "dffOut", 0 0, v0x6000003a4750_0;  1 drivers
v0x6000003a4d80_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f26cf0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f26b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a4510_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a45a0_0 .net "d", 0 0, L_0x600000106ee0;  alias, 1 drivers
v0x6000003a4630_0 .net "q", 0 0, v0x6000003a4750_0;  alias, 1 drivers
v0x6000003a46c0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003a4750_0 .var "state", 0 0;
v0x6000003a47e0_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f26e60 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25650 .functor BUFT 1, v0x6000003a5050_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ad578 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b256c0 .functor BUFT 1, o0x7f9f358ad578, C4<0>, C4<0>, C4<0>;
v0x6000003a5170_0 .net8 "Bitline1", 0 0, p0x7f9f358ad518;  1 drivers, strength-aware
v0x6000003a5200_0 .net8 "Bitline2", 0 0, p0x7f9f358ad548;  1 drivers, strength-aware
v0x6000003a5290_0 .net "D", 0 0, L_0x600000106f80;  1 drivers
v0x6000003a5320_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003a53b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003a5440_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a54d0_0 name=_ivl_4
v0x6000003a5560_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a55f0_0 .net "dffOut", 0 0, v0x6000003a5050_0;  1 drivers
v0x6000003a5680_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f26fd0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f26e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a4e10_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a4ea0_0 .net "d", 0 0, L_0x600000106f80;  alias, 1 drivers
v0x6000003a4f30_0 .net "q", 0 0, v0x6000003a5050_0;  alias, 1 drivers
v0x6000003a4fc0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003a5050_0 .var "state", 0 0;
v0x6000003a50e0_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35f27140 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25730 .functor BUFT 1, v0x6000003a5950_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ad908 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b257a0 .functor BUFT 1, o0x7f9f358ad908, C4<0>, C4<0>, C4<0>;
v0x6000003a5a70_0 .net8 "Bitline1", 0 0, p0x7f9f358ad8a8;  1 drivers, strength-aware
v0x6000003a5b00_0 .net8 "Bitline2", 0 0, p0x7f9f358ad8d8;  1 drivers, strength-aware
v0x6000003a5b90_0 .net "D", 0 0, L_0x600000107020;  1 drivers
v0x6000003a5c20_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003a5cb0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x60000032ef40_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032efd0_0 name=_ivl_4
v0x60000032f060_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x60000032f0f0_0 .net "dffOut", 0 0, v0x6000003a5950_0;  1 drivers
v0x60000032f180_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35f272b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f27140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a5710_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a57a0_0 .net "d", 0 0, L_0x600000107020;  alias, 1 drivers
v0x6000003a5830_0 .net "q", 0 0, v0x6000003a5950_0;  alias, 1 drivers
v0x6000003a58c0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x6000003a5950_0 .var "state", 0 0;
v0x6000003a59e0_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35b7a4e0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25810 .functor BUFT 1, v0x60000032f450_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358adc98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25880 .functor BUFT 1, o0x7f9f358adc98, C4<0>, C4<0>, C4<0>;
v0x60000032f570_0 .net8 "Bitline1", 0 0, p0x7f9f358adc38;  1 drivers, strength-aware
v0x60000032f600_0 .net8 "Bitline2", 0 0, p0x7f9f358adc68;  1 drivers, strength-aware
v0x60000032f690_0 .net "D", 0 0, L_0x6000001070c0;  1 drivers
v0x60000032f720_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x60000032f7b0_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x60000032f840_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x60000032f8d0_0 name=_ivl_4
v0x60000032f960_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x60000032f9f0_0 .net "dffOut", 0 0, v0x60000032f450_0;  1 drivers
v0x60000032fa80_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35b79f90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b7a4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032f210_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x60000032f2a0_0 .net "d", 0 0, L_0x6000001070c0;  alias, 1 drivers
v0x60000032f330_0 .net "q", 0 0, v0x60000032f450_0;  alias, 1 drivers
v0x60000032f3c0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x60000032f450_0 .var "state", 0 0;
v0x60000032f4e0_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35b793e0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f24470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b258f0 .functor BUFT 1, v0x60000032fd50_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ae028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25960 .functor BUFT 1, o0x7f9f358ae028, C4<0>, C4<0>, C4<0>;
v0x60000032fe70_0 .net8 "Bitline1", 0 0, p0x7f9f358adfc8;  1 drivers, strength-aware
v0x60000032ff00_0 .net8 "Bitline2", 0 0, p0x7f9f358adff8;  1 drivers, strength-aware
v0x6000003a0000_0 .net "D", 0 0, L_0x600000107160;  1 drivers
v0x6000003a0090_0 .net "ReadEnable1", 0 0, L_0x7f9f37331200;  alias, 1 drivers
v0x6000003a0120_0 .net "ReadEnable2", 0 0, L_0x7f9f37331248;  alias, 1 drivers
v0x6000003a01b0_0 .net "WriteEnable", 0 0, L_0x600001b16300;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a0240_0 name=_ivl_4
v0x6000003a02d0_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x6000003a0360_0 .net "dffOut", 0 0, v0x60000032fd50_0;  1 drivers
v0x6000003a03f0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
S_0x7f9f35b78c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b793e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000032fb10_0 .net "clk", 0 0, L_0x600001b161b0;  alias, 1 drivers
v0x60000032fba0_0 .net "d", 0 0, L_0x600000107160;  alias, 1 drivers
v0x60000032fc30_0 .net "q", 0 0, v0x60000032fd50_0;  alias, 1 drivers
v0x60000032fcc0_0 .net "rst", 0 0, L_0x600001b16220;  alias, 1 drivers
v0x60000032fd50_0 .var "state", 0 0;
v0x60000032fde0_0 .net "wen", 0 0, L_0x600001b16300;  alias, 1 drivers
S_0x7f9f35b77c80 .scope module, "reg1" "Register" 25 22, 14 100 0, S_0x7f9f35f24300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000003a99e0_0 .net8 "Bitline1", 15 0, p0x7f9f358b1da8;  alias, 0 drivers, strength-aware
v0x6000003a9a70_0 .net8 "Bitline2", 15 0, p0x7f9f358b1dd8;  alias, 0 drivers, strength-aware
v0x6000003a9b00_0 .net8 "D", 15 0, p0x7f9f358ae1d8;  alias, 0 drivers, strength-aware
L_0x7f9f37331290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000003a9b90_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  1 drivers
L_0x7f9f373312d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000003a9c20_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  1 drivers
v0x6000003a9cb0_0 .net "WriteReg", 0 0, L_0x600001b16ae0;  1 drivers
v0x6000003a9d40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a9dd0_0 .net "rst", 0 0, L_0x600001b16a70;  1 drivers
L_0x600000107200 .part p0x7f9f358ae1d8, 0, 1;
L_0x6000001072a0 .part p0x7f9f358ae1d8, 1, 1;
L_0x600000107340 .part p0x7f9f358ae1d8, 2, 1;
L_0x6000001073e0 .part p0x7f9f358ae1d8, 3, 1;
L_0x600000107480 .part p0x7f9f358ae1d8, 4, 1;
L_0x600000107520 .part p0x7f9f358ae1d8, 5, 1;
L_0x6000001075c0 .part p0x7f9f358ae1d8, 6, 1;
L_0x600000107660 .part p0x7f9f358ae1d8, 7, 1;
L_0x600000107700 .part p0x7f9f358ae1d8, 8, 1;
L_0x6000001077a0 .part p0x7f9f358ae1d8, 9, 1;
L_0x600000107840 .part p0x7f9f358ae1d8, 10, 1;
L_0x6000001078e0 .part p0x7f9f358ae1d8, 11, 1;
L_0x600000107980 .part p0x7f9f358ae1d8, 12, 1;
L_0x600000107a20 .part p0x7f9f358ae1d8, 13, 1;
L_0x600000107ac0 .part p0x7f9f358ae1d8, 14, 1;
L_0x600000107b60 .part p0x7f9f358ae1d8, 15, 1;
p0x7f9f358ae5c8 .port I0x60000300cfc0, L_0x600001b259d0;
 .tranvp 16 1 0, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358ae5c8;
p0x7f9f358ae9b8 .port I0x60000300cfc0, L_0x600001b25ab0;
 .tranvp 16 1 1, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358ae9b8;
p0x7f9f358aed48 .port I0x60000300cfc0, L_0x600001b25b90;
 .tranvp 16 1 2, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358aed48;
p0x7f9f358af0d8 .port I0x60000300cfc0, L_0x600001b25c70;
 .tranvp 16 1 3, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358af0d8;
p0x7f9f358af468 .port I0x60000300cfc0, L_0x600001b25d50;
 .tranvp 16 1 4, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358af468;
p0x7f9f358af7f8 .port I0x60000300cfc0, L_0x600001b25e30;
 .tranvp 16 1 5, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358af7f8;
p0x7f9f358afb88 .port I0x60000300cfc0, L_0x600001b25f10;
 .tranvp 16 1 6, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358afb88;
p0x7f9f358aff18 .port I0x60000300cfc0, L_0x600001b25ff0;
 .tranvp 16 1 7, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358aff18;
p0x7f9f358b02a8 .port I0x60000300cfc0, L_0x600001b260d0;
 .tranvp 16 1 8, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b02a8;
p0x7f9f358b0638 .port I0x60000300cfc0, L_0x600001b261b0;
 .tranvp 16 1 9, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b0638;
p0x7f9f358b09c8 .port I0x60000300cfc0, L_0x600001b26290;
 .tranvp 16 1 10, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b09c8;
p0x7f9f358b0d58 .port I0x60000300cfc0, L_0x600001b26370;
 .tranvp 16 1 11, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b0d58;
p0x7f9f358b10e8 .port I0x60000300cfc0, L_0x600001b26450;
 .tranvp 16 1 12, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b10e8;
p0x7f9f358b1478 .port I0x60000300cfc0, L_0x600001b26530;
 .tranvp 16 1 13, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b1478;
p0x7f9f358b1808 .port I0x60000300cfc0, L_0x600001b26610;
 .tranvp 16 1 14, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b1808;
p0x7f9f358b1b98 .port I0x60000300cfc0, L_0x600001b266f0;
 .tranvp 16 1 15, I0x60000300cfc0, p0x7f9f358b1da8 p0x7f9f358b1b98;
p0x7f9f358ae5f8 .port I0x60000300d080, L_0x600001b25a40;
 .tranvp 16 1 0, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358ae5f8;
p0x7f9f358ae9e8 .port I0x60000300d080, L_0x600001b25b20;
 .tranvp 16 1 1, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358ae9e8;
p0x7f9f358aed78 .port I0x60000300d080, L_0x600001b25c00;
 .tranvp 16 1 2, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358aed78;
p0x7f9f358af108 .port I0x60000300d080, L_0x600001b25ce0;
 .tranvp 16 1 3, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358af108;
p0x7f9f358af498 .port I0x60000300d080, L_0x600001b25dc0;
 .tranvp 16 1 4, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358af498;
p0x7f9f358af828 .port I0x60000300d080, L_0x600001b25ea0;
 .tranvp 16 1 5, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358af828;
p0x7f9f358afbb8 .port I0x60000300d080, L_0x600001b25f80;
 .tranvp 16 1 6, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358afbb8;
p0x7f9f358aff48 .port I0x60000300d080, L_0x600001b26060;
 .tranvp 16 1 7, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358aff48;
p0x7f9f358b02d8 .port I0x60000300d080, L_0x600001b26140;
 .tranvp 16 1 8, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b02d8;
p0x7f9f358b0668 .port I0x60000300d080, L_0x600001b26220;
 .tranvp 16 1 9, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b0668;
p0x7f9f358b09f8 .port I0x60000300d080, L_0x600001b26300;
 .tranvp 16 1 10, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b09f8;
p0x7f9f358b0d88 .port I0x60000300d080, L_0x600001b263e0;
 .tranvp 16 1 11, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b0d88;
p0x7f9f358b1118 .port I0x60000300d080, L_0x600001b264c0;
 .tranvp 16 1 12, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b1118;
p0x7f9f358b14a8 .port I0x60000300d080, L_0x600001b265a0;
 .tranvp 16 1 13, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b14a8;
p0x7f9f358b1838 .port I0x60000300d080, L_0x600001b26680;
 .tranvp 16 1 14, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b1838;
p0x7f9f358b1bc8 .port I0x60000300d080, L_0x600001b26760;
 .tranvp 16 1 15, I0x60000300d080, p0x7f9f358b1dd8 p0x7f9f358b1bc8;
S_0x7f9f35b77730 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b259d0 .functor BUFT 1, v0x6000003a0b40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358ae688 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25a40 .functor BUFT 1, o0x7f9f358ae688, C4<0>, C4<0>, C4<0>;
v0x6000003a0c60_0 .net8 "Bitline1", 0 0, p0x7f9f358ae5c8;  1 drivers, strength-aware
v0x6000003a0cf0_0 .net8 "Bitline2", 0 0, p0x7f9f358ae5f8;  1 drivers, strength-aware
v0x6000003a0d80_0 .net "D", 0 0, L_0x600000107200;  1 drivers
v0x6000003a0e10_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a0ea0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a0f30_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a0fc0_0 name=_ivl_4
v0x6000003a1050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a10e0_0 .net "dffOut", 0 0, v0x6000003a0b40_0;  1 drivers
v0x6000003a1170_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b771e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b77730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a0900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a0990_0 .net "d", 0 0, L_0x600000107200;  alias, 1 drivers
v0x6000003a0a20_0 .net "q", 0 0, v0x6000003a0b40_0;  alias, 1 drivers
v0x6000003a0ab0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a0b40_0 .var "state", 0 0;
v0x6000003a0bd0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b76c90 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25ab0 .functor BUFT 1, v0x6000003a1440_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358aea18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25b20 .functor BUFT 1, o0x7f9f358aea18, C4<0>, C4<0>, C4<0>;
v0x6000003a1560_0 .net8 "Bitline1", 0 0, p0x7f9f358ae9b8;  1 drivers, strength-aware
v0x6000003a15f0_0 .net8 "Bitline2", 0 0, p0x7f9f358ae9e8;  1 drivers, strength-aware
v0x6000003a1680_0 .net "D", 0 0, L_0x6000001072a0;  1 drivers
v0x6000003a1710_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a17a0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a1830_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a18c0_0 name=_ivl_4
v0x6000003a1950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a19e0_0 .net "dffOut", 0 0, v0x6000003a1440_0;  1 drivers
v0x6000003a1a70_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b76740 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b76c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a1200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a1290_0 .net "d", 0 0, L_0x6000001072a0;  alias, 1 drivers
v0x6000003a1320_0 .net "q", 0 0, v0x6000003a1440_0;  alias, 1 drivers
v0x6000003a13b0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a1440_0 .var "state", 0 0;
v0x6000003a14d0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b761f0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25b90 .functor BUFT 1, v0x6000003a1d40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358aeda8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25c00 .functor BUFT 1, o0x7f9f358aeda8, C4<0>, C4<0>, C4<0>;
v0x6000003a1e60_0 .net8 "Bitline1", 0 0, p0x7f9f358aed48;  1 drivers, strength-aware
v0x6000003a1ef0_0 .net8 "Bitline2", 0 0, p0x7f9f358aed78;  1 drivers, strength-aware
v0x6000003a1f80_0 .net "D", 0 0, L_0x600000107340;  1 drivers
v0x6000003a2010_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a20a0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a2130_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a21c0_0 name=_ivl_4
v0x6000003a2250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a22e0_0 .net "dffOut", 0 0, v0x6000003a1d40_0;  1 drivers
v0x6000003a2370_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b75ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b761f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a1b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a1b90_0 .net "d", 0 0, L_0x600000107340;  alias, 1 drivers
v0x6000003a1c20_0 .net "q", 0 0, v0x6000003a1d40_0;  alias, 1 drivers
v0x6000003a1cb0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a1d40_0 .var "state", 0 0;
v0x6000003a1dd0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b75750 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25c70 .functor BUFT 1, v0x6000003a2640_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358af138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25ce0 .functor BUFT 1, o0x7f9f358af138, C4<0>, C4<0>, C4<0>;
v0x6000003a2760_0 .net8 "Bitline1", 0 0, p0x7f9f358af0d8;  1 drivers, strength-aware
v0x6000003a27f0_0 .net8 "Bitline2", 0 0, p0x7f9f358af108;  1 drivers, strength-aware
v0x6000003a2880_0 .net "D", 0 0, L_0x6000001073e0;  1 drivers
v0x6000003a2910_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a29a0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a2a30_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a2ac0_0 name=_ivl_4
v0x6000003a2b50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a2be0_0 .net "dffOut", 0 0, v0x6000003a2640_0;  1 drivers
v0x6000003a2c70_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b75200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b75750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a2400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a2490_0 .net "d", 0 0, L_0x6000001073e0;  alias, 1 drivers
v0x6000003a2520_0 .net "q", 0 0, v0x6000003a2640_0;  alias, 1 drivers
v0x6000003a25b0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a2640_0 .var "state", 0 0;
v0x6000003a26d0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b74cb0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25d50 .functor BUFT 1, v0x6000003a2f40_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358af4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25dc0 .functor BUFT 1, o0x7f9f358af4c8, C4<0>, C4<0>, C4<0>;
v0x6000003a3060_0 .net8 "Bitline1", 0 0, p0x7f9f358af468;  1 drivers, strength-aware
v0x6000003a30f0_0 .net8 "Bitline2", 0 0, p0x7f9f358af498;  1 drivers, strength-aware
v0x6000003a3180_0 .net "D", 0 0, L_0x600000107480;  1 drivers
v0x6000003a3210_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a32a0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a3330_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a33c0_0 name=_ivl_4
v0x6000003a3450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a34e0_0 .net "dffOut", 0 0, v0x6000003a2f40_0;  1 drivers
v0x6000003a3570_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b74760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b74cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a2d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a2d90_0 .net "d", 0 0, L_0x600000107480;  alias, 1 drivers
v0x6000003a2e20_0 .net "q", 0 0, v0x6000003a2f40_0;  alias, 1 drivers
v0x6000003a2eb0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a2f40_0 .var "state", 0 0;
v0x6000003a2fd0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b74210 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25e30 .functor BUFT 1, v0x6000003a3840_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358af858 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25ea0 .functor BUFT 1, o0x7f9f358af858, C4<0>, C4<0>, C4<0>;
v0x6000003a3960_0 .net8 "Bitline1", 0 0, p0x7f9f358af7f8;  1 drivers, strength-aware
v0x6000003a39f0_0 .net8 "Bitline2", 0 0, p0x7f9f358af828;  1 drivers, strength-aware
v0x6000003a3a80_0 .net "D", 0 0, L_0x600000107520;  1 drivers
v0x6000003a3b10_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a3ba0_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a3c30_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a3cc0_0 name=_ivl_4
v0x6000003a3d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a3de0_0 .net "dffOut", 0 0, v0x6000003a3840_0;  1 drivers
v0x6000003a3e70_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b73cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b74210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a3600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a3690_0 .net "d", 0 0, L_0x600000107520;  alias, 1 drivers
v0x6000003a3720_0 .net "q", 0 0, v0x6000003a3840_0;  alias, 1 drivers
v0x6000003a37b0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a3840_0 .var "state", 0 0;
v0x6000003a38d0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b73770 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25f10 .functor BUFT 1, v0x6000003ac1b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358afbe8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b25f80 .functor BUFT 1, o0x7f9f358afbe8, C4<0>, C4<0>, C4<0>;
v0x6000003ac2d0_0 .net8 "Bitline1", 0 0, p0x7f9f358afb88;  1 drivers, strength-aware
v0x6000003ac360_0 .net8 "Bitline2", 0 0, p0x7f9f358afbb8;  1 drivers, strength-aware
v0x6000003ac3f0_0 .net "D", 0 0, L_0x6000001075c0;  1 drivers
v0x6000003ac480_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003ac510_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003ac5a0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ac630_0 name=_ivl_4
v0x6000003ac6c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ac750_0 .net "dffOut", 0 0, v0x6000003ac1b0_0;  1 drivers
v0x6000003ac7e0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b73220 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b73770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a3f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ac000_0 .net "d", 0 0, L_0x6000001075c0;  alias, 1 drivers
v0x6000003ac090_0 .net "q", 0 0, v0x6000003ac1b0_0;  alias, 1 drivers
v0x6000003ac120_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003ac1b0_0 .var "state", 0 0;
v0x6000003ac240_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b72cd0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b25ff0 .functor BUFT 1, v0x6000003acab0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358aff78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26060 .functor BUFT 1, o0x7f9f358aff78, C4<0>, C4<0>, C4<0>;
v0x6000003acbd0_0 .net8 "Bitline1", 0 0, p0x7f9f358aff18;  1 drivers, strength-aware
v0x6000003acc60_0 .net8 "Bitline2", 0 0, p0x7f9f358aff48;  1 drivers, strength-aware
v0x6000003accf0_0 .net "D", 0 0, L_0x600000107660;  1 drivers
v0x6000003acd80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003ace10_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003acea0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003acf30_0 name=_ivl_4
v0x6000003acfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ad050_0 .net "dffOut", 0 0, v0x6000003acab0_0;  1 drivers
v0x6000003ad0e0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b72780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b72cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ac870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ac900_0 .net "d", 0 0, L_0x600000107660;  alias, 1 drivers
v0x6000003ac990_0 .net "q", 0 0, v0x6000003acab0_0;  alias, 1 drivers
v0x6000003aca20_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003acab0_0 .var "state", 0 0;
v0x6000003acb40_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b72230 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b260d0 .functor BUFT 1, v0x6000003ad3b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b0308 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26140 .functor BUFT 1, o0x7f9f358b0308, C4<0>, C4<0>, C4<0>;
v0x6000003ad4d0_0 .net8 "Bitline1", 0 0, p0x7f9f358b02a8;  1 drivers, strength-aware
v0x6000003ad560_0 .net8 "Bitline2", 0 0, p0x7f9f358b02d8;  1 drivers, strength-aware
v0x6000003ad5f0_0 .net "D", 0 0, L_0x600000107700;  1 drivers
v0x6000003ad680_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003ad710_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003ad7a0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ad830_0 name=_ivl_4
v0x6000003ad8c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ad950_0 .net "dffOut", 0 0, v0x6000003ad3b0_0;  1 drivers
v0x6000003ad9e0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b71ce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b72230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ad170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ad200_0 .net "d", 0 0, L_0x600000107700;  alias, 1 drivers
v0x6000003ad290_0 .net "q", 0 0, v0x6000003ad3b0_0;  alias, 1 drivers
v0x6000003ad320_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003ad3b0_0 .var "state", 0 0;
v0x6000003ad440_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f34f07b00 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b261b0 .functor BUFT 1, v0x6000003adcb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b0698 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26220 .functor BUFT 1, o0x7f9f358b0698, C4<0>, C4<0>, C4<0>;
v0x6000003addd0_0 .net8 "Bitline1", 0 0, p0x7f9f358b0638;  1 drivers, strength-aware
v0x6000003ade60_0 .net8 "Bitline2", 0 0, p0x7f9f358b0668;  1 drivers, strength-aware
v0x6000003adef0_0 .net "D", 0 0, L_0x6000001077a0;  1 drivers
v0x6000003adf80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003ae010_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003ae0a0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003ae130_0 name=_ivl_4
v0x6000003ae1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ae250_0 .net "dffOut", 0 0, v0x6000003adcb0_0;  1 drivers
v0x6000003ae2e0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f34f07c70 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f07b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ada70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003adb00_0 .net "d", 0 0, L_0x6000001077a0;  alias, 1 drivers
v0x6000003adb90_0 .net "q", 0 0, v0x6000003adcb0_0;  alias, 1 drivers
v0x6000003adc20_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003adcb0_0 .var "state", 0 0;
v0x6000003add40_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f34f089b0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26290 .functor BUFT 1, v0x6000003ae5b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b0a28 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26300 .functor BUFT 1, o0x7f9f358b0a28, C4<0>, C4<0>, C4<0>;
v0x6000003ae6d0_0 .net8 "Bitline1", 0 0, p0x7f9f358b09c8;  1 drivers, strength-aware
v0x6000003ae760_0 .net8 "Bitline2", 0 0, p0x7f9f358b09f8;  1 drivers, strength-aware
v0x6000003ae7f0_0 .net "D", 0 0, L_0x600000107840;  1 drivers
v0x6000003ae880_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003ae910_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003ae9a0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003aea30_0 name=_ivl_4
v0x6000003aeac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003aeb50_0 .net "dffOut", 0 0, v0x6000003ae5b0_0;  1 drivers
v0x6000003aebe0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f34f08b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f089b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003ae370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003ae400_0 .net "d", 0 0, L_0x600000107840;  alias, 1 drivers
v0x6000003ae490_0 .net "q", 0 0, v0x6000003ae5b0_0;  alias, 1 drivers
v0x6000003ae520_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003ae5b0_0 .var "state", 0 0;
v0x6000003ae640_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f34fc46b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26370 .functor BUFT 1, v0x6000003aeeb0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b0db8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b263e0 .functor BUFT 1, o0x7f9f358b0db8, C4<0>, C4<0>, C4<0>;
v0x6000003aefd0_0 .net8 "Bitline1", 0 0, p0x7f9f358b0d58;  1 drivers, strength-aware
v0x6000003af060_0 .net8 "Bitline2", 0 0, p0x7f9f358b0d88;  1 drivers, strength-aware
v0x6000003af0f0_0 .net "D", 0 0, L_0x6000001078e0;  1 drivers
v0x6000003af180_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003af210_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003af2a0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003af330_0 name=_ivl_4
v0x6000003af3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003af450_0 .net "dffOut", 0 0, v0x6000003aeeb0_0;  1 drivers
v0x6000003af4e0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f34fc4820 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34fc46b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003aec70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003aed00_0 .net "d", 0 0, L_0x6000001078e0;  alias, 1 drivers
v0x6000003aed90_0 .net "q", 0 0, v0x6000003aeeb0_0;  alias, 1 drivers
v0x6000003aee20_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003aeeb0_0 .var "state", 0 0;
v0x6000003aef40_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b79930 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26450 .functor BUFT 1, v0x6000003af7b0_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b1148 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b264c0 .functor BUFT 1, o0x7f9f358b1148, C4<0>, C4<0>, C4<0>;
v0x6000003af8d0_0 .net8 "Bitline1", 0 0, p0x7f9f358b10e8;  1 drivers, strength-aware
v0x6000003af960_0 .net8 "Bitline2", 0 0, p0x7f9f358b1118;  1 drivers, strength-aware
v0x6000003af9f0_0 .net "D", 0 0, L_0x600000107980;  1 drivers
v0x6000003afa80_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003afb10_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003afba0_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003afc30_0 name=_ivl_4
v0x6000003afcc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003afd50_0 .net "dffOut", 0 0, v0x6000003af7b0_0;  1 drivers
v0x6000003afde0_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b79aa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b79930;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003af570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003af600_0 .net "d", 0 0, L_0x600000107980;  alias, 1 drivers
v0x6000003af690_0 .net "q", 0 0, v0x6000003af7b0_0;  alias, 1 drivers
v0x6000003af720_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003af7b0_0 .var "state", 0 0;
v0x6000003af840_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b97860 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26530 .functor BUFT 1, v0x6000003a8120_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b14d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b265a0 .functor BUFT 1, o0x7f9f358b14d8, C4<0>, C4<0>, C4<0>;
v0x6000003a8240_0 .net8 "Bitline1", 0 0, p0x7f9f358b1478;  1 drivers, strength-aware
v0x6000003a82d0_0 .net8 "Bitline2", 0 0, p0x7f9f358b14a8;  1 drivers, strength-aware
v0x6000003a8360_0 .net "D", 0 0, L_0x600000107a20;  1 drivers
v0x6000003a83f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a8480_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a8510_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a85a0_0 name=_ivl_4
v0x6000003a8630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a86c0_0 .net "dffOut", 0 0, v0x6000003a8120_0;  1 drivers
v0x6000003a8750_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f35b979d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b97860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003afe70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003aff00_0 .net "d", 0 0, L_0x600000107a20;  alias, 1 drivers
v0x6000003a8000_0 .net "q", 0 0, v0x6000003a8120_0;  alias, 1 drivers
v0x6000003a8090_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a8120_0 .var "state", 0 0;
v0x6000003a81b0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f34f059f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b26610 .functor BUFT 1, v0x6000003a8a20_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b1868 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26680 .functor BUFT 1, o0x7f9f358b1868, C4<0>, C4<0>, C4<0>;
v0x6000003a8b40_0 .net8 "Bitline1", 0 0, p0x7f9f358b1808;  1 drivers, strength-aware
v0x6000003a8bd0_0 .net8 "Bitline2", 0 0, p0x7f9f358b1838;  1 drivers, strength-aware
v0x6000003a8c60_0 .net "D", 0 0, L_0x600000107ac0;  1 drivers
v0x6000003a8cf0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a8d80_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a8e10_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a8ea0_0 name=_ivl_4
v0x6000003a8f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a8fc0_0 .net "dffOut", 0 0, v0x6000003a8a20_0;  1 drivers
v0x6000003a9050_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f34f05b60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f059f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a87e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a8870_0 .net "d", 0 0, L_0x600000107ac0;  alias, 1 drivers
v0x6000003a8900_0 .net "q", 0 0, v0x6000003a8a20_0;  alias, 1 drivers
v0x6000003a8990_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a8a20_0 .var "state", 0 0;
v0x6000003a8ab0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f34f05cd0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35b77c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
L_0x600001b266f0 .functor BUFT 1, v0x6000003a9320_0, C4<0>, C4<0>, C4<0>;
o0x7f9f358b1bf8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600001b26760 .functor BUFT 1, o0x7f9f358b1bf8, C4<0>, C4<0>, C4<0>;
v0x6000003a9440_0 .net8 "Bitline1", 0 0, p0x7f9f358b1b98;  1 drivers, strength-aware
v0x6000003a94d0_0 .net8 "Bitline2", 0 0, p0x7f9f358b1bc8;  1 drivers, strength-aware
v0x6000003a9560_0 .net "D", 0 0, L_0x600000107b60;  1 drivers
v0x6000003a95f0_0 .net "ReadEnable1", 0 0, L_0x7f9f37331290;  alias, 1 drivers
v0x6000003a9680_0 .net "ReadEnable2", 0 0, L_0x7f9f373312d8;  alias, 1 drivers
v0x6000003a9710_0 .net "WriteEnable", 0 0, L_0x600001b16ae0;  alias, 1 drivers
; Elide local net with no drivers, v0x6000003a97a0_0 name=_ivl_4
v0x6000003a9830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a98c0_0 .net "dffOut", 0 0, v0x6000003a9320_0;  1 drivers
v0x6000003a9950_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
S_0x7f9f34f05e40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f05cd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a90e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a9170_0 .net "d", 0 0, L_0x600000107b60;  alias, 1 drivers
v0x6000003a9200_0 .net "q", 0 0, v0x6000003a9320_0;  alias, 1 drivers
v0x6000003a9290_0 .net "rst", 0 0, L_0x600001b16a70;  alias, 1 drivers
v0x6000003a9320_0 .var "state", 0 0;
v0x6000003a93b0_0 .net "wen", 0 0, L_0x600001b16ae0;  alias, 1 drivers
S_0x7f9f35b71790 .scope module, "rf_0" "RegisterFile" 4 208, 26 1 0, S_0x7f9f35b87960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "SrcReg1";
    .port_info 3 /INPUT 4 "SrcReg2";
    .port_info 4 /INPUT 4 "DstReg";
    .port_info 5 /INPUT 1 "WriteReg";
    .port_info 6 /INPUT 16 "DstData";
    .port_info 7 /INOUT 16 "SrcData1";
    .port_info 8 /INOUT 16 "SrcData2";
v0x6000000fa400_0 .net "DstData", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000fa490_0 .net "DstReg", 3 0, L_0x6000001c24e0;  alias, 1 drivers
v0x6000000fa520_0 .net "ReadLine1", 15 0, L_0x600000158a00;  1 drivers
v0x6000000fa5b0_0 .net "ReadLine2", 15 0, L_0x600000155c20;  1 drivers
v0x6000000fa640_0 .net "SrcData1", 15 0, L_0x600000128820;  alias, 1 drivers
v0x6000000fa6d0_0 .net "SrcData2", 15 0, L_0x600000128960;  alias, 1 drivers
v0x6000000fa760_0 .net "SrcReg1", 3 0, L_0x600000177ac0;  alias, 1 drivers
v0x6000000fa7f0_0 .net "SrcReg2", 3 0, L_0x6000001778e0;  alias, 1 drivers
v0x6000000fa880_0 .net "WriteLine", 15 0, L_0x600000103a20;  1 drivers
v0x6000000fa910_0 .net "WriteReg", 0 0, v0x600000300a20_0;  alias, 1 drivers
v0x6000000fa9a0_0 .net *"_ivl_49", 0 0, L_0x600000128780;  1 drivers
L_0x7f9f37331ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000faa30_0 .net/2u *"_ivl_50", 15 0, L_0x7f9f37331ea8;  1 drivers
v0x6000000faac0_0 .net *"_ivl_55", 0 0, L_0x6000001288c0;  1 drivers
L_0x7f9f37331ef0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000000fab50_0 .net/2u *"_ivl_56", 15 0, L_0x7f9f37331ef0;  1 drivers
v0x6000000fabe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
o0x7f9f358b95a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x60000304e160 .island tran;
p0x7f9f358b95a8 .port I0x60000304e160, o0x7f9f358b95a8;
v0x6000000fac70_0 .net8 "imm1", 15 0, p0x7f9f358b95a8;  0 drivers, strength-aware
o0x7f9f358b95d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
I0x600003101fe0 .island tran;
p0x7f9f358b95d8 .port I0x600003101fe0, o0x7f9f358b95d8;
v0x6000000fad00_0 .net8 "imm2", 15 0, p0x7f9f358b95d8;  0 drivers, strength-aware
v0x6000000fad90_0 .net "rst", 0 0, L_0x600001b4fa30;  1 drivers
L_0x60000012e1c0 .part L_0x600000103a20, 0, 1;
L_0x60000012e260 .part L_0x600000103a20, 1, 1;
L_0x60000012e300 .part L_0x600000103a20, 2, 1;
L_0x60000012e3a0 .part L_0x600000103a20, 3, 1;
L_0x60000012e440 .part L_0x600000103a20, 4, 1;
L_0x60000012e4e0 .part L_0x600000103a20, 5, 1;
L_0x60000012e580 .part L_0x600000103a20, 6, 1;
L_0x60000012e620 .part L_0x600000103a20, 7, 1;
L_0x60000012e6c0 .part L_0x600000103a20, 8, 1;
L_0x60000012e760 .part L_0x600000103a20, 9, 1;
L_0x60000012e800 .part L_0x600000103a20, 10, 1;
L_0x60000012e8a0 .part L_0x600000103a20, 11, 1;
L_0x60000012e940 .part L_0x600000103a20, 12, 1;
L_0x60000012e9e0 .part L_0x600000103a20, 13, 1;
L_0x60000012ea80 .part L_0x600000103a20, 14, 1;
L_0x60000012eb20 .part L_0x600000103a20, 15, 1;
L_0x60000012ebc0 .part L_0x600000158a00, 0, 1;
L_0x60000012ec60 .part L_0x600000158a00, 1, 1;
L_0x60000012ed00 .part L_0x600000158a00, 2, 1;
L_0x60000012ee40 .part L_0x600000158a00, 3, 1;
L_0x60000012eee0 .part L_0x600000158a00, 4, 1;
L_0x60000012eda0 .part L_0x600000158a00, 5, 1;
L_0x60000012ef80 .part L_0x600000158a00, 6, 1;
L_0x60000012f020 .part L_0x600000158a00, 7, 1;
L_0x60000012f0c0 .part L_0x600000158a00, 8, 1;
L_0x60000012f160 .part L_0x600000158a00, 9, 1;
L_0x60000012f200 .part L_0x600000158a00, 10, 1;
L_0x60000012f2a0 .part L_0x600000158a00, 11, 1;
L_0x60000012f340 .part L_0x600000158a00, 12, 1;
L_0x60000012f3e0 .part L_0x600000158a00, 13, 1;
L_0x60000010c000 .part L_0x600000158a00, 14, 1;
L_0x60000010c0a0 .part L_0x600000158a00, 15, 1;
L_0x60000010c140 .part L_0x600000155c20, 0, 1;
L_0x60000010c1e0 .part L_0x600000155c20, 1, 1;
L_0x60000010c280 .part L_0x600000155c20, 2, 1;
L_0x600000157e80 .part L_0x600000155c20, 3, 1;
L_0x600000128000 .part L_0x600000155c20, 4, 1;
L_0x6000001280a0 .part L_0x600000155c20, 5, 1;
L_0x600000128140 .part L_0x600000155c20, 6, 1;
L_0x6000001281e0 .part L_0x600000155c20, 7, 1;
L_0x600000128280 .part L_0x600000155c20, 8, 1;
L_0x600000128320 .part L_0x600000155c20, 9, 1;
L_0x6000001283c0 .part L_0x600000155c20, 10, 1;
L_0x600000128460 .part L_0x600000155c20, 11, 1;
L_0x600000128500 .part L_0x600000155c20, 12, 1;
L_0x6000001285a0 .part L_0x600000155c20, 13, 1;
L_0x600000128640 .part L_0x600000155c20, 14, 1;
L_0x6000001286e0 .part L_0x600000155c20, 15, 1;
L_0x600000128780 .reduce/nor L_0x600000177ac0;
L_0x600000128820 .functor MUXZ 16, p0x7f9f358b95a8, L_0x7f9f37331ea8, L_0x600000128780, C4<>;
L_0x6000001288c0 .reduce/nor L_0x6000001778e0;
L_0x600000128960 .functor MUXZ 16, p0x7f9f358b95d8, L_0x7f9f37331ef0, L_0x6000001288c0, C4<>;
S_0x7f9f35b6f690 .scope module, "readDecoder1" "ReadDecoder_4_16" 26 18, 14 53 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001b79b20 .functor AND 1, L_0x60000014a4e0, L_0x60000014a440, C4<1>, C4<1>;
L_0x600001b79ab0 .functor AND 1, L_0x600001b79b20, L_0x60000014a3a0, C4<1>, C4<1>;
L_0x600001b79a40 .functor AND 1, L_0x600001b79ab0, L_0x60000014a300, C4<1>, C4<1>;
L_0x600001b799d0 .functor AND 1, L_0x60000014a260, L_0x60000014a1c0, C4<1>, C4<1>;
L_0x600001b79960 .functor AND 1, L_0x600001b799d0, L_0x60000014a120, C4<1>, C4<1>;
L_0x600001b798f0 .functor AND 1, L_0x600001b79960, L_0x600000149fe0, C4<1>, C4<1>;
L_0x600001b79880 .functor AND 1, L_0x600000149f40, L_0x600000149ea0, C4<1>, C4<1>;
L_0x600001b797a0 .functor AND 1, L_0x600001b79880, L_0x600000149d60, C4<1>, C4<1>;
L_0x600001b79730 .functor AND 1, L_0x600001b797a0, L_0x600000149cc0, C4<1>, C4<1>;
L_0x600001b79810 .functor AND 1, L_0x600000149c20, L_0x600000148780, C4<1>, C4<1>;
L_0x600001b796c0 .functor AND 1, L_0x600001b79810, L_0x600000148640, C4<1>, C4<1>;
L_0x600001b79650 .functor AND 1, L_0x600001b796c0, L_0x600000148460, C4<1>, C4<1>;
L_0x600001b795e0 .functor AND 1, L_0x6000001483c0, L_0x600000148320, C4<1>, C4<1>;
L_0x600001b79500 .functor AND 1, L_0x600001b795e0, L_0x600000148280, C4<1>, C4<1>;
L_0x600001b79490 .functor AND 1, L_0x600001b79500, L_0x6000001481e0, C4<1>, C4<1>;
L_0x600001b79570 .functor AND 1, L_0x600000148140, L_0x600000148000, C4<1>, C4<1>;
L_0x600001b79420 .functor AND 1, L_0x600001b79570, L_0x600000147f20, C4<1>, C4<1>;
L_0x600001b793b0 .functor AND 1, L_0x600001b79420, L_0x600000147de0, C4<1>, C4<1>;
L_0x600001b79340 .functor AND 1, L_0x600000147d40, L_0x600000147c00, C4<1>, C4<1>;
L_0x600001b792d0 .functor AND 1, L_0x600001b79340, L_0x600000146620, C4<1>, C4<1>;
L_0x600001b79260 .functor AND 1, L_0x600001b792d0, L_0x600000146580, C4<1>, C4<1>;
L_0x600001b791f0 .functor AND 1, L_0x600000146760, L_0x600000146440, C4<1>, C4<1>;
L_0x600001b79180 .functor AND 1, L_0x600001b791f0, L_0x600000146300, C4<1>, C4<1>;
L_0x600001b79110 .functor AND 1, L_0x600001b79180, L_0x6000001461c0, C4<1>, C4<1>;
L_0x600001b790a0 .functor AND 1, L_0x600000146080, L_0x600000145fe0, C4<1>, C4<1>;
L_0x600001b79030 .functor AND 1, L_0x600001b790a0, L_0x600000145f40, C4<1>, C4<1>;
L_0x600001b78fc0 .functor AND 1, L_0x600001b79030, L_0x600000145ea0, C4<1>, C4<1>;
L_0x600001b78f50 .functor AND 1, L_0x600000144960, L_0x6000001448c0, C4<1>, C4<1>;
L_0x600001b78ee0 .functor AND 1, L_0x600001b78f50, L_0x600000144820, C4<1>, C4<1>;
L_0x600001b78e70 .functor AND 1, L_0x600001b78ee0, L_0x6000001446e0, C4<1>, C4<1>;
L_0x600001b78e00 .functor AND 1, L_0x6000001445a0, L_0x600000144500, C4<1>, C4<1>;
L_0x600001b78d90 .functor AND 1, L_0x600001b78e00, L_0x6000001443c0, C4<1>, C4<1>;
L_0x600001b78d20 .functor AND 1, L_0x600001b78d90, L_0x600000144320, C4<1>, C4<1>;
L_0x600001b78cb0 .functor AND 1, L_0x6000001441e0, L_0x600000144140, C4<1>, C4<1>;
L_0x600001b78c40 .functor AND 1, L_0x600001b78cb0, L_0x600000144000, C4<1>, C4<1>;
L_0x600001b78bd0 .functor AND 1, L_0x600001b78c40, L_0x60000015ab20, C4<1>, C4<1>;
L_0x600001b78b60 .functor AND 1, L_0x60000015a9e0, L_0x60000015a8a0, C4<1>, C4<1>;
L_0x600001b78af0 .functor AND 1, L_0x600001b78b60, L_0x60000015a800, C4<1>, C4<1>;
L_0x600001b78a80 .functor AND 1, L_0x600001b78af0, L_0x60000015a760, C4<1>, C4<1>;
L_0x600001b78a10 .functor AND 1, L_0x60000015a620, L_0x60000015a4e0, C4<1>, C4<1>;
L_0x600001b789a0 .functor AND 1, L_0x600001b78a10, L_0x60000015a440, C4<1>, C4<1>;
L_0x600001b78930 .functor AND 1, L_0x600001b789a0, L_0x60000015a300, C4<1>, C4<1>;
L_0x600001b788c0 .functor AND 1, L_0x60000015a1c0, L_0x60000015a080, C4<1>, C4<1>;
L_0x600001b78850 .functor AND 1, L_0x600001b788c0, L_0x600000159f40, C4<1>, C4<1>;
L_0x600001b787e0 .functor AND 1, L_0x600001b78850, L_0x600000158aa0, C4<1>, C4<1>;
L_0x600001b78770 .functor AND 1, L_0x6000001588c0, L_0x600000158780, C4<1>, C4<1>;
L_0x600001b78700 .functor AND 1, L_0x600001b78770, L_0x600000158640, C4<1>, C4<1>;
L_0x600001b78690 .functor AND 1, L_0x600001b78700, L_0x600000158500, C4<1>, C4<1>;
v0x6000003aa6d0_0 .net "RegId", 3 0, L_0x600000177ac0;  alias, 1 drivers
v0x6000003aa760_0 .net "Wordline", 15 0, L_0x600000158a00;  alias, 1 drivers
v0x6000003aa7f0_0 .net *"_ivl_101", 0 0, L_0x600000147f20;  1 drivers
v0x6000003aa880_0 .net *"_ivl_103", 0 0, L_0x600001b79420;  1 drivers
v0x6000003aa910_0 .net *"_ivl_105", 0 0, L_0x600000147e80;  1 drivers
v0x6000003aa9a0_0 .net *"_ivl_107", 0 0, L_0x600000147de0;  1 drivers
v0x6000003aaa30_0 .net *"_ivl_109", 0 0, L_0x600001b793b0;  1 drivers
v0x6000003aaac0_0 .net *"_ivl_11", 0 0, L_0x600001b79ab0;  1 drivers
v0x6000003aab50_0 .net *"_ivl_113", 0 0, L_0x600000147d40;  1 drivers
v0x6000003aabe0_0 .net *"_ivl_115", 0 0, L_0x600000147ca0;  1 drivers
v0x6000003aac70_0 .net *"_ivl_117", 0 0, L_0x600000147c00;  1 drivers
v0x6000003aad00_0 .net *"_ivl_119", 0 0, L_0x600001b79340;  1 drivers
v0x6000003aad90_0 .net *"_ivl_121", 0 0, L_0x6000001466c0;  1 drivers
v0x6000003aae20_0 .net *"_ivl_123", 0 0, L_0x600000146620;  1 drivers
v0x6000003aaeb0_0 .net *"_ivl_125", 0 0, L_0x600001b792d0;  1 drivers
v0x6000003aaf40_0 .net *"_ivl_127", 0 0, L_0x600000146580;  1 drivers
v0x6000003aafd0_0 .net *"_ivl_129", 0 0, L_0x600001b79260;  1 drivers
v0x6000003ab060_0 .net *"_ivl_13", 0 0, L_0x60000014a300;  1 drivers
v0x6000003ab0f0_0 .net *"_ivl_133", 0 0, L_0x600000146760;  1 drivers
v0x6000003ab180_0 .net *"_ivl_135", 0 0, L_0x6000001464e0;  1 drivers
v0x6000003ab210_0 .net *"_ivl_137", 0 0, L_0x600000146440;  1 drivers
v0x6000003ab2a0_0 .net *"_ivl_139", 0 0, L_0x600001b791f0;  1 drivers
v0x6000003ab330_0 .net *"_ivl_141", 0 0, L_0x6000001463a0;  1 drivers
v0x6000003ab3c0_0 .net *"_ivl_143", 0 0, L_0x600000146300;  1 drivers
v0x6000003ab450_0 .net *"_ivl_145", 0 0, L_0x600001b79180;  1 drivers
v0x6000003ab4e0_0 .net *"_ivl_147", 0 0, L_0x600000146260;  1 drivers
v0x6000003ab570_0 .net *"_ivl_149", 0 0, L_0x6000001461c0;  1 drivers
v0x6000003ab600_0 .net *"_ivl_15", 0 0, L_0x600001b79a40;  1 drivers
v0x6000003ab690_0 .net *"_ivl_151", 0 0, L_0x600001b79110;  1 drivers
v0x6000003ab720_0 .net *"_ivl_155", 0 0, L_0x600000146120;  1 drivers
v0x6000003ab7b0_0 .net *"_ivl_157", 0 0, L_0x600000146080;  1 drivers
v0x6000003ab840_0 .net *"_ivl_159", 0 0, L_0x600000145fe0;  1 drivers
v0x6000003ab8d0_0 .net *"_ivl_161", 0 0, L_0x600001b790a0;  1 drivers
v0x6000003ab960_0 .net *"_ivl_163", 0 0, L_0x600000145f40;  1 drivers
v0x6000003ab9f0_0 .net *"_ivl_165", 0 0, L_0x600001b79030;  1 drivers
v0x6000003aba80_0 .net *"_ivl_167", 0 0, L_0x600000145ea0;  1 drivers
v0x6000003abb10_0 .net *"_ivl_169", 0 0, L_0x600001b78fc0;  1 drivers
v0x6000003abba0_0 .net *"_ivl_173", 0 0, L_0x600000145e00;  1 drivers
v0x6000003abc30_0 .net *"_ivl_175", 0 0, L_0x600000144960;  1 drivers
v0x6000003abcc0_0 .net *"_ivl_177", 0 0, L_0x6000001448c0;  1 drivers
v0x6000003abd50_0 .net *"_ivl_179", 0 0, L_0x600001b78f50;  1 drivers
v0x6000003abde0_0 .net *"_ivl_181", 0 0, L_0x600000144820;  1 drivers
v0x6000003abe70_0 .net *"_ivl_183", 0 0, L_0x600001b78ee0;  1 drivers
v0x6000003abf00_0 .net *"_ivl_185", 0 0, L_0x600000144780;  1 drivers
v0x600000054000_0 .net *"_ivl_187", 0 0, L_0x6000001446e0;  1 drivers
v0x600000054090_0 .net *"_ivl_189", 0 0, L_0x600001b78e70;  1 drivers
v0x600000054120_0 .net *"_ivl_19", 0 0, L_0x60000014a260;  1 drivers
v0x6000000541b0_0 .net *"_ivl_193", 0 0, L_0x600000144640;  1 drivers
v0x600000054240_0 .net *"_ivl_195", 0 0, L_0x6000001445a0;  1 drivers
v0x6000000542d0_0 .net *"_ivl_197", 0 0, L_0x600000144500;  1 drivers
v0x600000054360_0 .net *"_ivl_199", 0 0, L_0x600001b78e00;  1 drivers
v0x6000000543f0_0 .net *"_ivl_201", 0 0, L_0x600000144460;  1 drivers
v0x600000054480_0 .net *"_ivl_203", 0 0, L_0x6000001443c0;  1 drivers
v0x600000054510_0 .net *"_ivl_205", 0 0, L_0x600001b78d90;  1 drivers
v0x6000000545a0_0 .net *"_ivl_207", 0 0, L_0x600000144320;  1 drivers
v0x600000054630_0 .net *"_ivl_209", 0 0, L_0x600001b78d20;  1 drivers
v0x6000000546c0_0 .net *"_ivl_21", 0 0, L_0x60000014a1c0;  1 drivers
v0x600000054750_0 .net *"_ivl_213", 0 0, L_0x600000144280;  1 drivers
v0x6000000547e0_0 .net *"_ivl_215", 0 0, L_0x6000001441e0;  1 drivers
v0x600000054870_0 .net *"_ivl_217", 0 0, L_0x600000144140;  1 drivers
v0x600000054900_0 .net *"_ivl_219", 0 0, L_0x600001b78cb0;  1 drivers
v0x600000054990_0 .net *"_ivl_221", 0 0, L_0x6000001440a0;  1 drivers
v0x600000054a20_0 .net *"_ivl_223", 0 0, L_0x600000144000;  1 drivers
v0x600000054ab0_0 .net *"_ivl_225", 0 0, L_0x600001b78c40;  1 drivers
v0x600000054b40_0 .net *"_ivl_227", 0 0, L_0x60000015abc0;  1 drivers
v0x600000054bd0_0 .net *"_ivl_229", 0 0, L_0x60000015ab20;  1 drivers
v0x600000054c60_0 .net *"_ivl_23", 0 0, L_0x600001b799d0;  1 drivers
v0x600000054cf0_0 .net *"_ivl_231", 0 0, L_0x600001b78bd0;  1 drivers
v0x600000054d80_0 .net *"_ivl_235", 0 0, L_0x60000015aa80;  1 drivers
v0x600000054e10_0 .net *"_ivl_237", 0 0, L_0x60000015a9e0;  1 drivers
v0x600000054ea0_0 .net *"_ivl_239", 0 0, L_0x60000015a940;  1 drivers
v0x600000054f30_0 .net *"_ivl_241", 0 0, L_0x60000015a8a0;  1 drivers
v0x600000054fc0_0 .net *"_ivl_243", 0 0, L_0x600001b78b60;  1 drivers
v0x600000055050_0 .net *"_ivl_245", 0 0, L_0x60000015a800;  1 drivers
v0x6000000550e0_0 .net *"_ivl_247", 0 0, L_0x600001b78af0;  1 drivers
v0x600000055170_0 .net *"_ivl_249", 0 0, L_0x60000015a760;  1 drivers
v0x600000055200_0 .net *"_ivl_25", 0 0, L_0x60000014a120;  1 drivers
v0x600000055290_0 .net *"_ivl_251", 0 0, L_0x600001b78a80;  1 drivers
v0x600000055320_0 .net *"_ivl_255", 0 0, L_0x60000015a6c0;  1 drivers
v0x6000000553b0_0 .net *"_ivl_257", 0 0, L_0x60000015a620;  1 drivers
v0x600000055440_0 .net *"_ivl_259", 0 0, L_0x60000015a580;  1 drivers
v0x6000000554d0_0 .net *"_ivl_261", 0 0, L_0x60000015a4e0;  1 drivers
v0x600000055560_0 .net *"_ivl_263", 0 0, L_0x600001b78a10;  1 drivers
v0x6000000555f0_0 .net *"_ivl_265", 0 0, L_0x60000015a440;  1 drivers
v0x600000055680_0 .net *"_ivl_267", 0 0, L_0x600001b789a0;  1 drivers
v0x600000055710_0 .net *"_ivl_269", 0 0, L_0x60000015a3a0;  1 drivers
v0x6000000557a0_0 .net *"_ivl_27", 0 0, L_0x600001b79960;  1 drivers
v0x600000055830_0 .net *"_ivl_271", 0 0, L_0x60000015a300;  1 drivers
v0x6000000558c0_0 .net *"_ivl_273", 0 0, L_0x600001b78930;  1 drivers
v0x600000055950_0 .net *"_ivl_277", 0 0, L_0x60000015a260;  1 drivers
v0x6000000559e0_0 .net *"_ivl_279", 0 0, L_0x60000015a1c0;  1 drivers
v0x600000055a70_0 .net *"_ivl_281", 0 0, L_0x60000015a120;  1 drivers
v0x600000055b00_0 .net *"_ivl_283", 0 0, L_0x60000015a080;  1 drivers
v0x600000055b90_0 .net *"_ivl_285", 0 0, L_0x600001b788c0;  1 drivers
v0x600000055c20_0 .net *"_ivl_287", 0 0, L_0x600000159fe0;  1 drivers
v0x600000055cb0_0 .net *"_ivl_289", 0 0, L_0x600000159f40;  1 drivers
v0x600000055d40_0 .net *"_ivl_29", 0 0, L_0x60000014a080;  1 drivers
v0x600000055dd0_0 .net *"_ivl_291", 0 0, L_0x600001b78850;  1 drivers
v0x600000055e60_0 .net *"_ivl_293", 0 0, L_0x600000158aa0;  1 drivers
v0x600000055ef0_0 .net *"_ivl_295", 0 0, L_0x600001b787e0;  1 drivers
v0x600000055f80_0 .net *"_ivl_3", 0 0, L_0x60000014a4e0;  1 drivers
v0x600000056010_0 .net *"_ivl_300", 0 0, L_0x600000158960;  1 drivers
v0x6000000560a0_0 .net *"_ivl_302", 0 0, L_0x6000001588c0;  1 drivers
v0x600000056130_0 .net *"_ivl_304", 0 0, L_0x600000158820;  1 drivers
v0x6000000561c0_0 .net *"_ivl_306", 0 0, L_0x600000158780;  1 drivers
v0x600000056250_0 .net *"_ivl_308", 0 0, L_0x600001b78770;  1 drivers
v0x6000000562e0_0 .net *"_ivl_31", 0 0, L_0x600000149fe0;  1 drivers
v0x600000056370_0 .net *"_ivl_310", 0 0, L_0x6000001586e0;  1 drivers
v0x600000056400_0 .net *"_ivl_312", 0 0, L_0x600000158640;  1 drivers
v0x600000056490_0 .net *"_ivl_314", 0 0, L_0x600001b78700;  1 drivers
v0x600000056520_0 .net *"_ivl_316", 0 0, L_0x6000001585a0;  1 drivers
v0x6000000565b0_0 .net *"_ivl_318", 0 0, L_0x600000158500;  1 drivers
v0x600000056640_0 .net *"_ivl_320", 0 0, L_0x600001b78690;  1 drivers
v0x6000000566d0_0 .net *"_ivl_33", 0 0, L_0x600001b798f0;  1 drivers
v0x600000056760_0 .net *"_ivl_37", 0 0, L_0x600000149f40;  1 drivers
v0x6000000567f0_0 .net *"_ivl_39", 0 0, L_0x600000149ea0;  1 drivers
v0x600000056880_0 .net *"_ivl_41", 0 0, L_0x600001b79880;  1 drivers
v0x600000056910_0 .net *"_ivl_43", 0 0, L_0x600000149e00;  1 drivers
v0x6000000569a0_0 .net *"_ivl_45", 0 0, L_0x600000149d60;  1 drivers
v0x600000056a30_0 .net *"_ivl_47", 0 0, L_0x600001b797a0;  1 drivers
v0x600000056ac0_0 .net *"_ivl_49", 0 0, L_0x600000149cc0;  1 drivers
v0x600000056b50_0 .net *"_ivl_5", 0 0, L_0x60000014a440;  1 drivers
v0x600000056be0_0 .net *"_ivl_51", 0 0, L_0x600001b79730;  1 drivers
v0x600000056c70_0 .net *"_ivl_55", 0 0, L_0x600000149c20;  1 drivers
v0x600000056d00_0 .net *"_ivl_57", 0 0, L_0x600000148780;  1 drivers
v0x600000056d90_0 .net *"_ivl_59", 0 0, L_0x600001b79810;  1 drivers
v0x600000056e20_0 .net *"_ivl_61", 0 0, L_0x6000001486e0;  1 drivers
v0x600000056eb0_0 .net *"_ivl_63", 0 0, L_0x600000148640;  1 drivers
v0x600000056f40_0 .net *"_ivl_65", 0 0, L_0x600001b796c0;  1 drivers
v0x600000056fd0_0 .net *"_ivl_67", 0 0, L_0x6000001485a0;  1 drivers
v0x600000057060_0 .net *"_ivl_69", 0 0, L_0x600000148460;  1 drivers
v0x6000000570f0_0 .net *"_ivl_7", 0 0, L_0x600001b79b20;  1 drivers
v0x600000057180_0 .net *"_ivl_71", 0 0, L_0x600001b79650;  1 drivers
v0x600000057210_0 .net *"_ivl_75", 0 0, L_0x6000001483c0;  1 drivers
v0x6000000572a0_0 .net *"_ivl_77", 0 0, L_0x600000148500;  1 drivers
v0x600000057330_0 .net *"_ivl_79", 0 0, L_0x600000148320;  1 drivers
v0x6000000573c0_0 .net *"_ivl_81", 0 0, L_0x600001b795e0;  1 drivers
v0x600000057450_0 .net *"_ivl_83", 0 0, L_0x600000148280;  1 drivers
v0x6000000574e0_0 .net *"_ivl_85", 0 0, L_0x600001b79500;  1 drivers
v0x600000057570_0 .net *"_ivl_87", 0 0, L_0x6000001481e0;  1 drivers
v0x600000057600_0 .net *"_ivl_89", 0 0, L_0x600001b79490;  1 drivers
v0x600000057690_0 .net *"_ivl_9", 0 0, L_0x60000014a3a0;  1 drivers
v0x600000057720_0 .net *"_ivl_93", 0 0, L_0x600000148140;  1 drivers
v0x6000000577b0_0 .net *"_ivl_95", 0 0, L_0x6000001480a0;  1 drivers
v0x600000057840_0 .net *"_ivl_97", 0 0, L_0x600000148000;  1 drivers
v0x6000000578d0_0 .net *"_ivl_99", 0 0, L_0x600001b79570;  1 drivers
L_0x60000014a4e0 .part L_0x600000177ac0, 3, 1;
L_0x60000014a440 .part L_0x600000177ac0, 2, 1;
L_0x60000014a3a0 .part L_0x600000177ac0, 1, 1;
L_0x60000014a300 .part L_0x600000177ac0, 0, 1;
L_0x60000014a260 .part L_0x600000177ac0, 3, 1;
L_0x60000014a1c0 .part L_0x600000177ac0, 2, 1;
L_0x60000014a120 .part L_0x600000177ac0, 1, 1;
L_0x60000014a080 .part L_0x600000177ac0, 0, 1;
L_0x600000149fe0 .reduce/nor L_0x60000014a080;
L_0x600000149f40 .part L_0x600000177ac0, 3, 1;
L_0x600000149ea0 .part L_0x600000177ac0, 2, 1;
L_0x600000149e00 .part L_0x600000177ac0, 1, 1;
L_0x600000149d60 .reduce/nor L_0x600000149e00;
L_0x600000149cc0 .part L_0x600000177ac0, 0, 1;
L_0x600000149c20 .part L_0x600000177ac0, 3, 1;
L_0x600000148780 .part L_0x600000177ac0, 2, 1;
L_0x6000001486e0 .part L_0x600000177ac0, 1, 1;
L_0x600000148640 .reduce/nor L_0x6000001486e0;
L_0x6000001485a0 .part L_0x600000177ac0, 0, 1;
L_0x600000148460 .reduce/nor L_0x6000001485a0;
L_0x6000001483c0 .part L_0x600000177ac0, 3, 1;
L_0x600000148500 .part L_0x600000177ac0, 2, 1;
L_0x600000148320 .reduce/nor L_0x600000148500;
L_0x600000148280 .part L_0x600000177ac0, 1, 1;
L_0x6000001481e0 .part L_0x600000177ac0, 0, 1;
L_0x600000148140 .part L_0x600000177ac0, 3, 1;
L_0x6000001480a0 .part L_0x600000177ac0, 2, 1;
L_0x600000148000 .reduce/nor L_0x6000001480a0;
L_0x600000147f20 .part L_0x600000177ac0, 1, 1;
L_0x600000147e80 .part L_0x600000177ac0, 0, 1;
L_0x600000147de0 .reduce/nor L_0x600000147e80;
L_0x600000147d40 .part L_0x600000177ac0, 3, 1;
L_0x600000147ca0 .part L_0x600000177ac0, 2, 1;
L_0x600000147c00 .reduce/nor L_0x600000147ca0;
L_0x6000001466c0 .part L_0x600000177ac0, 1, 1;
L_0x600000146620 .reduce/nor L_0x6000001466c0;
L_0x600000146580 .part L_0x600000177ac0, 0, 1;
L_0x600000146760 .part L_0x600000177ac0, 3, 1;
L_0x6000001464e0 .part L_0x600000177ac0, 2, 1;
L_0x600000146440 .reduce/nor L_0x6000001464e0;
L_0x6000001463a0 .part L_0x600000177ac0, 1, 1;
L_0x600000146300 .reduce/nor L_0x6000001463a0;
L_0x600000146260 .part L_0x600000177ac0, 0, 1;
L_0x6000001461c0 .reduce/nor L_0x600000146260;
L_0x600000146120 .part L_0x600000177ac0, 3, 1;
L_0x600000146080 .reduce/nor L_0x600000146120;
L_0x600000145fe0 .part L_0x600000177ac0, 2, 1;
L_0x600000145f40 .part L_0x600000177ac0, 1, 1;
L_0x600000145ea0 .part L_0x600000177ac0, 0, 1;
L_0x600000145e00 .part L_0x600000177ac0, 3, 1;
L_0x600000144960 .reduce/nor L_0x600000145e00;
L_0x6000001448c0 .part L_0x600000177ac0, 2, 1;
L_0x600000144820 .part L_0x600000177ac0, 1, 1;
L_0x600000144780 .part L_0x600000177ac0, 0, 1;
L_0x6000001446e0 .reduce/nor L_0x600000144780;
L_0x600000144640 .part L_0x600000177ac0, 3, 1;
L_0x6000001445a0 .reduce/nor L_0x600000144640;
L_0x600000144500 .part L_0x600000177ac0, 2, 1;
L_0x600000144460 .part L_0x600000177ac0, 1, 1;
L_0x6000001443c0 .reduce/nor L_0x600000144460;
L_0x600000144320 .part L_0x600000177ac0, 0, 1;
L_0x600000144280 .part L_0x600000177ac0, 3, 1;
L_0x6000001441e0 .reduce/nor L_0x600000144280;
L_0x600000144140 .part L_0x600000177ac0, 2, 1;
L_0x6000001440a0 .part L_0x600000177ac0, 1, 1;
L_0x600000144000 .reduce/nor L_0x6000001440a0;
L_0x60000015abc0 .part L_0x600000177ac0, 0, 1;
L_0x60000015ab20 .reduce/nor L_0x60000015abc0;
L_0x60000015aa80 .part L_0x600000177ac0, 3, 1;
L_0x60000015a9e0 .reduce/nor L_0x60000015aa80;
L_0x60000015a940 .part L_0x600000177ac0, 2, 1;
L_0x60000015a8a0 .reduce/nor L_0x60000015a940;
L_0x60000015a800 .part L_0x600000177ac0, 1, 1;
L_0x60000015a760 .part L_0x600000177ac0, 0, 1;
L_0x60000015a6c0 .part L_0x600000177ac0, 3, 1;
L_0x60000015a620 .reduce/nor L_0x60000015a6c0;
L_0x60000015a580 .part L_0x600000177ac0, 2, 1;
L_0x60000015a4e0 .reduce/nor L_0x60000015a580;
L_0x60000015a440 .part L_0x600000177ac0, 1, 1;
L_0x60000015a3a0 .part L_0x600000177ac0, 0, 1;
L_0x60000015a300 .reduce/nor L_0x60000015a3a0;
L_0x60000015a260 .part L_0x600000177ac0, 3, 1;
L_0x60000015a1c0 .reduce/nor L_0x60000015a260;
L_0x60000015a120 .part L_0x600000177ac0, 2, 1;
L_0x60000015a080 .reduce/nor L_0x60000015a120;
L_0x600000159fe0 .part L_0x600000177ac0, 1, 1;
L_0x600000159f40 .reduce/nor L_0x600000159fe0;
L_0x600000158aa0 .part L_0x600000177ac0, 0, 1;
LS_0x600000158a00_0_0 .concat8 [ 1 1 1 1], L_0x600001b78690, L_0x600001b787e0, L_0x600001b78930, L_0x600001b78a80;
LS_0x600000158a00_0_4 .concat8 [ 1 1 1 1], L_0x600001b78bd0, L_0x600001b78d20, L_0x600001b78e70, L_0x600001b78fc0;
LS_0x600000158a00_0_8 .concat8 [ 1 1 1 1], L_0x600001b79110, L_0x600001b79260, L_0x600001b793b0, L_0x600001b79490;
LS_0x600000158a00_0_12 .concat8 [ 1 1 1 1], L_0x600001b79650, L_0x600001b79730, L_0x600001b798f0, L_0x600001b79a40;
L_0x600000158a00 .concat8 [ 4 4 4 4], LS_0x600000158a00_0_0, LS_0x600000158a00_0_4, LS_0x600000158a00_0_8, LS_0x600000158a00_0_12;
L_0x600000158960 .part L_0x600000177ac0, 3, 1;
L_0x6000001588c0 .reduce/nor L_0x600000158960;
L_0x600000158820 .part L_0x600000177ac0, 2, 1;
L_0x600000158780 .reduce/nor L_0x600000158820;
L_0x6000001586e0 .part L_0x600000177ac0, 1, 1;
L_0x600000158640 .reduce/nor L_0x6000001586e0;
L_0x6000001585a0 .part L_0x600000177ac0, 0, 1;
L_0x600000158500 .reduce/nor L_0x6000001585a0;
S_0x7f9f34f063b0 .scope module, "readDecoder2" "ReadDecoder_4_16" 26 19, 14 53 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /OUTPUT 16 "Wordline";
L_0x600001b78620 .functor AND 1, L_0x600000158460, L_0x6000001583c0, C4<1>, C4<1>;
L_0x600001b785b0 .functor AND 1, L_0x600001b78620, L_0x600000158320, C4<1>, C4<1>;
L_0x600001b78540 .functor AND 1, L_0x600001b785b0, L_0x600000158280, C4<1>, C4<1>;
L_0x600001b784d0 .functor AND 1, L_0x6000001581e0, L_0x600000158140, C4<1>, C4<1>;
L_0x600001b78460 .functor AND 1, L_0x600001b784d0, L_0x600000158000, C4<1>, C4<1>;
L_0x600001b783f0 .functor AND 1, L_0x600001b78460, L_0x60000015db80, C4<1>, C4<1>;
L_0x600001b78380 .functor AND 1, L_0x60000015dae0, L_0x60000015da40, C4<1>, C4<1>;
L_0x600001b782a0 .functor AND 1, L_0x600001b78380, L_0x60000015d900, C4<1>, C4<1>;
L_0x600001b78230 .functor AND 1, L_0x600001b782a0, L_0x60000015f020, C4<1>, C4<1>;
L_0x600001b78310 .functor AND 1, L_0x60000015c460, L_0x60000015c3c0, C4<1>, C4<1>;
L_0x600001b781c0 .functor AND 1, L_0x600001b78310, L_0x60000015c280, C4<1>, C4<1>;
L_0x600001b78150 .functor AND 1, L_0x600001b781c0, L_0x60000015c0a0, C4<1>, C4<1>;
L_0x600001b780e0 .functor AND 1, L_0x60000015c000, L_0x60000015f8e0, C4<1>, C4<1>;
L_0x600001b78000 .functor AND 1, L_0x600001b780e0, L_0x60000015f840, C4<1>, C4<1>;
L_0x600001b7bf00 .functor AND 1, L_0x600001b78000, L_0x60000015f7a0, C4<1>, C4<1>;
L_0x600001b78070 .functor AND 1, L_0x60000015ff20, L_0x60000015fde0, C4<1>, C4<1>;
L_0x600001b7be90 .functor AND 1, L_0x600001b78070, L_0x60000015fd40, C4<1>, C4<1>;
L_0x600001b7be20 .functor AND 1, L_0x600001b7be90, L_0x60000015fc00, C4<1>, C4<1>;
L_0x600001b7bdb0 .functor AND 1, L_0x60000015fb60, L_0x60000015fa20, C4<1>, C4<1>;
L_0x600001b7bd40 .functor AND 1, L_0x600001b7bdb0, L_0x60000015f480, C4<1>, C4<1>;
L_0x600001b7bcd0 .functor AND 1, L_0x600001b7bd40, L_0x60000015f3e0, C4<1>, C4<1>;
L_0x600001b7bc60 .functor AND 1, L_0x60000015f980, L_0x60000015f200, C4<1>, C4<1>;
L_0x600001b7bbf0 .functor AND 1, L_0x600001b7bc60, L_0x60000015f160, C4<1>, C4<1>;
L_0x600001b7bb80 .functor AND 1, L_0x600001b7bbf0, L_0x60000015f2a0, C4<1>, C4<1>;
L_0x600001b7bb10 .functor AND 1, L_0x6000001528a0, L_0x600000152800, C4<1>, C4<1>;
L_0x600001b7baa0 .functor AND 1, L_0x600001b7bb10, L_0x600000152760, C4<1>, C4<1>;
L_0x600001b7ba30 .functor AND 1, L_0x600001b7baa0, L_0x6000001526c0, C4<1>, C4<1>;
L_0x600001b7b9c0 .functor AND 1, L_0x600000152580, L_0x6000001524e0, C4<1>, C4<1>;
L_0x600001b7b950 .functor AND 1, L_0x600001b7b9c0, L_0x600000152440, C4<1>, C4<1>;
L_0x600001b7b8e0 .functor AND 1, L_0x600001b7b950, L_0x600000152300, C4<1>, C4<1>;
L_0x600001b7b870 .functor AND 1, L_0x6000001521c0, L_0x600000152120, C4<1>, C4<1>;
L_0x600001b7b800 .functor AND 1, L_0x600001b7b870, L_0x600000151fe0, C4<1>, C4<1>;
L_0x600001b7b790 .functor AND 1, L_0x600001b7b800, L_0x600000151f40, C4<1>, C4<1>;
L_0x600001b7b720 .functor AND 1, L_0x600000153e80, L_0x600000153de0, C4<1>, C4<1>;
L_0x600001b7b6b0 .functor AND 1, L_0x600001b7b720, L_0x600000150aa0, C4<1>, C4<1>;
L_0x600001b7b640 .functor AND 1, L_0x600001b7b6b0, L_0x600000150960, C4<1>, C4<1>;
L_0x600001b7b5d0 .functor AND 1, L_0x600000150820, L_0x6000001506e0, C4<1>, C4<1>;
L_0x600001b7b560 .functor AND 1, L_0x600001b7b5d0, L_0x600000150640, C4<1>, C4<1>;
L_0x600001b7b4f0 .functor AND 1, L_0x600001b7b560, L_0x6000001505a0, C4<1>, C4<1>;
L_0x600001b10000 .functor AND 1, L_0x600000150460, L_0x600000150320, C4<1>, C4<1>;
L_0x600001b7b480 .functor AND 1, L_0x600001b10000, L_0x600000101720, C4<1>, C4<1>;
L_0x600001b7b410 .functor AND 1, L_0x600001b7b480, L_0x6000001501e0, C4<1>, C4<1>;
L_0x600001b7b3a0 .functor AND 1, L_0x600000155fe0, L_0x600000155ea0, C4<1>, C4<1>;
L_0x600001b7b330 .functor AND 1, L_0x600001b7b3a0, L_0x600000155d60, C4<1>, C4<1>;
L_0x600001b7b2c0 .functor AND 1, L_0x600001b7b330, L_0x600000155cc0, C4<1>, C4<1>;
L_0x600001b7b250 .functor AND 1, L_0x600000155ae0, L_0x6000001559a0, C4<1>, C4<1>;
L_0x600001b7bf70 .functor AND 1, L_0x600001b7b250, L_0x600000155860, C4<1>, C4<1>;
L_0x600001b4fcd0 .functor AND 1, L_0x600001b7bf70, L_0x600000154280, C4<1>, C4<1>;
v0x600000057960_0 .net "RegId", 3 0, L_0x6000001778e0;  alias, 1 drivers
v0x6000000579f0_0 .net "Wordline", 15 0, L_0x600000155c20;  alias, 1 drivers
v0x600000057a80_0 .net *"_ivl_101", 0 0, L_0x60000015fd40;  1 drivers
v0x600000057b10_0 .net *"_ivl_103", 0 0, L_0x600001b7be90;  1 drivers
v0x600000057ba0_0 .net *"_ivl_105", 0 0, L_0x60000015fca0;  1 drivers
v0x600000057c30_0 .net *"_ivl_107", 0 0, L_0x60000015fc00;  1 drivers
v0x600000057cc0_0 .net *"_ivl_109", 0 0, L_0x600001b7be20;  1 drivers
v0x600000057d50_0 .net *"_ivl_11", 0 0, L_0x600001b785b0;  1 drivers
v0x600000057de0_0 .net *"_ivl_113", 0 0, L_0x60000015fb60;  1 drivers
v0x600000057e70_0 .net *"_ivl_115", 0 0, L_0x60000015fac0;  1 drivers
v0x600000057f00_0 .net *"_ivl_117", 0 0, L_0x60000015fa20;  1 drivers
v0x600000050000_0 .net *"_ivl_119", 0 0, L_0x600001b7bdb0;  1 drivers
v0x600000050090_0 .net *"_ivl_121", 0 0, L_0x60000015f660;  1 drivers
v0x600000050120_0 .net *"_ivl_123", 0 0, L_0x60000015f480;  1 drivers
v0x6000000501b0_0 .net *"_ivl_125", 0 0, L_0x600001b7bd40;  1 drivers
v0x600000050240_0 .net *"_ivl_127", 0 0, L_0x60000015f3e0;  1 drivers
v0x6000000502d0_0 .net *"_ivl_129", 0 0, L_0x600001b7bcd0;  1 drivers
v0x600000050360_0 .net *"_ivl_13", 0 0, L_0x600000158280;  1 drivers
v0x6000000503f0_0 .net *"_ivl_133", 0 0, L_0x60000015f980;  1 drivers
v0x600000050480_0 .net *"_ivl_135", 0 0, L_0x60000015f5c0;  1 drivers
v0x600000050510_0 .net *"_ivl_137", 0 0, L_0x60000015f200;  1 drivers
v0x6000000505a0_0 .net *"_ivl_139", 0 0, L_0x600001b7bc60;  1 drivers
v0x600000050630_0 .net *"_ivl_141", 0 0, L_0x60000015f520;  1 drivers
v0x6000000506c0_0 .net *"_ivl_143", 0 0, L_0x60000015f160;  1 drivers
v0x600000050750_0 .net *"_ivl_145", 0 0, L_0x600001b7bbf0;  1 drivers
v0x6000000507e0_0 .net *"_ivl_147", 0 0, L_0x60000015f340;  1 drivers
v0x600000050870_0 .net *"_ivl_149", 0 0, L_0x60000015f2a0;  1 drivers
v0x600000050900_0 .net *"_ivl_15", 0 0, L_0x600001b78540;  1 drivers
v0x600000050990_0 .net *"_ivl_151", 0 0, L_0x600001b7bb80;  1 drivers
v0x600000050a20_0 .net *"_ivl_155", 0 0, L_0x60000015f700;  1 drivers
v0x600000050ab0_0 .net *"_ivl_157", 0 0, L_0x6000001528a0;  1 drivers
v0x600000050b40_0 .net *"_ivl_159", 0 0, L_0x600000152800;  1 drivers
v0x600000050bd0_0 .net *"_ivl_161", 0 0, L_0x600001b7bb10;  1 drivers
v0x600000050c60_0 .net *"_ivl_163", 0 0, L_0x600000152760;  1 drivers
v0x600000050cf0_0 .net *"_ivl_165", 0 0, L_0x600001b7baa0;  1 drivers
v0x600000050d80_0 .net *"_ivl_167", 0 0, L_0x6000001526c0;  1 drivers
v0x600000050e10_0 .net *"_ivl_169", 0 0, L_0x600001b7ba30;  1 drivers
v0x600000050ea0_0 .net *"_ivl_173", 0 0, L_0x600000152620;  1 drivers
v0x600000050f30_0 .net *"_ivl_175", 0 0, L_0x600000152580;  1 drivers
v0x600000050fc0_0 .net *"_ivl_177", 0 0, L_0x6000001524e0;  1 drivers
v0x600000051050_0 .net *"_ivl_179", 0 0, L_0x600001b7b9c0;  1 drivers
v0x6000000510e0_0 .net *"_ivl_181", 0 0, L_0x600000152440;  1 drivers
v0x600000051170_0 .net *"_ivl_183", 0 0, L_0x600001b7b950;  1 drivers
v0x600000051200_0 .net *"_ivl_185", 0 0, L_0x6000001523a0;  1 drivers
v0x600000051290_0 .net *"_ivl_187", 0 0, L_0x600000152300;  1 drivers
v0x600000051320_0 .net *"_ivl_189", 0 0, L_0x600001b7b8e0;  1 drivers
v0x6000000513b0_0 .net *"_ivl_19", 0 0, L_0x6000001581e0;  1 drivers
v0x600000051440_0 .net *"_ivl_193", 0 0, L_0x600000152260;  1 drivers
v0x6000000514d0_0 .net *"_ivl_195", 0 0, L_0x6000001521c0;  1 drivers
v0x600000051560_0 .net *"_ivl_197", 0 0, L_0x600000152120;  1 drivers
v0x6000000515f0_0 .net *"_ivl_199", 0 0, L_0x600001b7b870;  1 drivers
v0x600000051680_0 .net *"_ivl_201", 0 0, L_0x600000152080;  1 drivers
v0x600000051710_0 .net *"_ivl_203", 0 0, L_0x600000151fe0;  1 drivers
v0x6000000517a0_0 .net *"_ivl_205", 0 0, L_0x600001b7b800;  1 drivers
v0x600000051830_0 .net *"_ivl_207", 0 0, L_0x600000151f40;  1 drivers
v0x6000000518c0_0 .net *"_ivl_209", 0 0, L_0x600001b7b790;  1 drivers
v0x600000051950_0 .net *"_ivl_21", 0 0, L_0x600000158140;  1 drivers
v0x6000000519e0_0 .net *"_ivl_213", 0 0, L_0x600000153f20;  1 drivers
v0x600000051a70_0 .net *"_ivl_215", 0 0, L_0x600000153e80;  1 drivers
v0x600000051b00_0 .net *"_ivl_217", 0 0, L_0x600000153de0;  1 drivers
v0x600000051b90_0 .net *"_ivl_219", 0 0, L_0x600001b7b720;  1 drivers
v0x600000051c20_0 .net *"_ivl_221", 0 0, L_0x600000153d40;  1 drivers
v0x600000051cb0_0 .net *"_ivl_223", 0 0, L_0x600000150aa0;  1 drivers
v0x600000051d40_0 .net *"_ivl_225", 0 0, L_0x600001b7b6b0;  1 drivers
v0x600000051dd0_0 .net *"_ivl_227", 0 0, L_0x600000150a00;  1 drivers
v0x600000051e60_0 .net *"_ivl_229", 0 0, L_0x600000150960;  1 drivers
v0x600000051ef0_0 .net *"_ivl_23", 0 0, L_0x600001b784d0;  1 drivers
v0x600000051f80_0 .net *"_ivl_231", 0 0, L_0x600001b7b640;  1 drivers
v0x600000052010_0 .net *"_ivl_235", 0 0, L_0x6000001508c0;  1 drivers
v0x6000000520a0_0 .net *"_ivl_237", 0 0, L_0x600000150820;  1 drivers
v0x600000052130_0 .net *"_ivl_239", 0 0, L_0x600000150780;  1 drivers
v0x6000000521c0_0 .net *"_ivl_241", 0 0, L_0x6000001506e0;  1 drivers
v0x600000052250_0 .net *"_ivl_243", 0 0, L_0x600001b7b5d0;  1 drivers
v0x6000000522e0_0 .net *"_ivl_245", 0 0, L_0x600000150640;  1 drivers
v0x600000052370_0 .net *"_ivl_247", 0 0, L_0x600001b7b560;  1 drivers
v0x600000052400_0 .net *"_ivl_249", 0 0, L_0x6000001505a0;  1 drivers
v0x600000052490_0 .net *"_ivl_25", 0 0, L_0x600000158000;  1 drivers
v0x600000052520_0 .net *"_ivl_251", 0 0, L_0x600001b7b4f0;  1 drivers
v0x6000000525b0_0 .net *"_ivl_255", 0 0, L_0x600000150500;  1 drivers
v0x600000052640_0 .net *"_ivl_257", 0 0, L_0x600000150460;  1 drivers
v0x6000000526d0_0 .net *"_ivl_259", 0 0, L_0x6000001503c0;  1 drivers
v0x600000052760_0 .net *"_ivl_261", 0 0, L_0x600000150320;  1 drivers
v0x6000000527f0_0 .net *"_ivl_263", 0 0, L_0x600001b10000;  1 drivers
v0x600000052880_0 .net *"_ivl_265", 0 0, L_0x600000101720;  1 drivers
v0x600000052910_0 .net *"_ivl_267", 0 0, L_0x600001b7b480;  1 drivers
v0x6000000529a0_0 .net *"_ivl_269", 0 0, L_0x600000150280;  1 drivers
v0x600000052a30_0 .net *"_ivl_27", 0 0, L_0x600001b78460;  1 drivers
v0x600000052ac0_0 .net *"_ivl_271", 0 0, L_0x6000001501e0;  1 drivers
v0x600000052b50_0 .net *"_ivl_273", 0 0, L_0x600001b7b410;  1 drivers
v0x600000052be0_0 .net *"_ivl_277", 0 0, L_0x600000150140;  1 drivers
v0x600000052c70_0 .net *"_ivl_279", 0 0, L_0x600000155fe0;  1 drivers
v0x600000052d00_0 .net *"_ivl_281", 0 0, L_0x600000155f40;  1 drivers
v0x600000052d90_0 .net *"_ivl_283", 0 0, L_0x600000155ea0;  1 drivers
v0x600000052e20_0 .net *"_ivl_285", 0 0, L_0x600001b7b3a0;  1 drivers
v0x600000052eb0_0 .net *"_ivl_287", 0 0, L_0x600000155e00;  1 drivers
v0x600000052f40_0 .net *"_ivl_289", 0 0, L_0x600000155d60;  1 drivers
v0x600000052fd0_0 .net *"_ivl_29", 0 0, L_0x6000001580a0;  1 drivers
v0x600000053060_0 .net *"_ivl_291", 0 0, L_0x600001b7b330;  1 drivers
v0x6000000530f0_0 .net *"_ivl_293", 0 0, L_0x600000155cc0;  1 drivers
v0x600000053180_0 .net *"_ivl_295", 0 0, L_0x600001b7b2c0;  1 drivers
v0x600000053210_0 .net *"_ivl_3", 0 0, L_0x600000158460;  1 drivers
v0x6000000532a0_0 .net *"_ivl_300", 0 0, L_0x600000155b80;  1 drivers
v0x600000053330_0 .net *"_ivl_302", 0 0, L_0x600000155ae0;  1 drivers
v0x6000000533c0_0 .net *"_ivl_304", 0 0, L_0x600000155a40;  1 drivers
v0x600000053450_0 .net *"_ivl_306", 0 0, L_0x6000001559a0;  1 drivers
v0x6000000534e0_0 .net *"_ivl_308", 0 0, L_0x600001b7b250;  1 drivers
v0x600000053570_0 .net *"_ivl_31", 0 0, L_0x60000015db80;  1 drivers
v0x600000053600_0 .net *"_ivl_310", 0 0, L_0x600000155900;  1 drivers
v0x600000053690_0 .net *"_ivl_312", 0 0, L_0x600000155860;  1 drivers
v0x600000053720_0 .net *"_ivl_314", 0 0, L_0x600001b7bf70;  1 drivers
v0x6000000537b0_0 .net *"_ivl_316", 0 0, L_0x6000001557c0;  1 drivers
v0x600000053840_0 .net *"_ivl_318", 0 0, L_0x600000154280;  1 drivers
v0x6000000538d0_0 .net *"_ivl_320", 0 0, L_0x600001b4fcd0;  1 drivers
v0x600000053960_0 .net *"_ivl_33", 0 0, L_0x600001b783f0;  1 drivers
v0x6000000539f0_0 .net *"_ivl_37", 0 0, L_0x60000015dae0;  1 drivers
v0x600000053a80_0 .net *"_ivl_39", 0 0, L_0x60000015da40;  1 drivers
v0x600000053b10_0 .net *"_ivl_41", 0 0, L_0x600001b78380;  1 drivers
v0x600000053ba0_0 .net *"_ivl_43", 0 0, L_0x60000015d9a0;  1 drivers
v0x600000053c30_0 .net *"_ivl_45", 0 0, L_0x60000015d900;  1 drivers
v0x600000053cc0_0 .net *"_ivl_47", 0 0, L_0x600001b782a0;  1 drivers
v0x600000053d50_0 .net *"_ivl_49", 0 0, L_0x60000015f020;  1 drivers
v0x600000053de0_0 .net *"_ivl_5", 0 0, L_0x6000001583c0;  1 drivers
v0x600000053e70_0 .net *"_ivl_51", 0 0, L_0x600001b78230;  1 drivers
v0x600000053f00_0 .net *"_ivl_55", 0 0, L_0x60000015c460;  1 drivers
v0x60000005c000_0 .net *"_ivl_57", 0 0, L_0x60000015c3c0;  1 drivers
v0x60000005c090_0 .net *"_ivl_59", 0 0, L_0x600001b78310;  1 drivers
v0x60000005c120_0 .net *"_ivl_61", 0 0, L_0x60000015c320;  1 drivers
v0x60000005c1b0_0 .net *"_ivl_63", 0 0, L_0x60000015c280;  1 drivers
v0x60000005c240_0 .net *"_ivl_65", 0 0, L_0x600001b781c0;  1 drivers
v0x60000005c2d0_0 .net *"_ivl_67", 0 0, L_0x60000015c1e0;  1 drivers
v0x60000005c360_0 .net *"_ivl_69", 0 0, L_0x60000015c0a0;  1 drivers
v0x60000005c3f0_0 .net *"_ivl_7", 0 0, L_0x600001b78620;  1 drivers
v0x60000005c480_0 .net *"_ivl_71", 0 0, L_0x600001b78150;  1 drivers
v0x60000005c510_0 .net *"_ivl_75", 0 0, L_0x60000015c000;  1 drivers
v0x60000005c5a0_0 .net *"_ivl_77", 0 0, L_0x60000015c140;  1 drivers
v0x60000005c630_0 .net *"_ivl_79", 0 0, L_0x60000015f8e0;  1 drivers
v0x60000005c6c0_0 .net *"_ivl_81", 0 0, L_0x600001b780e0;  1 drivers
v0x60000005c750_0 .net *"_ivl_83", 0 0, L_0x60000015f840;  1 drivers
v0x60000005c7e0_0 .net *"_ivl_85", 0 0, L_0x600001b78000;  1 drivers
v0x60000005c870_0 .net *"_ivl_87", 0 0, L_0x60000015f7a0;  1 drivers
v0x60000005c900_0 .net *"_ivl_89", 0 0, L_0x600001b7bf00;  1 drivers
v0x60000005c990_0 .net *"_ivl_9", 0 0, L_0x600000158320;  1 drivers
v0x60000005ca20_0 .net *"_ivl_93", 0 0, L_0x60000015ff20;  1 drivers
v0x60000005cab0_0 .net *"_ivl_95", 0 0, L_0x60000015fe80;  1 drivers
v0x60000005cb40_0 .net *"_ivl_97", 0 0, L_0x60000015fde0;  1 drivers
v0x60000005cbd0_0 .net *"_ivl_99", 0 0, L_0x600001b78070;  1 drivers
L_0x600000158460 .part L_0x6000001778e0, 3, 1;
L_0x6000001583c0 .part L_0x6000001778e0, 2, 1;
L_0x600000158320 .part L_0x6000001778e0, 1, 1;
L_0x600000158280 .part L_0x6000001778e0, 0, 1;
L_0x6000001581e0 .part L_0x6000001778e0, 3, 1;
L_0x600000158140 .part L_0x6000001778e0, 2, 1;
L_0x600000158000 .part L_0x6000001778e0, 1, 1;
L_0x6000001580a0 .part L_0x6000001778e0, 0, 1;
L_0x60000015db80 .reduce/nor L_0x6000001580a0;
L_0x60000015dae0 .part L_0x6000001778e0, 3, 1;
L_0x60000015da40 .part L_0x6000001778e0, 2, 1;
L_0x60000015d9a0 .part L_0x6000001778e0, 1, 1;
L_0x60000015d900 .reduce/nor L_0x60000015d9a0;
L_0x60000015f020 .part L_0x6000001778e0, 0, 1;
L_0x60000015c460 .part L_0x6000001778e0, 3, 1;
L_0x60000015c3c0 .part L_0x6000001778e0, 2, 1;
L_0x60000015c320 .part L_0x6000001778e0, 1, 1;
L_0x60000015c280 .reduce/nor L_0x60000015c320;
L_0x60000015c1e0 .part L_0x6000001778e0, 0, 1;
L_0x60000015c0a0 .reduce/nor L_0x60000015c1e0;
L_0x60000015c000 .part L_0x6000001778e0, 3, 1;
L_0x60000015c140 .part L_0x6000001778e0, 2, 1;
L_0x60000015f8e0 .reduce/nor L_0x60000015c140;
L_0x60000015f840 .part L_0x6000001778e0, 1, 1;
L_0x60000015f7a0 .part L_0x6000001778e0, 0, 1;
L_0x60000015ff20 .part L_0x6000001778e0, 3, 1;
L_0x60000015fe80 .part L_0x6000001778e0, 2, 1;
L_0x60000015fde0 .reduce/nor L_0x60000015fe80;
L_0x60000015fd40 .part L_0x6000001778e0, 1, 1;
L_0x60000015fca0 .part L_0x6000001778e0, 0, 1;
L_0x60000015fc00 .reduce/nor L_0x60000015fca0;
L_0x60000015fb60 .part L_0x6000001778e0, 3, 1;
L_0x60000015fac0 .part L_0x6000001778e0, 2, 1;
L_0x60000015fa20 .reduce/nor L_0x60000015fac0;
L_0x60000015f660 .part L_0x6000001778e0, 1, 1;
L_0x60000015f480 .reduce/nor L_0x60000015f660;
L_0x60000015f3e0 .part L_0x6000001778e0, 0, 1;
L_0x60000015f980 .part L_0x6000001778e0, 3, 1;
L_0x60000015f5c0 .part L_0x6000001778e0, 2, 1;
L_0x60000015f200 .reduce/nor L_0x60000015f5c0;
L_0x60000015f520 .part L_0x6000001778e0, 1, 1;
L_0x60000015f160 .reduce/nor L_0x60000015f520;
L_0x60000015f340 .part L_0x6000001778e0, 0, 1;
L_0x60000015f2a0 .reduce/nor L_0x60000015f340;
L_0x60000015f700 .part L_0x6000001778e0, 3, 1;
L_0x6000001528a0 .reduce/nor L_0x60000015f700;
L_0x600000152800 .part L_0x6000001778e0, 2, 1;
L_0x600000152760 .part L_0x6000001778e0, 1, 1;
L_0x6000001526c0 .part L_0x6000001778e0, 0, 1;
L_0x600000152620 .part L_0x6000001778e0, 3, 1;
L_0x600000152580 .reduce/nor L_0x600000152620;
L_0x6000001524e0 .part L_0x6000001778e0, 2, 1;
L_0x600000152440 .part L_0x6000001778e0, 1, 1;
L_0x6000001523a0 .part L_0x6000001778e0, 0, 1;
L_0x600000152300 .reduce/nor L_0x6000001523a0;
L_0x600000152260 .part L_0x6000001778e0, 3, 1;
L_0x6000001521c0 .reduce/nor L_0x600000152260;
L_0x600000152120 .part L_0x6000001778e0, 2, 1;
L_0x600000152080 .part L_0x6000001778e0, 1, 1;
L_0x600000151fe0 .reduce/nor L_0x600000152080;
L_0x600000151f40 .part L_0x6000001778e0, 0, 1;
L_0x600000153f20 .part L_0x6000001778e0, 3, 1;
L_0x600000153e80 .reduce/nor L_0x600000153f20;
L_0x600000153de0 .part L_0x6000001778e0, 2, 1;
L_0x600000153d40 .part L_0x6000001778e0, 1, 1;
L_0x600000150aa0 .reduce/nor L_0x600000153d40;
L_0x600000150a00 .part L_0x6000001778e0, 0, 1;
L_0x600000150960 .reduce/nor L_0x600000150a00;
L_0x6000001508c0 .part L_0x6000001778e0, 3, 1;
L_0x600000150820 .reduce/nor L_0x6000001508c0;
L_0x600000150780 .part L_0x6000001778e0, 2, 1;
L_0x6000001506e0 .reduce/nor L_0x600000150780;
L_0x600000150640 .part L_0x6000001778e0, 1, 1;
L_0x6000001505a0 .part L_0x6000001778e0, 0, 1;
L_0x600000150500 .part L_0x6000001778e0, 3, 1;
L_0x600000150460 .reduce/nor L_0x600000150500;
L_0x6000001503c0 .part L_0x6000001778e0, 2, 1;
L_0x600000150320 .reduce/nor L_0x6000001503c0;
L_0x600000101720 .part L_0x6000001778e0, 1, 1;
L_0x600000150280 .part L_0x6000001778e0, 0, 1;
L_0x6000001501e0 .reduce/nor L_0x600000150280;
L_0x600000150140 .part L_0x6000001778e0, 3, 1;
L_0x600000155fe0 .reduce/nor L_0x600000150140;
L_0x600000155f40 .part L_0x6000001778e0, 2, 1;
L_0x600000155ea0 .reduce/nor L_0x600000155f40;
L_0x600000155e00 .part L_0x6000001778e0, 1, 1;
L_0x600000155d60 .reduce/nor L_0x600000155e00;
L_0x600000155cc0 .part L_0x6000001778e0, 0, 1;
LS_0x600000155c20_0_0 .concat8 [ 1 1 1 1], L_0x600001b4fcd0, L_0x600001b7b2c0, L_0x600001b7b410, L_0x600001b7b4f0;
LS_0x600000155c20_0_4 .concat8 [ 1 1 1 1], L_0x600001b7b640, L_0x600001b7b790, L_0x600001b7b8e0, L_0x600001b7ba30;
LS_0x600000155c20_0_8 .concat8 [ 1 1 1 1], L_0x600001b7bb80, L_0x600001b7bcd0, L_0x600001b7be20, L_0x600001b7bf00;
LS_0x600000155c20_0_12 .concat8 [ 1 1 1 1], L_0x600001b78150, L_0x600001b78230, L_0x600001b783f0, L_0x600001b78540;
L_0x600000155c20 .concat8 [ 4 4 4 4], LS_0x600000155c20_0_0, LS_0x600000155c20_0_4, LS_0x600000155c20_0_8, LS_0x600000155c20_0_12;
L_0x600000155b80 .part L_0x6000001778e0, 3, 1;
L_0x600000155ae0 .reduce/nor L_0x600000155b80;
L_0x600000155a40 .part L_0x6000001778e0, 2, 1;
L_0x6000001559a0 .reduce/nor L_0x600000155a40;
L_0x600000155900 .part L_0x6000001778e0, 1, 1;
L_0x600000155860 .reduce/nor L_0x600000155900;
L_0x6000001557c0 .part L_0x6000001778e0, 0, 1;
L_0x600000154280 .reduce/nor L_0x6000001557c0;
S_0x7f9f34f06520 .scope module, "regArray[0]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000465b0_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000046640_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000466d0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000046760_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  1 drivers
v0x6000000467f0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  1 drivers
v0x600000046880_0 .net "WriteReg", 0 0, L_0x60000012e1c0;  1 drivers
v0x600000046910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000469a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000109400 .part L_0x6000001cde00, 0, 1;
L_0x6000001094a0 .part L_0x6000001cde00, 1, 1;
L_0x600000109540 .part L_0x6000001cde00, 2, 1;
L_0x6000001095e0 .part L_0x6000001cde00, 3, 1;
L_0x600000109680 .part L_0x6000001cde00, 4, 1;
L_0x600000109720 .part L_0x6000001cde00, 5, 1;
L_0x6000001097c0 .part L_0x6000001cde00, 6, 1;
L_0x600000109860 .part L_0x6000001cde00, 7, 1;
L_0x600000109900 .part L_0x6000001cde00, 8, 1;
L_0x6000001099a0 .part L_0x6000001cde00, 9, 1;
L_0x600000109a40 .part L_0x6000001cde00, 10, 1;
L_0x600000109ae0 .part L_0x6000001cde00, 11, 1;
L_0x600000109b80 .part L_0x6000001cde00, 12, 1;
L_0x600000109c20 .part L_0x6000001cde00, 13, 1;
L_0x600000109cc0 .part L_0x6000001cde00, 14, 1;
L_0x600000109d60 .part L_0x6000001cde00, 15, 1;
p0x7f9f358b5ac8 .port I0x60000304e160, L_0x600000108000;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b5ac8;
p0x7f9f358b5ee8 .port I0x60000304e160, L_0x600000108140;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b5ee8;
p0x7f9f358b62a8 .port I0x60000304e160, L_0x600000108280;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b62a8;
p0x7f9f358b6668 .port I0x60000304e160, L_0x6000001083c0;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b6668;
p0x7f9f358b6a28 .port I0x60000304e160, L_0x600000108500;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b6a28;
p0x7f9f358b6de8 .port I0x60000304e160, L_0x600000108640;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b6de8;
p0x7f9f358b71a8 .port I0x60000304e160, L_0x600000108780;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b71a8;
p0x7f9f358b7568 .port I0x60000304e160, L_0x6000001088c0;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b7568;
p0x7f9f358b7928 .port I0x60000304e160, L_0x600000108a00;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b7928;
p0x7f9f358b7ce8 .port I0x60000304e160, L_0x600000108b40;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b7ce8;
p0x7f9f358b80a8 .port I0x60000304e160, L_0x600000108c80;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b80a8;
p0x7f9f358b8468 .port I0x60000304e160, L_0x600000108dc0;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b8468;
p0x7f9f358b8828 .port I0x60000304e160, L_0x600000108f00;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b8828;
p0x7f9f358b8be8 .port I0x60000304e160, L_0x600000109040;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b8be8;
p0x7f9f358b8fa8 .port I0x60000304e160, L_0x600000109180;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b8fa8;
p0x7f9f358b9368 .port I0x60000304e160, L_0x6000001092c0;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b9368;
p0x7f9f358b5af8 .port I0x600003101fe0, L_0x6000001080a0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b5af8;
p0x7f9f358b5f18 .port I0x600003101fe0, L_0x6000001081e0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b5f18;
p0x7f9f358b62d8 .port I0x600003101fe0, L_0x600000108320;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b62d8;
p0x7f9f358b6698 .port I0x600003101fe0, L_0x600000108460;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b6698;
p0x7f9f358b6a58 .port I0x600003101fe0, L_0x6000001085a0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b6a58;
p0x7f9f358b6e18 .port I0x600003101fe0, L_0x6000001086e0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b6e18;
p0x7f9f358b71d8 .port I0x600003101fe0, L_0x600000108820;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b71d8;
p0x7f9f358b7598 .port I0x600003101fe0, L_0x600000108960;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b7598;
p0x7f9f358b7958 .port I0x600003101fe0, L_0x600000108aa0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b7958;
p0x7f9f358b7d18 .port I0x600003101fe0, L_0x600000108be0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b7d18;
p0x7f9f358b80d8 .port I0x600003101fe0, L_0x600000108d20;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b80d8;
p0x7f9f358b8498 .port I0x600003101fe0, L_0x600000108e60;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b8498;
p0x7f9f358b8858 .port I0x600003101fe0, L_0x600000108fa0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b8858;
p0x7f9f358b8c18 .port I0x600003101fe0, L_0x6000001090e0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b8c18;
p0x7f9f358b8fd8 .port I0x600003101fe0, L_0x600000109220;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b8fd8;
p0x7f9f358b9398 .port I0x600003101fe0, L_0x600000109360;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b9398;
S_0x7f9f34f06690 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005cfc0_0 .net8 "Bitline1", 0 0, p0x7f9f358b5ac8;  1 drivers, strength-aware
v0x60000005d050_0 .net8 "Bitline2", 0 0, p0x7f9f358b5af8;  1 drivers, strength-aware
v0x60000005d0e0_0 .net "D", 0 0, L_0x600000109400;  1 drivers
v0x60000005d170_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005d200_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005d290_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b5b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005d320_0 name=_ivl_0
o0x7f9f358b5bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005d3b0_0 name=_ivl_4
v0x60000005d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005d4d0_0 .net "dffOut", 0 0, v0x60000005cea0_0;  1 drivers
v0x60000005d560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108000 .functor MUXZ 1, o0x7f9f358b5b88, v0x60000005cea0_0, L_0x60000012ebc0, C4<>;
L_0x6000001080a0 .functor MUXZ 1, o0x7f9f358b5bb8, v0x60000005cea0_0, L_0x60000010c140, C4<>;
S_0x7f9f34f06800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f06690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005cc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005ccf0_0 .net "d", 0 0, L_0x600000109400;  alias, 1 drivers
v0x60000005cd80_0 .net "q", 0 0, v0x60000005cea0_0;  alias, 1 drivers
v0x60000005ce10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005cea0_0 .var "state", 0 0;
v0x60000005cf30_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f06970 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005d950_0 .net8 "Bitline1", 0 0, p0x7f9f358b5ee8;  1 drivers, strength-aware
v0x60000005d9e0_0 .net8 "Bitline2", 0 0, p0x7f9f358b5f18;  1 drivers, strength-aware
v0x60000005da70_0 .net "D", 0 0, L_0x6000001094a0;  1 drivers
v0x60000005db00_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005db90_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005dc20_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b5f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005dcb0_0 name=_ivl_0
o0x7f9f358b5f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005dd40_0 name=_ivl_4
v0x60000005ddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005de60_0 .net "dffOut", 0 0, v0x60000005d830_0;  1 drivers
v0x60000005def0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108140 .functor MUXZ 1, o0x7f9f358b5f48, v0x60000005d830_0, L_0x60000012ebc0, C4<>;
L_0x6000001081e0 .functor MUXZ 1, o0x7f9f358b5f78, v0x60000005d830_0, L_0x60000010c140, C4<>;
S_0x7f9f34f06ae0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f06970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005d5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005d680_0 .net "d", 0 0, L_0x6000001094a0;  alias, 1 drivers
v0x60000005d710_0 .net "q", 0 0, v0x60000005d830_0;  alias, 1 drivers
v0x60000005d7a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005d830_0 .var "state", 0 0;
v0x60000005d8c0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f06c50 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005e2e0_0 .net8 "Bitline1", 0 0, p0x7f9f358b62a8;  1 drivers, strength-aware
v0x60000005e370_0 .net8 "Bitline2", 0 0, p0x7f9f358b62d8;  1 drivers, strength-aware
v0x60000005e400_0 .net "D", 0 0, L_0x600000109540;  1 drivers
v0x60000005e490_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005e520_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005e5b0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b6308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005e640_0 name=_ivl_0
o0x7f9f358b6338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005e6d0_0 name=_ivl_4
v0x60000005e760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005e7f0_0 .net "dffOut", 0 0, v0x60000005e1c0_0;  1 drivers
v0x60000005e880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108280 .functor MUXZ 1, o0x7f9f358b6308, v0x60000005e1c0_0, L_0x60000012ebc0, C4<>;
L_0x600000108320 .functor MUXZ 1, o0x7f9f358b6338, v0x60000005e1c0_0, L_0x60000010c140, C4<>;
S_0x7f9f34f06dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f06c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005df80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005e010_0 .net "d", 0 0, L_0x600000109540;  alias, 1 drivers
v0x60000005e0a0_0 .net "q", 0 0, v0x60000005e1c0_0;  alias, 1 drivers
v0x60000005e130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005e1c0_0 .var "state", 0 0;
v0x60000005e250_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f04290 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005ec70_0 .net8 "Bitline1", 0 0, p0x7f9f358b6668;  1 drivers, strength-aware
v0x60000005ed00_0 .net8 "Bitline2", 0 0, p0x7f9f358b6698;  1 drivers, strength-aware
v0x60000005ed90_0 .net "D", 0 0, L_0x6000001095e0;  1 drivers
v0x60000005ee20_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005eeb0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005ef40_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b66c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005efd0_0 name=_ivl_0
o0x7f9f358b66f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f060_0 name=_ivl_4
v0x60000005f0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005f180_0 .net "dffOut", 0 0, v0x60000005eb50_0;  1 drivers
v0x60000005f210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001083c0 .functor MUXZ 1, o0x7f9f358b66c8, v0x60000005eb50_0, L_0x60000012ebc0, C4<>;
L_0x600000108460 .functor MUXZ 1, o0x7f9f358b66f8, v0x60000005eb50_0, L_0x60000010c140, C4<>;
S_0x7f9f34f04400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f04290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005e910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005e9a0_0 .net "d", 0 0, L_0x6000001095e0;  alias, 1 drivers
v0x60000005ea30_0 .net "q", 0 0, v0x60000005eb50_0;  alias, 1 drivers
v0x60000005eac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005eb50_0 .var "state", 0 0;
v0x60000005ebe0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f04570 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005f600_0 .net8 "Bitline1", 0 0, p0x7f9f358b6a28;  1 drivers, strength-aware
v0x60000005f690_0 .net8 "Bitline2", 0 0, p0x7f9f358b6a58;  1 drivers, strength-aware
v0x60000005f720_0 .net "D", 0 0, L_0x600000109680;  1 drivers
v0x60000005f7b0_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005f840_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005f8d0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b6a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f960_0 name=_ivl_0
o0x7f9f358b6ab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005f9f0_0 name=_ivl_4
v0x60000005fa80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005fb10_0 .net "dffOut", 0 0, v0x60000005f4e0_0;  1 drivers
v0x60000005fba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108500 .functor MUXZ 1, o0x7f9f358b6a88, v0x60000005f4e0_0, L_0x60000012ebc0, C4<>;
L_0x6000001085a0 .functor MUXZ 1, o0x7f9f358b6ab8, v0x60000005f4e0_0, L_0x60000010c140, C4<>;
S_0x7f9f34f046e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f04570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005f2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005f330_0 .net "d", 0 0, L_0x600000109680;  alias, 1 drivers
v0x60000005f3c0_0 .net "q", 0 0, v0x60000005f4e0_0;  alias, 1 drivers
v0x60000005f450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005f4e0_0 .var "state", 0 0;
v0x60000005f570_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f04850 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000058000_0 .net8 "Bitline1", 0 0, p0x7f9f358b6de8;  1 drivers, strength-aware
v0x600000058090_0 .net8 "Bitline2", 0 0, p0x7f9f358b6e18;  1 drivers, strength-aware
v0x600000058120_0 .net "D", 0 0, L_0x600000109720;  1 drivers
v0x6000000581b0_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000058240_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x6000000582d0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b6e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000058360_0 name=_ivl_0
o0x7f9f358b6e78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000583f0_0 name=_ivl_4
v0x600000058480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000058510_0 .net "dffOut", 0 0, v0x60000005fe70_0;  1 drivers
v0x6000000585a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108640 .functor MUXZ 1, o0x7f9f358b6e48, v0x60000005fe70_0, L_0x60000012ebc0, C4<>;
L_0x6000001086e0 .functor MUXZ 1, o0x7f9f358b6e78, v0x60000005fe70_0, L_0x60000010c140, C4<>;
S_0x7f9f34f049c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f04850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005fc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005fcc0_0 .net "d", 0 0, L_0x600000109720;  alias, 1 drivers
v0x60000005fd50_0 .net "q", 0 0, v0x60000005fe70_0;  alias, 1 drivers
v0x60000005fde0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005fe70_0 .var "state", 0 0;
v0x60000005ff00_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f04b30 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000058990_0 .net8 "Bitline1", 0 0, p0x7f9f358b71a8;  1 drivers, strength-aware
v0x600000058a20_0 .net8 "Bitline2", 0 0, p0x7f9f358b71d8;  1 drivers, strength-aware
v0x600000058ab0_0 .net "D", 0 0, L_0x6000001097c0;  1 drivers
v0x600000058b40_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000058bd0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x600000058c60_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b7208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000058cf0_0 name=_ivl_0
o0x7f9f358b7238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000058d80_0 name=_ivl_4
v0x600000058e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000058ea0_0 .net "dffOut", 0 0, v0x600000058870_0;  1 drivers
v0x600000058f30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108780 .functor MUXZ 1, o0x7f9f358b7208, v0x600000058870_0, L_0x60000012ebc0, C4<>;
L_0x600000108820 .functor MUXZ 1, o0x7f9f358b7238, v0x600000058870_0, L_0x60000010c140, C4<>;
S_0x7f9f34f04ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f04b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000058630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000586c0_0 .net "d", 0 0, L_0x6000001097c0;  alias, 1 drivers
v0x600000058750_0 .net "q", 0 0, v0x600000058870_0;  alias, 1 drivers
v0x6000000587e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000058870_0 .var "state", 0 0;
v0x600000058900_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f04e10 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000059320_0 .net8 "Bitline1", 0 0, p0x7f9f358b7568;  1 drivers, strength-aware
v0x6000000593b0_0 .net8 "Bitline2", 0 0, p0x7f9f358b7598;  1 drivers, strength-aware
v0x600000059440_0 .net "D", 0 0, L_0x600000109860;  1 drivers
v0x6000000594d0_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000059560_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x6000000595f0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b75c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000059680_0 name=_ivl_0
o0x7f9f358b75f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000059710_0 name=_ivl_4
v0x6000000597a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000059830_0 .net "dffOut", 0 0, v0x600000059200_0;  1 drivers
v0x6000000598c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001088c0 .functor MUXZ 1, o0x7f9f358b75c8, v0x600000059200_0, L_0x60000012ebc0, C4<>;
L_0x600000108960 .functor MUXZ 1, o0x7f9f358b75f8, v0x600000059200_0, L_0x60000010c140, C4<>;
S_0x7f9f34f04f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f04e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000058fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000059050_0 .net "d", 0 0, L_0x600000109860;  alias, 1 drivers
v0x6000000590e0_0 .net "q", 0 0, v0x600000059200_0;  alias, 1 drivers
v0x600000059170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000059200_0 .var "state", 0 0;
v0x600000059290_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f050f0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000059cb0_0 .net8 "Bitline1", 0 0, p0x7f9f358b7928;  1 drivers, strength-aware
v0x600000059d40_0 .net8 "Bitline2", 0 0, p0x7f9f358b7958;  1 drivers, strength-aware
v0x600000059dd0_0 .net "D", 0 0, L_0x600000109900;  1 drivers
v0x600000059e60_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000059ef0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x600000059f80_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b7988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005a010_0 name=_ivl_0
o0x7f9f358b79b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005a0a0_0 name=_ivl_4
v0x60000005a130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005a1c0_0 .net "dffOut", 0 0, v0x600000059b90_0;  1 drivers
v0x60000005a250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108a00 .functor MUXZ 1, o0x7f9f358b7988, v0x600000059b90_0, L_0x60000012ebc0, C4<>;
L_0x600000108aa0 .functor MUXZ 1, o0x7f9f358b79b8, v0x600000059b90_0, L_0x60000010c140, C4<>;
S_0x7f9f34f05260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f050f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000059950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000599e0_0 .net "d", 0 0, L_0x600000109900;  alias, 1 drivers
v0x600000059a70_0 .net "q", 0 0, v0x600000059b90_0;  alias, 1 drivers
v0x600000059b00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000059b90_0 .var "state", 0 0;
v0x600000059c20_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8b700 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005a640_0 .net8 "Bitline1", 0 0, p0x7f9f358b7ce8;  1 drivers, strength-aware
v0x60000005a6d0_0 .net8 "Bitline2", 0 0, p0x7f9f358b7d18;  1 drivers, strength-aware
v0x60000005a760_0 .net "D", 0 0, L_0x6000001099a0;  1 drivers
v0x60000005a7f0_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005a880_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005a910_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b7d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005a9a0_0 name=_ivl_0
o0x7f9f358b7d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005aa30_0 name=_ivl_4
v0x60000005aac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005ab50_0 .net "dffOut", 0 0, v0x60000005a520_0;  1 drivers
v0x60000005abe0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108b40 .functor MUXZ 1, o0x7f9f358b7d48, v0x60000005a520_0, L_0x60000012ebc0, C4<>;
L_0x600000108be0 .functor MUXZ 1, o0x7f9f358b7d78, v0x60000005a520_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8b870 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8b700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005a2e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005a370_0 .net "d", 0 0, L_0x6000001099a0;  alias, 1 drivers
v0x60000005a400_0 .net "q", 0 0, v0x60000005a520_0;  alias, 1 drivers
v0x60000005a490_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005a520_0 .var "state", 0 0;
v0x60000005a5b0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8b9e0 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005afd0_0 .net8 "Bitline1", 0 0, p0x7f9f358b80a8;  1 drivers, strength-aware
v0x60000005b060_0 .net8 "Bitline2", 0 0, p0x7f9f358b80d8;  1 drivers, strength-aware
v0x60000005b0f0_0 .net "D", 0 0, L_0x600000109a40;  1 drivers
v0x60000005b180_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005b210_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005b2a0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b8108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005b330_0 name=_ivl_0
o0x7f9f358b8138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005b3c0_0 name=_ivl_4
v0x60000005b450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005b4e0_0 .net "dffOut", 0 0, v0x60000005aeb0_0;  1 drivers
v0x60000005b570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108c80 .functor MUXZ 1, o0x7f9f358b8108, v0x60000005aeb0_0, L_0x60000012ebc0, C4<>;
L_0x600000108d20 .functor MUXZ 1, o0x7f9f358b8138, v0x60000005aeb0_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8bb50 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8b9e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005ac70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005ad00_0 .net "d", 0 0, L_0x600000109a40;  alias, 1 drivers
v0x60000005ad90_0 .net "q", 0 0, v0x60000005aeb0_0;  alias, 1 drivers
v0x60000005ae20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005aeb0_0 .var "state", 0 0;
v0x60000005af40_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8b1b0 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000005b960_0 .net8 "Bitline1", 0 0, p0x7f9f358b8468;  1 drivers, strength-aware
v0x60000005b9f0_0 .net8 "Bitline2", 0 0, p0x7f9f358b8498;  1 drivers, strength-aware
v0x60000005ba80_0 .net "D", 0 0, L_0x600000109ae0;  1 drivers
v0x60000005bb10_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x60000005bba0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x60000005bc30_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b84c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005bcc0_0 name=_ivl_0
o0x7f9f358b84f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000005bd50_0 name=_ivl_4
v0x60000038af40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005bde0_0 .net "dffOut", 0 0, v0x60000005b840_0;  1 drivers
v0x60000005be70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108dc0 .functor MUXZ 1, o0x7f9f358b84c8, v0x60000005b840_0, L_0x60000012ebc0, C4<>;
L_0x600000108e60 .functor MUXZ 1, o0x7f9f358b84f8, v0x60000005b840_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8b320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8b1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005b600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000005b690_0 .net "d", 0 0, L_0x600000109ae0;  alias, 1 drivers
v0x60000005b720_0 .net "q", 0 0, v0x60000005b840_0;  alias, 1 drivers
v0x60000005b7b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000005b840_0 .var "state", 0 0;
v0x60000005b8d0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8ac60 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000442d0_0 .net8 "Bitline1", 0 0, p0x7f9f358b8828;  1 drivers, strength-aware
v0x600000044360_0 .net8 "Bitline2", 0 0, p0x7f9f358b8858;  1 drivers, strength-aware
v0x6000000443f0_0 .net "D", 0 0, L_0x600000109b80;  1 drivers
v0x600000044480_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000044510_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x6000000445a0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b8888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044630_0 name=_ivl_0
o0x7f9f358b88b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000446c0_0 name=_ivl_4
v0x600000044750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000447e0_0 .net "dffOut", 0 0, v0x6000000441b0_0;  1 drivers
v0x600000044870_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000108f00 .functor MUXZ 1, o0x7f9f358b8888, v0x6000000441b0_0, L_0x60000012ebc0, C4<>;
L_0x600000108fa0 .functor MUXZ 1, o0x7f9f358b88b8, v0x6000000441b0_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8add0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8ac60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000005bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000044000_0 .net "d", 0 0, L_0x600000109b80;  alias, 1 drivers
v0x600000044090_0 .net "q", 0 0, v0x6000000441b0_0;  alias, 1 drivers
v0x600000044120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000441b0_0 .var "state", 0 0;
v0x600000044240_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8a710 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000044c60_0 .net8 "Bitline1", 0 0, p0x7f9f358b8be8;  1 drivers, strength-aware
v0x600000044cf0_0 .net8 "Bitline2", 0 0, p0x7f9f358b8c18;  1 drivers, strength-aware
v0x600000044d80_0 .net "D", 0 0, L_0x600000109c20;  1 drivers
v0x600000044e10_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000044ea0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x600000044f30_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b8c48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000044fc0_0 name=_ivl_0
o0x7f9f358b8c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045050_0 name=_ivl_4
v0x6000000450e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000045170_0 .net "dffOut", 0 0, v0x600000044b40_0;  1 drivers
v0x600000045200_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000109040 .functor MUXZ 1, o0x7f9f358b8c48, v0x600000044b40_0, L_0x60000012ebc0, C4<>;
L_0x6000001090e0 .functor MUXZ 1, o0x7f9f358b8c78, v0x600000044b40_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8a880 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8a710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000044900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000044990_0 .net "d", 0 0, L_0x600000109c20;  alias, 1 drivers
v0x600000044a20_0 .net "q", 0 0, v0x600000044b40_0;  alias, 1 drivers
v0x600000044ab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000044b40_0 .var "state", 0 0;
v0x600000044bd0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b8a1c0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000455f0_0 .net8 "Bitline1", 0 0, p0x7f9f358b8fa8;  1 drivers, strength-aware
v0x600000045680_0 .net8 "Bitline2", 0 0, p0x7f9f358b8fd8;  1 drivers, strength-aware
v0x600000045710_0 .net "D", 0 0, L_0x600000109cc0;  1 drivers
v0x6000000457a0_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x600000045830_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x6000000458c0_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b9008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000045950_0 name=_ivl_0
o0x7f9f358b9038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000459e0_0 name=_ivl_4
v0x600000045a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000045b00_0 .net "dffOut", 0 0, v0x6000000454d0_0;  1 drivers
v0x600000045b90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000109180 .functor MUXZ 1, o0x7f9f358b9008, v0x6000000454d0_0, L_0x60000012ebc0, C4<>;
L_0x600000109220 .functor MUXZ 1, o0x7f9f358b9038, v0x6000000454d0_0, L_0x60000010c140, C4<>;
S_0x7f9f35b8a330 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8a1c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000045290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000045320_0 .net "d", 0 0, L_0x600000109cc0;  alias, 1 drivers
v0x6000000453b0_0 .net "q", 0 0, v0x6000000454d0_0;  alias, 1 drivers
v0x600000045440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000454d0_0 .var "state", 0 0;
v0x600000045560_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f35b89c70 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f06520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000045f80_0 .net8 "Bitline1", 0 0, p0x7f9f358b9368;  1 drivers, strength-aware
v0x600000046010_0 .net8 "Bitline2", 0 0, p0x7f9f358b9398;  1 drivers, strength-aware
v0x6000000460a0_0 .net "D", 0 0, L_0x600000109d60;  1 drivers
v0x600000046130_0 .net "ReadEnable1", 0 0, L_0x60000012ebc0;  alias, 1 drivers
v0x6000000461c0_0 .net "ReadEnable2", 0 0, L_0x60000010c140;  alias, 1 drivers
v0x600000046250_0 .net "WriteEnable", 0 0, L_0x60000012e1c0;  alias, 1 drivers
o0x7f9f358b93c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000462e0_0 name=_ivl_0
o0x7f9f358b93f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000046370_0 name=_ivl_4
v0x600000046400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000046490_0 .net "dffOut", 0 0, v0x600000045e60_0;  1 drivers
v0x600000046520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001092c0 .functor MUXZ 1, o0x7f9f358b93c8, v0x600000045e60_0, L_0x60000012ebc0, C4<>;
L_0x600000109360 .functor MUXZ 1, o0x7f9f358b93f8, v0x600000045e60_0, L_0x60000010c140, C4<>;
S_0x7f9f35b89de0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b89c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000045c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000045cb0_0 .net "d", 0 0, L_0x600000109d60;  alias, 1 drivers
v0x600000045d40_0 .net "q", 0 0, v0x600000045e60_0;  alias, 1 drivers
v0x600000045dd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000045e60_0 .var "state", 0 0;
v0x600000045ef0_0 .net "wen", 0 0, L_0x60000012e1c0;  alias, 1 drivers
S_0x7f9f34f053d0 .scope module, "regArray[1]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000048090_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000048120_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000481b0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000048240_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  1 drivers
v0x6000000482d0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  1 drivers
v0x600000048360_0 .net "WriteReg", 0 0, L_0x60000012e260;  1 drivers
v0x6000000483f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000048480_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010b200 .part L_0x6000001cde00, 0, 1;
L_0x60000010b2a0 .part L_0x6000001cde00, 1, 1;
L_0x60000010b340 .part L_0x6000001cde00, 2, 1;
L_0x60000010b3e0 .part L_0x6000001cde00, 3, 1;
L_0x60000010b480 .part L_0x6000001cde00, 4, 1;
L_0x60000010b520 .part L_0x6000001cde00, 5, 1;
L_0x60000010b5c0 .part L_0x6000001cde00, 6, 1;
L_0x60000010b660 .part L_0x6000001cde00, 7, 1;
L_0x60000010b700 .part L_0x6000001cde00, 8, 1;
L_0x60000010b7a0 .part L_0x6000001cde00, 9, 1;
L_0x60000010b840 .part L_0x6000001cde00, 10, 1;
L_0x60000010b8e0 .part L_0x6000001cde00, 11, 1;
L_0x60000010b980 .part L_0x6000001cde00, 12, 1;
L_0x60000010ba20 .part L_0x6000001cde00, 13, 1;
L_0x60000010bac0 .part L_0x6000001cde00, 14, 1;
L_0x60000010bb60 .part L_0x6000001cde00, 15, 1;
p0x7f9f358b9968 .port I0x60000304e160, L_0x600000109e00;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b9968;
p0x7f9f358b9d88 .port I0x60000304e160, L_0x600000109f40;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358b9d88;
p0x7f9f358ba148 .port I0x60000304e160, L_0x60000010a080;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ba148;
p0x7f9f358ba508 .port I0x60000304e160, L_0x60000010a1c0;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ba508;
p0x7f9f358ba8c8 .port I0x60000304e160, L_0x60000010a300;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ba8c8;
p0x7f9f358bac88 .port I0x60000304e160, L_0x60000010a440;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bac88;
p0x7f9f358bb048 .port I0x60000304e160, L_0x60000010a580;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bb048;
p0x7f9f358bb408 .port I0x60000304e160, L_0x60000010a6c0;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bb408;
p0x7f9f358bb7c8 .port I0x60000304e160, L_0x60000010a800;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bb7c8;
p0x7f9f358bbb88 .port I0x60000304e160, L_0x60000010a940;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bbb88;
p0x7f9f358bbf48 .port I0x60000304e160, L_0x60000010aa80;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bbf48;
p0x7f9f358bc308 .port I0x60000304e160, L_0x60000010abc0;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bc308;
p0x7f9f358bc6c8 .port I0x60000304e160, L_0x60000010ad00;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bc6c8;
p0x7f9f358bca88 .port I0x60000304e160, L_0x60000010ae40;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bca88;
p0x7f9f358bce48 .port I0x60000304e160, L_0x60000010af80;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bce48;
p0x7f9f358bd208 .port I0x60000304e160, L_0x60000010b0c0;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bd208;
p0x7f9f358b9998 .port I0x600003101fe0, L_0x600000109ea0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b9998;
p0x7f9f358b9db8 .port I0x600003101fe0, L_0x600000109fe0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358b9db8;
p0x7f9f358ba178 .port I0x600003101fe0, L_0x60000010a120;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ba178;
p0x7f9f358ba538 .port I0x600003101fe0, L_0x60000010a260;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ba538;
p0x7f9f358ba8f8 .port I0x600003101fe0, L_0x60000010a3a0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ba8f8;
p0x7f9f358bacb8 .port I0x600003101fe0, L_0x60000010a4e0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bacb8;
p0x7f9f358bb078 .port I0x600003101fe0, L_0x60000010a620;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bb078;
p0x7f9f358bb438 .port I0x600003101fe0, L_0x60000010a760;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bb438;
p0x7f9f358bb7f8 .port I0x600003101fe0, L_0x60000010a8a0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bb7f8;
p0x7f9f358bbbb8 .port I0x600003101fe0, L_0x60000010a9e0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bbbb8;
p0x7f9f358bbf78 .port I0x600003101fe0, L_0x60000010ab20;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bbf78;
p0x7f9f358bc338 .port I0x600003101fe0, L_0x60000010ac60;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bc338;
p0x7f9f358bc6f8 .port I0x600003101fe0, L_0x60000010ada0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bc6f8;
p0x7f9f358bcab8 .port I0x600003101fe0, L_0x60000010aee0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bcab8;
p0x7f9f358bce78 .port I0x600003101fe0, L_0x60000010b020;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bce78;
p0x7f9f358bd238 .port I0x600003101fe0, L_0x60000010b160;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bd238;
S_0x7f9f34f05540 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000046d90_0 .net8 "Bitline1", 0 0, p0x7f9f358b9968;  1 drivers, strength-aware
v0x600000046e20_0 .net8 "Bitline2", 0 0, p0x7f9f358b9998;  1 drivers, strength-aware
v0x600000046eb0_0 .net "D", 0 0, L_0x60000010b200;  1 drivers
v0x600000046f40_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000046fd0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x600000047060_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358b9a28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000470f0_0 name=_ivl_0
o0x7f9f358b9a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000047180_0 name=_ivl_4
v0x600000047210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000472a0_0 .net "dffOut", 0 0, v0x600000046c70_0;  1 drivers
v0x600000047330_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000109e00 .functor MUXZ 1, o0x7f9f358b9a28, v0x600000046c70_0, L_0x60000012ec60, C4<>;
L_0x600000109ea0 .functor MUXZ 1, o0x7f9f358b9a58, v0x600000046c70_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b891d0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f34f05540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000046a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000046ac0_0 .net "d", 0 0, L_0x60000010b200;  alias, 1 drivers
v0x600000046b50_0 .net "q", 0 0, v0x600000046c70_0;  alias, 1 drivers
v0x600000046be0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000046c70_0 .var "state", 0 0;
v0x600000046d00_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b89340 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000047720_0 .net8 "Bitline1", 0 0, p0x7f9f358b9d88;  1 drivers, strength-aware
v0x6000000477b0_0 .net8 "Bitline2", 0 0, p0x7f9f358b9db8;  1 drivers, strength-aware
v0x600000047840_0 .net "D", 0 0, L_0x60000010b2a0;  1 drivers
v0x6000000478d0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000047960_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000000479f0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358b9de8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000047a80_0 name=_ivl_0
o0x7f9f358b9e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000047b10_0 name=_ivl_4
v0x600000047ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000047c30_0 .net "dffOut", 0 0, v0x600000047600_0;  1 drivers
v0x600000047cc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000109f40 .functor MUXZ 1, o0x7f9f358b9de8, v0x600000047600_0, L_0x60000012ec60, C4<>;
L_0x600000109fe0 .functor MUXZ 1, o0x7f9f358b9e18, v0x600000047600_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b88c80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b89340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000473c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000047450_0 .net "d", 0 0, L_0x60000010b2a0;  alias, 1 drivers
v0x6000000474e0_0 .net "q", 0 0, v0x600000047600_0;  alias, 1 drivers
v0x600000047570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000047600_0 .var "state", 0 0;
v0x600000047690_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b88df0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000040120_0 .net8 "Bitline1", 0 0, p0x7f9f358ba148;  1 drivers, strength-aware
v0x6000000401b0_0 .net8 "Bitline2", 0 0, p0x7f9f358ba178;  1 drivers, strength-aware
v0x600000040240_0 .net "D", 0 0, L_0x60000010b340;  1 drivers
v0x6000000402d0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000040360_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000000403f0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358ba1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040480_0 name=_ivl_0
o0x7f9f358ba1d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040510_0 name=_ivl_4
v0x6000000405a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000040630_0 .net "dffOut", 0 0, v0x600000040000_0;  1 drivers
v0x6000000406c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a080 .functor MUXZ 1, o0x7f9f358ba1a8, v0x600000040000_0, L_0x60000012ec60, C4<>;
L_0x60000010a120 .functor MUXZ 1, o0x7f9f358ba1d8, v0x600000040000_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b88730 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b88df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000047d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000047de0_0 .net "d", 0 0, L_0x60000010b340;  alias, 1 drivers
v0x600000047e70_0 .net "q", 0 0, v0x600000040000_0;  alias, 1 drivers
v0x600000047f00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000040000_0 .var "state", 0 0;
v0x600000040090_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b888a0 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000040ab0_0 .net8 "Bitline1", 0 0, p0x7f9f358ba508;  1 drivers, strength-aware
v0x600000040b40_0 .net8 "Bitline2", 0 0, p0x7f9f358ba538;  1 drivers, strength-aware
v0x600000040bd0_0 .net "D", 0 0, L_0x60000010b3e0;  1 drivers
v0x600000040c60_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000040cf0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x600000040d80_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358ba568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040e10_0 name=_ivl_0
o0x7f9f358ba598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000040ea0_0 name=_ivl_4
v0x600000040f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000040fc0_0 .net "dffOut", 0 0, v0x600000040990_0;  1 drivers
v0x600000041050_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a1c0 .functor MUXZ 1, o0x7f9f358ba568, v0x600000040990_0, L_0x60000012ec60, C4<>;
L_0x60000010a260 .functor MUXZ 1, o0x7f9f358ba598, v0x600000040990_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b881e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b888a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000040750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000407e0_0 .net "d", 0 0, L_0x60000010b3e0;  alias, 1 drivers
v0x600000040870_0 .net "q", 0 0, v0x600000040990_0;  alias, 1 drivers
v0x600000040900_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000040990_0 .var "state", 0 0;
v0x600000040a20_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b88350 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000041440_0 .net8 "Bitline1", 0 0, p0x7f9f358ba8c8;  1 drivers, strength-aware
v0x6000000414d0_0 .net8 "Bitline2", 0 0, p0x7f9f358ba8f8;  1 drivers, strength-aware
v0x600000041560_0 .net "D", 0 0, L_0x60000010b480;  1 drivers
v0x6000000415f0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000041680_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x600000041710_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358ba928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000417a0_0 name=_ivl_0
o0x7f9f358ba958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000041830_0 name=_ivl_4
v0x6000000418c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000041950_0 .net "dffOut", 0 0, v0x600000041320_0;  1 drivers
v0x6000000419e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a300 .functor MUXZ 1, o0x7f9f358ba928, v0x600000041320_0, L_0x60000012ec60, C4<>;
L_0x60000010a3a0 .functor MUXZ 1, o0x7f9f358ba958, v0x600000041320_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b87c90 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b88350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000410e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000041170_0 .net "d", 0 0, L_0x60000010b480;  alias, 1 drivers
v0x600000041200_0 .net "q", 0 0, v0x600000041320_0;  alias, 1 drivers
v0x600000041290_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000041320_0 .var "state", 0 0;
v0x6000000413b0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b87e00 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000041dd0_0 .net8 "Bitline1", 0 0, p0x7f9f358bac88;  1 drivers, strength-aware
v0x600000041e60_0 .net8 "Bitline2", 0 0, p0x7f9f358bacb8;  1 drivers, strength-aware
v0x600000041ef0_0 .net "D", 0 0, L_0x60000010b520;  1 drivers
v0x600000041f80_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000042010_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000000420a0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bace8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042130_0 name=_ivl_0
o0x7f9f358bad18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000421c0_0 name=_ivl_4
v0x600000042250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000422e0_0 .net "dffOut", 0 0, v0x600000041cb0_0;  1 drivers
v0x600000042370_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a440 .functor MUXZ 1, o0x7f9f358bace8, v0x600000041cb0_0, L_0x60000012ec60, C4<>;
L_0x60000010a4e0 .functor MUXZ 1, o0x7f9f358bad18, v0x600000041cb0_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8ee40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b87e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000041a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000041b00_0 .net "d", 0 0, L_0x60000010b520;  alias, 1 drivers
v0x600000041b90_0 .net "q", 0 0, v0x600000041cb0_0;  alias, 1 drivers
v0x600000041c20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000041cb0_0 .var "state", 0 0;
v0x600000041d40_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8efb0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000042760_0 .net8 "Bitline1", 0 0, p0x7f9f358bb048;  1 drivers, strength-aware
v0x6000000427f0_0 .net8 "Bitline2", 0 0, p0x7f9f358bb078;  1 drivers, strength-aware
v0x600000042880_0 .net "D", 0 0, L_0x60000010b5c0;  1 drivers
v0x600000042910_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x6000000429a0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x600000042a30_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bb0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042ac0_0 name=_ivl_0
o0x7f9f358bb0d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000042b50_0 name=_ivl_4
v0x600000042be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000042c70_0 .net "dffOut", 0 0, v0x600000042640_0;  1 drivers
v0x600000042d00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a580 .functor MUXZ 1, o0x7f9f358bb0a8, v0x600000042640_0, L_0x60000012ec60, C4<>;
L_0x60000010a620 .functor MUXZ 1, o0x7f9f358bb0d8, v0x600000042640_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8f120 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8efb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000042400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000042490_0 .net "d", 0 0, L_0x60000010b5c0;  alias, 1 drivers
v0x600000042520_0 .net "q", 0 0, v0x600000042640_0;  alias, 1 drivers
v0x6000000425b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000042640_0 .var "state", 0 0;
v0x6000000426d0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8e8f0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000430f0_0 .net8 "Bitline1", 0 0, p0x7f9f358bb408;  1 drivers, strength-aware
v0x600000043180_0 .net8 "Bitline2", 0 0, p0x7f9f358bb438;  1 drivers, strength-aware
v0x600000043210_0 .net "D", 0 0, L_0x60000010b660;  1 drivers
v0x6000000432a0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000043330_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000000433c0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bb468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043450_0 name=_ivl_0
o0x7f9f358bb498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000434e0_0 name=_ivl_4
v0x600000043570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000043600_0 .net "dffOut", 0 0, v0x600000042fd0_0;  1 drivers
v0x600000043690_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a6c0 .functor MUXZ 1, o0x7f9f358bb468, v0x600000042fd0_0, L_0x60000012ec60, C4<>;
L_0x60000010a760 .functor MUXZ 1, o0x7f9f358bb498, v0x600000042fd0_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8ea60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8e8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000042d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000042e20_0 .net "d", 0 0, L_0x60000010b660;  alias, 1 drivers
v0x600000042eb0_0 .net "q", 0 0, v0x600000042fd0_0;  alias, 1 drivers
v0x600000042f40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000042fd0_0 .var "state", 0 0;
v0x600000043060_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8e3a0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000043a80_0 .net8 "Bitline1", 0 0, p0x7f9f358bb7c8;  1 drivers, strength-aware
v0x600000043b10_0 .net8 "Bitline2", 0 0, p0x7f9f358bb7f8;  1 drivers, strength-aware
v0x600000043ba0_0 .net "D", 0 0, L_0x60000010b700;  1 drivers
v0x600000043c30_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x600000043cc0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x600000043d50_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bb828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043de0_0 name=_ivl_0
o0x7f9f358bb858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000043e70_0 name=_ivl_4
v0x600000043f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004c000_0 .net "dffOut", 0 0, v0x600000043960_0;  1 drivers
v0x60000004c090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a800 .functor MUXZ 1, o0x7f9f358bb828, v0x600000043960_0, L_0x60000012ec60, C4<>;
L_0x60000010a8a0 .functor MUXZ 1, o0x7f9f358bb858, v0x600000043960_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8e510 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8e3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000043720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000437b0_0 .net "d", 0 0, L_0x60000010b700;  alias, 1 drivers
v0x600000043840_0 .net "q", 0 0, v0x600000043960_0;  alias, 1 drivers
v0x6000000438d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000043960_0 .var "state", 0 0;
v0x6000000439f0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8e050 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004c480_0 .net8 "Bitline1", 0 0, p0x7f9f358bbb88;  1 drivers, strength-aware
v0x60000004c510_0 .net8 "Bitline2", 0 0, p0x7f9f358bbbb8;  1 drivers, strength-aware
v0x60000004c5a0_0 .net "D", 0 0, L_0x60000010b7a0;  1 drivers
v0x60000004c630_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x60000004c6c0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x60000004c750_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bbbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004c7e0_0 name=_ivl_0
o0x7f9f358bbc18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004c870_0 name=_ivl_4
v0x60000004c900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004c990_0 .net "dffOut", 0 0, v0x60000004c360_0;  1 drivers
v0x60000004ca20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010a940 .functor MUXZ 1, o0x7f9f358bbbe8, v0x60000004c360_0, L_0x60000012ec60, C4<>;
L_0x60000010a9e0 .functor MUXZ 1, o0x7f9f358bbc18, v0x60000004c360_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8d900 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8e050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004c120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004c1b0_0 .net "d", 0 0, L_0x60000010b7a0;  alias, 1 drivers
v0x60000004c240_0 .net "q", 0 0, v0x60000004c360_0;  alias, 1 drivers
v0x60000004c2d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004c360_0 .var "state", 0 0;
v0x60000004c3f0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8da70 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004ce10_0 .net8 "Bitline1", 0 0, p0x7f9f358bbf48;  1 drivers, strength-aware
v0x60000004cea0_0 .net8 "Bitline2", 0 0, p0x7f9f358bbf78;  1 drivers, strength-aware
v0x60000004cf30_0 .net "D", 0 0, L_0x60000010b840;  1 drivers
v0x60000004cfc0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x60000004d050_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x60000004d0e0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bbfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004d170_0 name=_ivl_0
o0x7f9f358bbfd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004d200_0 name=_ivl_4
v0x60000004d290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004d320_0 .net "dffOut", 0 0, v0x60000004ccf0_0;  1 drivers
v0x60000004d3b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010aa80 .functor MUXZ 1, o0x7f9f358bbfa8, v0x60000004ccf0_0, L_0x60000012ec60, C4<>;
L_0x60000010ab20 .functor MUXZ 1, o0x7f9f358bbfd8, v0x60000004ccf0_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8d3b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8da70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004cab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004cb40_0 .net "d", 0 0, L_0x60000010b840;  alias, 1 drivers
v0x60000004cbd0_0 .net "q", 0 0, v0x60000004ccf0_0;  alias, 1 drivers
v0x60000004cc60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004ccf0_0 .var "state", 0 0;
v0x60000004cd80_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8d520 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004d7a0_0 .net8 "Bitline1", 0 0, p0x7f9f358bc308;  1 drivers, strength-aware
v0x60000004d830_0 .net8 "Bitline2", 0 0, p0x7f9f358bc338;  1 drivers, strength-aware
v0x60000004d8c0_0 .net "D", 0 0, L_0x60000010b8e0;  1 drivers
v0x60000004d950_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x60000004d9e0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x60000004da70_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bc368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004db00_0 name=_ivl_0
o0x7f9f358bc398 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004db90_0 name=_ivl_4
v0x60000004dc20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004dcb0_0 .net "dffOut", 0 0, v0x60000004d680_0;  1 drivers
v0x60000004dd40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010abc0 .functor MUXZ 1, o0x7f9f358bc368, v0x60000004d680_0, L_0x60000012ec60, C4<>;
L_0x60000010ac60 .functor MUXZ 1, o0x7f9f358bc398, v0x60000004d680_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8ce60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8d520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004d4d0_0 .net "d", 0 0, L_0x60000010b8e0;  alias, 1 drivers
v0x60000004d560_0 .net "q", 0 0, v0x60000004d680_0;  alias, 1 drivers
v0x60000004d5f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004d680_0 .var "state", 0 0;
v0x60000004d710_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35b8cfd0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003a5d40_0 .net8 "Bitline1", 0 0, p0x7f9f358bc6c8;  1 drivers, strength-aware
v0x6000003a5dd0_0 .net8 "Bitline2", 0 0, p0x7f9f358bc6f8;  1 drivers, strength-aware
v0x6000003a5e60_0 .net "D", 0 0, L_0x60000010b980;  1 drivers
v0x6000003a5ef0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x6000003a5f80_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000003a6010_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bc728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a60a0_0 name=_ivl_0
o0x7f9f358bc758 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a6130_0 name=_ivl_4
v0x6000003a61c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a6250_0 .net "dffOut", 0 0, v0x60000004e010_0;  1 drivers
v0x6000003a62e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010ad00 .functor MUXZ 1, o0x7f9f358bc728, v0x60000004e010_0, L_0x60000012ec60, C4<>;
L_0x60000010ada0 .functor MUXZ 1, o0x7f9f358bc758, v0x60000004e010_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35b8c910 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35b8cfd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004ddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004de60_0 .net "d", 0 0, L_0x60000010b980;  alias, 1 drivers
v0x60000004def0_0 .net "q", 0 0, v0x60000004e010_0;  alias, 1 drivers
v0x60000004df80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004e010_0 .var "state", 0 0;
v0x60000004e0a0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35f25fc0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003a66d0_0 .net8 "Bitline1", 0 0, p0x7f9f358bca88;  1 drivers, strength-aware
v0x6000003a6760_0 .net8 "Bitline2", 0 0, p0x7f9f358bcab8;  1 drivers, strength-aware
v0x6000003a67f0_0 .net "D", 0 0, L_0x60000010ba20;  1 drivers
v0x6000003a6880_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x6000003a6910_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000003a69a0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bcae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a6a30_0 name=_ivl_0
o0x7f9f358bcb18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a6ac0_0 name=_ivl_4
v0x6000003a6b50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a6be0_0 .net "dffOut", 0 0, v0x6000003a65b0_0;  1 drivers
v0x6000003a6c70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010ae40 .functor MUXZ 1, o0x7f9f358bcae8, v0x6000003a65b0_0, L_0x60000012ec60, C4<>;
L_0x60000010aee0 .functor MUXZ 1, o0x7f9f358bcb18, v0x6000003a65b0_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35f26130 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f25fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a6370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a6400_0 .net "d", 0 0, L_0x60000010ba20;  alias, 1 drivers
v0x6000003a6490_0 .net "q", 0 0, v0x6000003a65b0_0;  alias, 1 drivers
v0x6000003a6520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000003a65b0_0 .var "state", 0 0;
v0x6000003a6640_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35f262a0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003a7060_0 .net8 "Bitline1", 0 0, p0x7f9f358bce48;  1 drivers, strength-aware
v0x6000003a70f0_0 .net8 "Bitline2", 0 0, p0x7f9f358bce78;  1 drivers, strength-aware
v0x6000003a7180_0 .net "D", 0 0, L_0x60000010bac0;  1 drivers
v0x6000003a7210_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x6000003a72a0_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000003a7330_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bcea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a73c0_0 name=_ivl_0
o0x7f9f358bced8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a7450_0 name=_ivl_4
v0x6000003a74e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a7570_0 .net "dffOut", 0 0, v0x6000003a6f40_0;  1 drivers
v0x6000003a7600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010af80 .functor MUXZ 1, o0x7f9f358bcea8, v0x6000003a6f40_0, L_0x60000012ec60, C4<>;
L_0x60000010b020 .functor MUXZ 1, o0x7f9f358bced8, v0x6000003a6f40_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35f26410 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f262a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a6d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a6d90_0 .net "d", 0 0, L_0x60000010bac0;  alias, 1 drivers
v0x6000003a6e20_0 .net "q", 0 0, v0x6000003a6f40_0;  alias, 1 drivers
v0x6000003a6eb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000003a6f40_0 .var "state", 0 0;
v0x6000003a6fd0_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35f27420 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f34f053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000003a79f0_0 .net8 "Bitline1", 0 0, p0x7f9f358bd208;  1 drivers, strength-aware
v0x6000003a7a80_0 .net8 "Bitline2", 0 0, p0x7f9f358bd238;  1 drivers, strength-aware
v0x6000003a7b10_0 .net "D", 0 0, L_0x60000010bb60;  1 drivers
v0x6000003a7ba0_0 .net "ReadEnable1", 0 0, L_0x60000012ec60;  alias, 1 drivers
v0x6000003a7c30_0 .net "ReadEnable2", 0 0, L_0x60000010c1e0;  alias, 1 drivers
v0x6000003a7cc0_0 .net "WriteEnable", 0 0, L_0x60000012e260;  alias, 1 drivers
o0x7f9f358bd268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a7d50_0 name=_ivl_0
o0x7f9f358bd298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000003a7de0_0 name=_ivl_4
v0x6000003a7e70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a7f00_0 .net "dffOut", 0 0, v0x6000003a78d0_0;  1 drivers
v0x600000048000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010b0c0 .functor MUXZ 1, o0x7f9f358bd268, v0x6000003a78d0_0, L_0x60000012ec60, C4<>;
L_0x60000010b160 .functor MUXZ 1, o0x7f9f358bd298, v0x6000003a78d0_0, L_0x60000010c1e0, C4<>;
S_0x7f9f35f27590 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f27420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000003a7690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000003a7720_0 .net "d", 0 0, L_0x60000010bb60;  alias, 1 drivers
v0x6000003a77b0_0 .net "q", 0 0, v0x6000003a78d0_0;  alias, 1 drivers
v0x6000003a7840_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000003a78d0_0 .var "state", 0 0;
v0x6000003a7960_0 .net "wen", 0 0, L_0x60000012e260;  alias, 1 drivers
S_0x7f9f35f27b00 .scope module, "regArray[2]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000071ef0_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000071f80_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x600000072010_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000720a0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  1 drivers
v0x600000072130_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  1 drivers
v0x6000000721c0_0 .net "WriteReg", 0 0, L_0x60000012e300;  1 drivers
v0x600000072250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000722e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135040 .part L_0x6000001cde00, 0, 1;
L_0x6000001350e0 .part L_0x6000001cde00, 1, 1;
L_0x600000135180 .part L_0x6000001cde00, 2, 1;
L_0x600000135220 .part L_0x6000001cde00, 3, 1;
L_0x6000001352c0 .part L_0x6000001cde00, 4, 1;
L_0x600000135360 .part L_0x6000001cde00, 5, 1;
L_0x600000135400 .part L_0x6000001cde00, 6, 1;
L_0x6000001354a0 .part L_0x6000001cde00, 7, 1;
L_0x600000135540 .part L_0x6000001cde00, 8, 1;
L_0x6000001355e0 .part L_0x6000001cde00, 9, 1;
L_0x600000135680 .part L_0x6000001cde00, 10, 1;
L_0x600000135720 .part L_0x6000001cde00, 11, 1;
L_0x6000001357c0 .part L_0x6000001cde00, 12, 1;
L_0x600000135860 .part L_0x6000001cde00, 13, 1;
L_0x600000135900 .part L_0x6000001cde00, 14, 1;
L_0x6000001359a0 .part L_0x6000001cde00, 15, 1;
p0x7f9f358bd778 .port I0x60000304e160, L_0x60000010bc00;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bd778;
p0x7f9f358bdb98 .port I0x60000304e160, L_0x60000010bd40;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bdb98;
p0x7f9f358bdf58 .port I0x60000304e160, L_0x60000010be80;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bdf58;
p0x7f9f358be318 .port I0x60000304e160, L_0x600000134000;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358be318;
p0x7f9f358be6d8 .port I0x60000304e160, L_0x600000134140;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358be6d8;
p0x7f9f358bea98 .port I0x60000304e160, L_0x600000134280;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bea98;
p0x7f9f358bee58 .port I0x60000304e160, L_0x6000001343c0;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bee58;
p0x7f9f358bf218 .port I0x60000304e160, L_0x600000134500;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bf218;
p0x7f9f358bf5d8 .port I0x60000304e160, L_0x600000134640;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bf5d8;
p0x7f9f358bf998 .port I0x60000304e160, L_0x600000134780;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bf998;
p0x7f9f358bfd58 .port I0x60000304e160, L_0x6000001348c0;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358bfd58;
p0x7f9f358c0118 .port I0x60000304e160, L_0x600000134a00;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c0118;
p0x7f9f358c04d8 .port I0x60000304e160, L_0x600000134b40;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c04d8;
p0x7f9f358c0898 .port I0x60000304e160, L_0x600000134c80;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c0898;
p0x7f9f358c0c58 .port I0x60000304e160, L_0x600000134dc0;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c0c58;
p0x7f9f358c1018 .port I0x60000304e160, L_0x600000134f00;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c1018;
p0x7f9f358bd7a8 .port I0x600003101fe0, L_0x60000010bca0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bd7a8;
p0x7f9f358bdbc8 .port I0x600003101fe0, L_0x60000010bde0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bdbc8;
p0x7f9f358bdf88 .port I0x600003101fe0, L_0x60000010bf20;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bdf88;
p0x7f9f358be348 .port I0x600003101fe0, L_0x6000001340a0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358be348;
p0x7f9f358be708 .port I0x600003101fe0, L_0x6000001341e0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358be708;
p0x7f9f358beac8 .port I0x600003101fe0, L_0x600000134320;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358beac8;
p0x7f9f358bee88 .port I0x600003101fe0, L_0x600000134460;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bee88;
p0x7f9f358bf248 .port I0x600003101fe0, L_0x6000001345a0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bf248;
p0x7f9f358bf608 .port I0x600003101fe0, L_0x6000001346e0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bf608;
p0x7f9f358bf9c8 .port I0x600003101fe0, L_0x600000134820;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bf9c8;
p0x7f9f358bfd88 .port I0x600003101fe0, L_0x600000134960;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358bfd88;
p0x7f9f358c0148 .port I0x600003101fe0, L_0x600000134aa0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c0148;
p0x7f9f358c0508 .port I0x600003101fe0, L_0x600000134be0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c0508;
p0x7f9f358c08c8 .port I0x600003101fe0, L_0x600000134d20;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c08c8;
p0x7f9f358c0c88 .port I0x600003101fe0, L_0x600000134e60;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c0c88;
p0x7f9f358c1048 .port I0x600003101fe0, L_0x600000134fa0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c1048;
S_0x7f9f35f27c70 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000048870_0 .net8 "Bitline1", 0 0, p0x7f9f358bd778;  1 drivers, strength-aware
v0x600000048900_0 .net8 "Bitline2", 0 0, p0x7f9f358bd7a8;  1 drivers, strength-aware
v0x600000048990_0 .net "D", 0 0, L_0x600000135040;  1 drivers
v0x600000048a20_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000048ab0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000048b40_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bd838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000048bd0_0 name=_ivl_0
o0x7f9f358bd868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000048c60_0 name=_ivl_4
v0x600000048cf0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000048d80_0 .net "dffOut", 0 0, v0x600000048750_0;  1 drivers
v0x600000048e10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010bc00 .functor MUXZ 1, o0x7f9f358bd838, v0x600000048750_0, L_0x60000012ed00, C4<>;
L_0x60000010bca0 .functor MUXZ 1, o0x7f9f358bd868, v0x600000048750_0, L_0x60000010c280, C4<>;
S_0x7f9f35f27de0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f27c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000048510_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000485a0_0 .net "d", 0 0, L_0x600000135040;  alias, 1 drivers
v0x600000048630_0 .net "q", 0 0, v0x600000048750_0;  alias, 1 drivers
v0x6000000486c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000048750_0 .var "state", 0 0;
v0x6000000487e0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f27f50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000049200_0 .net8 "Bitline1", 0 0, p0x7f9f358bdb98;  1 drivers, strength-aware
v0x600000049290_0 .net8 "Bitline2", 0 0, p0x7f9f358bdbc8;  1 drivers, strength-aware
v0x600000049320_0 .net "D", 0 0, L_0x6000001350e0;  1 drivers
v0x6000000493b0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000049440_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x6000000494d0_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bdbf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000049560_0 name=_ivl_0
o0x7f9f358bdc28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000495f0_0 name=_ivl_4
v0x600000049680_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000049710_0 .net "dffOut", 0 0, v0x6000000490e0_0;  1 drivers
v0x6000000497a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010bd40 .functor MUXZ 1, o0x7f9f358bdbf8, v0x6000000490e0_0, L_0x60000012ed00, C4<>;
L_0x60000010bde0 .functor MUXZ 1, o0x7f9f358bdc28, v0x6000000490e0_0, L_0x60000010c280, C4<>;
S_0x7f9f35f280c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f27f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000048ea0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000048f30_0 .net "d", 0 0, L_0x6000001350e0;  alias, 1 drivers
v0x600000048fc0_0 .net "q", 0 0, v0x6000000490e0_0;  alias, 1 drivers
v0x600000049050_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000490e0_0 .var "state", 0 0;
v0x600000049170_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f28230 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000049b90_0 .net8 "Bitline1", 0 0, p0x7f9f358bdf58;  1 drivers, strength-aware
v0x600000049c20_0 .net8 "Bitline2", 0 0, p0x7f9f358bdf88;  1 drivers, strength-aware
v0x600000049cb0_0 .net "D", 0 0, L_0x600000135180;  1 drivers
v0x600000049d40_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000049dd0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000049e60_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bdfb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000049ef0_0 name=_ivl_0
o0x7f9f358bdfe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000049f80_0 name=_ivl_4
v0x60000004a010_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004a0a0_0 .net "dffOut", 0 0, v0x600000049a70_0;  1 drivers
v0x60000004a130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000010be80 .functor MUXZ 1, o0x7f9f358bdfb8, v0x600000049a70_0, L_0x60000012ed00, C4<>;
L_0x60000010bf20 .functor MUXZ 1, o0x7f9f358bdfe8, v0x600000049a70_0, L_0x60000010c280, C4<>;
S_0x7f9f35f283a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f28230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000049830_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000498c0_0 .net "d", 0 0, L_0x600000135180;  alias, 1 drivers
v0x600000049950_0 .net "q", 0 0, v0x600000049a70_0;  alias, 1 drivers
v0x6000000499e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000049a70_0 .var "state", 0 0;
v0x600000049b00_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f28510 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004a520_0 .net8 "Bitline1", 0 0, p0x7f9f358be318;  1 drivers, strength-aware
v0x60000004a5b0_0 .net8 "Bitline2", 0 0, p0x7f9f358be348;  1 drivers, strength-aware
v0x60000004a640_0 .net "D", 0 0, L_0x600000135220;  1 drivers
v0x60000004a6d0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x60000004a760_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x60000004a7f0_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358be378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004a880_0 name=_ivl_0
o0x7f9f358be3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004a910_0 name=_ivl_4
v0x60000004a9a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004aa30_0 .net "dffOut", 0 0, v0x60000004a400_0;  1 drivers
v0x60000004aac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134000 .functor MUXZ 1, o0x7f9f358be378, v0x60000004a400_0, L_0x60000012ed00, C4<>;
L_0x6000001340a0 .functor MUXZ 1, o0x7f9f358be3a8, v0x60000004a400_0, L_0x60000010c280, C4<>;
S_0x7f9f35f28680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f28510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004a1c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004a250_0 .net "d", 0 0, L_0x600000135220;  alias, 1 drivers
v0x60000004a2e0_0 .net "q", 0 0, v0x60000004a400_0;  alias, 1 drivers
v0x60000004a370_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004a400_0 .var "state", 0 0;
v0x60000004a490_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f287f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004aeb0_0 .net8 "Bitline1", 0 0, p0x7f9f358be6d8;  1 drivers, strength-aware
v0x60000004af40_0 .net8 "Bitline2", 0 0, p0x7f9f358be708;  1 drivers, strength-aware
v0x60000004afd0_0 .net "D", 0 0, L_0x6000001352c0;  1 drivers
v0x60000004b060_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x60000004b0f0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x60000004b180_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358be738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004b210_0 name=_ivl_0
o0x7f9f358be768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004b2a0_0 name=_ivl_4
v0x60000004b330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004b3c0_0 .net "dffOut", 0 0, v0x60000004ad90_0;  1 drivers
v0x60000004b450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134140 .functor MUXZ 1, o0x7f9f358be738, v0x60000004ad90_0, L_0x60000012ed00, C4<>;
L_0x6000001341e0 .functor MUXZ 1, o0x7f9f358be768, v0x60000004ad90_0, L_0x60000010c280, C4<>;
S_0x7f9f35f28960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f287f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004ab50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004abe0_0 .net "d", 0 0, L_0x6000001352c0;  alias, 1 drivers
v0x60000004ac70_0 .net "q", 0 0, v0x60000004ad90_0;  alias, 1 drivers
v0x60000004ad00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004ad90_0 .var "state", 0 0;
v0x60000004ae20_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f28ad0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000004b840_0 .net8 "Bitline1", 0 0, p0x7f9f358bea98;  1 drivers, strength-aware
v0x60000004b8d0_0 .net8 "Bitline2", 0 0, p0x7f9f358beac8;  1 drivers, strength-aware
v0x60000004b960_0 .net "D", 0 0, L_0x600000135360;  1 drivers
v0x60000004b9f0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x60000004ba80_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x60000004bb10_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358beaf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004bba0_0 name=_ivl_0
o0x7f9f358beb28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000004bc30_0 name=_ivl_4
v0x60000004bcc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004bd50_0 .net "dffOut", 0 0, v0x60000004b720_0;  1 drivers
v0x60000004bde0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134280 .functor MUXZ 1, o0x7f9f358beaf8, v0x60000004b720_0, L_0x60000012ed00, C4<>;
L_0x600000134320 .functor MUXZ 1, o0x7f9f358beb28, v0x60000004b720_0, L_0x60000010c280, C4<>;
S_0x7f9f35f28c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f28ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004b4e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004b570_0 .net "d", 0 0, L_0x600000135360;  alias, 1 drivers
v0x60000004b600_0 .net "q", 0 0, v0x60000004b720_0;  alias, 1 drivers
v0x60000004b690_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000004b720_0 .var "state", 0 0;
v0x60000004b7b0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f28db0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000074240_0 .net8 "Bitline1", 0 0, p0x7f9f358bee58;  1 drivers, strength-aware
v0x6000000742d0_0 .net8 "Bitline2", 0 0, p0x7f9f358bee88;  1 drivers, strength-aware
v0x600000074360_0 .net "D", 0 0, L_0x600000135400;  1 drivers
v0x6000000743f0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000074480_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000074510_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358beeb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000745a0_0 name=_ivl_0
o0x7f9f358beee8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074630_0 name=_ivl_4
v0x6000000746c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000074750_0 .net "dffOut", 0 0, v0x600000074120_0;  1 drivers
v0x6000000747e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001343c0 .functor MUXZ 1, o0x7f9f358beeb8, v0x600000074120_0, L_0x60000012ed00, C4<>;
L_0x600000134460 .functor MUXZ 1, o0x7f9f358beee8, v0x600000074120_0, L_0x60000010c280, C4<>;
S_0x7f9f35f28f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f28db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000004be70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004bf00_0 .net "d", 0 0, L_0x600000135400;  alias, 1 drivers
v0x600000074000_0 .net "q", 0 0, v0x600000074120_0;  alias, 1 drivers
v0x600000074090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000074120_0 .var "state", 0 0;
v0x6000000741b0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29090 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000074bd0_0 .net8 "Bitline1", 0 0, p0x7f9f358bf218;  1 drivers, strength-aware
v0x600000074c60_0 .net8 "Bitline2", 0 0, p0x7f9f358bf248;  1 drivers, strength-aware
v0x600000074cf0_0 .net "D", 0 0, L_0x6000001354a0;  1 drivers
v0x600000074d80_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000074e10_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000074ea0_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bf278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074f30_0 name=_ivl_0
o0x7f9f358bf2a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000074fc0_0 name=_ivl_4
v0x600000075050_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000750e0_0 .net "dffOut", 0 0, v0x600000074ab0_0;  1 drivers
v0x600000075170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134500 .functor MUXZ 1, o0x7f9f358bf278, v0x600000074ab0_0, L_0x60000012ed00, C4<>;
L_0x6000001345a0 .functor MUXZ 1, o0x7f9f358bf2a8, v0x600000074ab0_0, L_0x60000010c280, C4<>;
S_0x7f9f35f29200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f29090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000074870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000074900_0 .net "d", 0 0, L_0x6000001354a0;  alias, 1 drivers
v0x600000074990_0 .net "q", 0 0, v0x600000074ab0_0;  alias, 1 drivers
v0x600000074a20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000074ab0_0 .var "state", 0 0;
v0x600000074b40_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29370 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000075560_0 .net8 "Bitline1", 0 0, p0x7f9f358bf5d8;  1 drivers, strength-aware
v0x6000000755f0_0 .net8 "Bitline2", 0 0, p0x7f9f358bf608;  1 drivers, strength-aware
v0x600000075680_0 .net "D", 0 0, L_0x600000135540;  1 drivers
v0x600000075710_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x6000000757a0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000075830_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bf638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000758c0_0 name=_ivl_0
o0x7f9f358bf668 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000075950_0 name=_ivl_4
v0x6000000759e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000075a70_0 .net "dffOut", 0 0, v0x600000075440_0;  1 drivers
v0x600000075b00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134640 .functor MUXZ 1, o0x7f9f358bf638, v0x600000075440_0, L_0x60000012ed00, C4<>;
L_0x6000001346e0 .functor MUXZ 1, o0x7f9f358bf668, v0x600000075440_0, L_0x60000010c280, C4<>;
S_0x7f9f35f294e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f29370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000075200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000075290_0 .net "d", 0 0, L_0x600000135540;  alias, 1 drivers
v0x600000075320_0 .net "q", 0 0, v0x600000075440_0;  alias, 1 drivers
v0x6000000753b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000075440_0 .var "state", 0 0;
v0x6000000754d0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29850 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000075ef0_0 .net8 "Bitline1", 0 0, p0x7f9f358bf998;  1 drivers, strength-aware
v0x600000075f80_0 .net8 "Bitline2", 0 0, p0x7f9f358bf9c8;  1 drivers, strength-aware
v0x600000076010_0 .net "D", 0 0, L_0x6000001355e0;  1 drivers
v0x6000000760a0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000076130_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x6000000761c0_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bf9f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000076250_0 name=_ivl_0
o0x7f9f358bfa28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000762e0_0 name=_ivl_4
v0x600000076370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000076400_0 .net "dffOut", 0 0, v0x600000075dd0_0;  1 drivers
v0x600000076490_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134780 .functor MUXZ 1, o0x7f9f358bf9f8, v0x600000075dd0_0, L_0x60000012ed00, C4<>;
L_0x600000134820 .functor MUXZ 1, o0x7f9f358bfa28, v0x600000075dd0_0, L_0x60000010c280, C4<>;
S_0x7f9f35f299c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f29850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000075b90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000075c20_0 .net "d", 0 0, L_0x6000001355e0;  alias, 1 drivers
v0x600000075cb0_0 .net "q", 0 0, v0x600000075dd0_0;  alias, 1 drivers
v0x600000075d40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000075dd0_0 .var "state", 0 0;
v0x600000075e60_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29b30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000076880_0 .net8 "Bitline1", 0 0, p0x7f9f358bfd58;  1 drivers, strength-aware
v0x600000076910_0 .net8 "Bitline2", 0 0, p0x7f9f358bfd88;  1 drivers, strength-aware
v0x6000000769a0_0 .net "D", 0 0, L_0x600000135680;  1 drivers
v0x600000076a30_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000076ac0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000076b50_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358bfdb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000076be0_0 name=_ivl_0
o0x7f9f358bfde8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000076c70_0 name=_ivl_4
v0x600000076d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000076d90_0 .net "dffOut", 0 0, v0x600000076760_0;  1 drivers
v0x600000076e20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001348c0 .functor MUXZ 1, o0x7f9f358bfdb8, v0x600000076760_0, L_0x60000012ed00, C4<>;
L_0x600000134960 .functor MUXZ 1, o0x7f9f358bfde8, v0x600000076760_0, L_0x60000010c280, C4<>;
S_0x7f9f35f29ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f29b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000076520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000765b0_0 .net "d", 0 0, L_0x600000135680;  alias, 1 drivers
v0x600000076640_0 .net "q", 0 0, v0x600000076760_0;  alias, 1 drivers
v0x6000000766d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000076760_0 .var "state", 0 0;
v0x6000000767f0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29e10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000077210_0 .net8 "Bitline1", 0 0, p0x7f9f358c0118;  1 drivers, strength-aware
v0x6000000772a0_0 .net8 "Bitline2", 0 0, p0x7f9f358c0148;  1 drivers, strength-aware
v0x600000077330_0 .net "D", 0 0, L_0x600000135720;  1 drivers
v0x6000000773c0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000077450_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x6000000774e0_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358c0178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000077570_0 name=_ivl_0
o0x7f9f358c01a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000077600_0 name=_ivl_4
v0x600000077690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000077720_0 .net "dffOut", 0 0, v0x6000000770f0_0;  1 drivers
v0x6000000777b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134a00 .functor MUXZ 1, o0x7f9f358c0178, v0x6000000770f0_0, L_0x60000012ed00, C4<>;
L_0x600000134aa0 .functor MUXZ 1, o0x7f9f358c01a8, v0x6000000770f0_0, L_0x60000010c280, C4<>;
S_0x7f9f35f29f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f29e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000076eb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000076f40_0 .net "d", 0 0, L_0x600000135720;  alias, 1 drivers
v0x600000076fd0_0 .net "q", 0 0, v0x6000000770f0_0;  alias, 1 drivers
v0x600000077060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000770f0_0 .var "state", 0 0;
v0x600000077180_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f2a0f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000077ba0_0 .net8 "Bitline1", 0 0, p0x7f9f358c04d8;  1 drivers, strength-aware
v0x600000077c30_0 .net8 "Bitline2", 0 0, p0x7f9f358c0508;  1 drivers, strength-aware
v0x600000077cc0_0 .net "D", 0 0, L_0x6000001357c0;  1 drivers
v0x600000077d50_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000077de0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000077e70_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358c0538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000077f00_0 name=_ivl_0
o0x7f9f358c0568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070000_0 name=_ivl_4
v0x600000070090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000070120_0 .net "dffOut", 0 0, v0x600000077a80_0;  1 drivers
v0x6000000701b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134b40 .functor MUXZ 1, o0x7f9f358c0538, v0x600000077a80_0, L_0x60000012ed00, C4<>;
L_0x600000134be0 .functor MUXZ 1, o0x7f9f358c0568, v0x600000077a80_0, L_0x60000010c280, C4<>;
S_0x7f9f35f2a260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2a0f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000077840_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000778d0_0 .net "d", 0 0, L_0x6000001357c0;  alias, 1 drivers
v0x600000077960_0 .net "q", 0 0, v0x600000077a80_0;  alias, 1 drivers
v0x6000000779f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000077a80_0 .var "state", 0 0;
v0x600000077b10_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f2a3d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000705a0_0 .net8 "Bitline1", 0 0, p0x7f9f358c0898;  1 drivers, strength-aware
v0x600000070630_0 .net8 "Bitline2", 0 0, p0x7f9f358c08c8;  1 drivers, strength-aware
v0x6000000706c0_0 .net "D", 0 0, L_0x600000135860;  1 drivers
v0x600000070750_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x6000000707e0_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000070870_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358c08f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070900_0 name=_ivl_0
o0x7f9f358c0928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000070990_0 name=_ivl_4
v0x600000070a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000070ab0_0 .net "dffOut", 0 0, v0x600000070480_0;  1 drivers
v0x600000070b40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134c80 .functor MUXZ 1, o0x7f9f358c08f8, v0x600000070480_0, L_0x60000012ed00, C4<>;
L_0x600000134d20 .functor MUXZ 1, o0x7f9f358c0928, v0x600000070480_0, L_0x60000010c280, C4<>;
S_0x7f9f35f2a540 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2a3d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000070240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000702d0_0 .net "d", 0 0, L_0x600000135860;  alias, 1 drivers
v0x600000070360_0 .net "q", 0 0, v0x600000070480_0;  alias, 1 drivers
v0x6000000703f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000070480_0 .var "state", 0 0;
v0x600000070510_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f2a6b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000070f30_0 .net8 "Bitline1", 0 0, p0x7f9f358c0c58;  1 drivers, strength-aware
v0x600000070fc0_0 .net8 "Bitline2", 0 0, p0x7f9f358c0c88;  1 drivers, strength-aware
v0x600000071050_0 .net "D", 0 0, L_0x600000135900;  1 drivers
v0x6000000710e0_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000071170_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000071200_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358c0cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071290_0 name=_ivl_0
o0x7f9f358c0ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071320_0 name=_ivl_4
v0x6000000713b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000071440_0 .net "dffOut", 0 0, v0x600000070e10_0;  1 drivers
v0x6000000714d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134dc0 .functor MUXZ 1, o0x7f9f358c0cb8, v0x600000070e10_0, L_0x60000012ed00, C4<>;
L_0x600000134e60 .functor MUXZ 1, o0x7f9f358c0ce8, v0x600000070e10_0, L_0x60000010c280, C4<>;
S_0x7f9f35f2a820 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2a6b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000070bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000070c60_0 .net "d", 0 0, L_0x600000135900;  alias, 1 drivers
v0x600000070cf0_0 .net "q", 0 0, v0x600000070e10_0;  alias, 1 drivers
v0x600000070d80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000070e10_0 .var "state", 0 0;
v0x600000070ea0_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f2a990 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f27b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000718c0_0 .net8 "Bitline1", 0 0, p0x7f9f358c1018;  1 drivers, strength-aware
v0x600000071950_0 .net8 "Bitline2", 0 0, p0x7f9f358c1048;  1 drivers, strength-aware
v0x6000000719e0_0 .net "D", 0 0, L_0x6000001359a0;  1 drivers
v0x600000071a70_0 .net "ReadEnable1", 0 0, L_0x60000012ed00;  alias, 1 drivers
v0x600000071b00_0 .net "ReadEnable2", 0 0, L_0x60000010c280;  alias, 1 drivers
v0x600000071b90_0 .net "WriteEnable", 0 0, L_0x60000012e300;  alias, 1 drivers
o0x7f9f358c1078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071c20_0 name=_ivl_0
o0x7f9f358c10a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000071cb0_0 name=_ivl_4
v0x600000071d40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000071dd0_0 .net "dffOut", 0 0, v0x6000000717a0_0;  1 drivers
v0x600000071e60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000134f00 .functor MUXZ 1, o0x7f9f358c1078, v0x6000000717a0_0, L_0x60000012ed00, C4<>;
L_0x600000134fa0 .functor MUXZ 1, o0x7f9f358c10a8, v0x6000000717a0_0, L_0x60000010c280, C4<>;
S_0x7f9f35f2ab00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2a990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000071560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000715f0_0 .net "d", 0 0, L_0x6000001359a0;  alias, 1 drivers
v0x600000071680_0 .net "q", 0 0, v0x6000000717a0_0;  alias, 1 drivers
v0x600000071710_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000717a0_0 .var "state", 0 0;
v0x600000071830_0 .net "wen", 0 0, L_0x60000012e300;  alias, 1 drivers
S_0x7f9f35f29650 .scope module, "regArray[3]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000007bd50_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x60000007bde0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x60000007be70_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x60000007bf00_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  1 drivers
v0x600000064000_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  1 drivers
v0x600000064090_0 .net "WriteReg", 0 0, L_0x60000012e3a0;  1 drivers
v0x600000064120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000641b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136e40 .part L_0x6000001cde00, 0, 1;
L_0x600000136ee0 .part L_0x6000001cde00, 1, 1;
L_0x600000136f80 .part L_0x6000001cde00, 2, 1;
L_0x600000137020 .part L_0x6000001cde00, 3, 1;
L_0x6000001370c0 .part L_0x6000001cde00, 4, 1;
L_0x600000137160 .part L_0x6000001cde00, 5, 1;
L_0x600000137200 .part L_0x6000001cde00, 6, 1;
L_0x6000001372a0 .part L_0x6000001cde00, 7, 1;
L_0x600000137340 .part L_0x6000001cde00, 8, 1;
L_0x6000001373e0 .part L_0x6000001cde00, 9, 1;
L_0x600000137480 .part L_0x6000001cde00, 10, 1;
L_0x600000137520 .part L_0x6000001cde00, 11, 1;
L_0x6000001375c0 .part L_0x6000001cde00, 12, 1;
L_0x600000137660 .part L_0x6000001cde00, 13, 1;
L_0x600000137700 .part L_0x6000001cde00, 14, 1;
L_0x6000001377a0 .part L_0x6000001cde00, 15, 1;
p0x7f9f358c1588 .port I0x60000304e160, L_0x600000135a40;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c1588;
p0x7f9f358c19a8 .port I0x60000304e160, L_0x600000135b80;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c19a8;
p0x7f9f358c1d68 .port I0x60000304e160, L_0x600000135cc0;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c1d68;
p0x7f9f358c2128 .port I0x60000304e160, L_0x600000135e00;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c2128;
p0x7f9f358c24e8 .port I0x60000304e160, L_0x600000135f40;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c24e8;
p0x7f9f358c28a8 .port I0x60000304e160, L_0x600000136080;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c28a8;
p0x7f9f358c2c68 .port I0x60000304e160, L_0x6000001361c0;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c2c68;
p0x7f9f358c3028 .port I0x60000304e160, L_0x600000136300;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c3028;
p0x7f9f358c33e8 .port I0x60000304e160, L_0x600000136440;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c33e8;
p0x7f9f358c37a8 .port I0x60000304e160, L_0x600000136580;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c37a8;
p0x7f9f358c3b68 .port I0x60000304e160, L_0x6000001366c0;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c3b68;
p0x7f9f358c3f28 .port I0x60000304e160, L_0x600000136800;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c3f28;
p0x7f9f358c42e8 .port I0x60000304e160, L_0x600000136940;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c42e8;
p0x7f9f358c46a8 .port I0x60000304e160, L_0x600000136a80;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c46a8;
p0x7f9f358c4a68 .port I0x60000304e160, L_0x600000136bc0;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c4a68;
p0x7f9f358c4e28 .port I0x60000304e160, L_0x600000136d00;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c4e28;
p0x7f9f358c15b8 .port I0x600003101fe0, L_0x600000135ae0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c15b8;
p0x7f9f358c19d8 .port I0x600003101fe0, L_0x600000135c20;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c19d8;
p0x7f9f358c1d98 .port I0x600003101fe0, L_0x600000135d60;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c1d98;
p0x7f9f358c2158 .port I0x600003101fe0, L_0x600000135ea0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c2158;
p0x7f9f358c2518 .port I0x600003101fe0, L_0x600000135fe0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c2518;
p0x7f9f358c28d8 .port I0x600003101fe0, L_0x600000136120;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c28d8;
p0x7f9f358c2c98 .port I0x600003101fe0, L_0x600000136260;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c2c98;
p0x7f9f358c3058 .port I0x600003101fe0, L_0x6000001363a0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c3058;
p0x7f9f358c3418 .port I0x600003101fe0, L_0x6000001364e0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c3418;
p0x7f9f358c37d8 .port I0x600003101fe0, L_0x600000136620;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c37d8;
p0x7f9f358c3b98 .port I0x600003101fe0, L_0x600000136760;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c3b98;
p0x7f9f358c3f58 .port I0x600003101fe0, L_0x6000001368a0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c3f58;
p0x7f9f358c4318 .port I0x600003101fe0, L_0x6000001369e0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c4318;
p0x7f9f358c46d8 .port I0x600003101fe0, L_0x600000136b20;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c46d8;
p0x7f9f358c4a98 .port I0x600003101fe0, L_0x600000136c60;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c4a98;
p0x7f9f358c4e58 .port I0x600003101fe0, L_0x600000136da0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c4e58;
S_0x7f9f35f2b070 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000726d0_0 .net8 "Bitline1", 0 0, p0x7f9f358c1588;  1 drivers, strength-aware
v0x600000072760_0 .net8 "Bitline2", 0 0, p0x7f9f358c15b8;  1 drivers, strength-aware
v0x6000000727f0_0 .net "D", 0 0, L_0x600000136e40;  1 drivers
v0x600000072880_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000072910_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x6000000729a0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c1648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072a30_0 name=_ivl_0
o0x7f9f358c1678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000072ac0_0 name=_ivl_4
v0x600000072b50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000072be0_0 .net "dffOut", 0 0, v0x6000000725b0_0;  1 drivers
v0x600000072c70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135a40 .functor MUXZ 1, o0x7f9f358c1648, v0x6000000725b0_0, L_0x60000012ee40, C4<>;
L_0x600000135ae0 .functor MUXZ 1, o0x7f9f358c1678, v0x6000000725b0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2b1e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2b070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000072370_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000072400_0 .net "d", 0 0, L_0x600000136e40;  alias, 1 drivers
v0x600000072490_0 .net "q", 0 0, v0x6000000725b0_0;  alias, 1 drivers
v0x600000072520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000725b0_0 .var "state", 0 0;
v0x600000072640_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2b350 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000073060_0 .net8 "Bitline1", 0 0, p0x7f9f358c19a8;  1 drivers, strength-aware
v0x6000000730f0_0 .net8 "Bitline2", 0 0, p0x7f9f358c19d8;  1 drivers, strength-aware
v0x600000073180_0 .net "D", 0 0, L_0x600000136ee0;  1 drivers
v0x600000073210_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x6000000732a0_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x600000073330_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c1a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000733c0_0 name=_ivl_0
o0x7f9f358c1a38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073450_0 name=_ivl_4
v0x6000000734e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000073570_0 .net "dffOut", 0 0, v0x600000072f40_0;  1 drivers
v0x600000073600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135b80 .functor MUXZ 1, o0x7f9f358c1a08, v0x600000072f40_0, L_0x60000012ee40, C4<>;
L_0x600000135c20 .functor MUXZ 1, o0x7f9f358c1a38, v0x600000072f40_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2b4c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2b350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000072d00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000072d90_0 .net "d", 0 0, L_0x600000136ee0;  alias, 1 drivers
v0x600000072e20_0 .net "q", 0 0, v0x600000072f40_0;  alias, 1 drivers
v0x600000072eb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000072f40_0 .var "state", 0 0;
v0x600000072fd0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2b630 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000739f0_0 .net8 "Bitline1", 0 0, p0x7f9f358c1d68;  1 drivers, strength-aware
v0x600000073a80_0 .net8 "Bitline2", 0 0, p0x7f9f358c1d98;  1 drivers, strength-aware
v0x600000073b10_0 .net "D", 0 0, L_0x600000136f80;  1 drivers
v0x600000073ba0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000073c30_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x600000073cc0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c1dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073d50_0 name=_ivl_0
o0x7f9f358c1df8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000073de0_0 name=_ivl_4
v0x600000073e70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000073f00_0 .net "dffOut", 0 0, v0x6000000738d0_0;  1 drivers
v0x60000007c000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135cc0 .functor MUXZ 1, o0x7f9f358c1dc8, v0x6000000738d0_0, L_0x60000012ee40, C4<>;
L_0x600000135d60 .functor MUXZ 1, o0x7f9f358c1df8, v0x6000000738d0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2b7a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2b630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000073690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000073720_0 .net "d", 0 0, L_0x600000136f80;  alias, 1 drivers
v0x6000000737b0_0 .net "q", 0 0, v0x6000000738d0_0;  alias, 1 drivers
v0x600000073840_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000738d0_0 .var "state", 0 0;
v0x600000073960_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2b910 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007c3f0_0 .net8 "Bitline1", 0 0, p0x7f9f358c2128;  1 drivers, strength-aware
v0x60000007c480_0 .net8 "Bitline2", 0 0, p0x7f9f358c2158;  1 drivers, strength-aware
v0x60000007c510_0 .net "D", 0 0, L_0x600000137020;  1 drivers
v0x60000007c5a0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007c630_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007c6c0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c2188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007c750_0 name=_ivl_0
o0x7f9f358c21b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007c7e0_0 name=_ivl_4
v0x60000007c870_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007c900_0 .net "dffOut", 0 0, v0x60000007c2d0_0;  1 drivers
v0x60000007c990_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135e00 .functor MUXZ 1, o0x7f9f358c2188, v0x60000007c2d0_0, L_0x60000012ee40, C4<>;
L_0x600000135ea0 .functor MUXZ 1, o0x7f9f358c21b8, v0x60000007c2d0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2ba80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2b910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007c090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007c120_0 .net "d", 0 0, L_0x600000137020;  alias, 1 drivers
v0x60000007c1b0_0 .net "q", 0 0, v0x60000007c2d0_0;  alias, 1 drivers
v0x60000007c240_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007c2d0_0 .var "state", 0 0;
v0x60000007c360_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2bbf0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007cd80_0 .net8 "Bitline1", 0 0, p0x7f9f358c24e8;  1 drivers, strength-aware
v0x60000007ce10_0 .net8 "Bitline2", 0 0, p0x7f9f358c2518;  1 drivers, strength-aware
v0x60000007cea0_0 .net "D", 0 0, L_0x6000001370c0;  1 drivers
v0x60000007cf30_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007cfc0_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007d050_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c2548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d0e0_0 name=_ivl_0
o0x7f9f358c2578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007d170_0 name=_ivl_4
v0x60000007d200_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007d290_0 .net "dffOut", 0 0, v0x60000007cc60_0;  1 drivers
v0x60000007d320_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000135f40 .functor MUXZ 1, o0x7f9f358c2548, v0x60000007cc60_0, L_0x60000012ee40, C4<>;
L_0x600000135fe0 .functor MUXZ 1, o0x7f9f358c2578, v0x60000007cc60_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2bd60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2bbf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007ca20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007cab0_0 .net "d", 0 0, L_0x6000001370c0;  alias, 1 drivers
v0x60000007cb40_0 .net "q", 0 0, v0x60000007cc60_0;  alias, 1 drivers
v0x60000007cbd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007cc60_0 .var "state", 0 0;
v0x60000007ccf0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2bed0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007d710_0 .net8 "Bitline1", 0 0, p0x7f9f358c28a8;  1 drivers, strength-aware
v0x60000007d7a0_0 .net8 "Bitline2", 0 0, p0x7f9f358c28d8;  1 drivers, strength-aware
v0x60000007d830_0 .net "D", 0 0, L_0x600000137160;  1 drivers
v0x60000007d8c0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007d950_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007d9e0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c2908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007da70_0 name=_ivl_0
o0x7f9f358c2938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007db00_0 name=_ivl_4
v0x60000007db90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007dc20_0 .net "dffOut", 0 0, v0x60000007d5f0_0;  1 drivers
v0x60000007dcb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136080 .functor MUXZ 1, o0x7f9f358c2908, v0x60000007d5f0_0, L_0x60000012ee40, C4<>;
L_0x600000136120 .functor MUXZ 1, o0x7f9f358c2938, v0x60000007d5f0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2c040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2bed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007d3b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007d440_0 .net "d", 0 0, L_0x600000137160;  alias, 1 drivers
v0x60000007d4d0_0 .net "q", 0 0, v0x60000007d5f0_0;  alias, 1 drivers
v0x60000007d560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007d5f0_0 .var "state", 0 0;
v0x60000007d680_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2c1b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007e0a0_0 .net8 "Bitline1", 0 0, p0x7f9f358c2c68;  1 drivers, strength-aware
v0x60000007e130_0 .net8 "Bitline2", 0 0, p0x7f9f358c2c98;  1 drivers, strength-aware
v0x60000007e1c0_0 .net "D", 0 0, L_0x600000137200;  1 drivers
v0x60000007e250_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007e2e0_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007e370_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c2cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007e400_0 name=_ivl_0
o0x7f9f358c2cf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007e490_0 name=_ivl_4
v0x60000007e520_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007e5b0_0 .net "dffOut", 0 0, v0x60000007df80_0;  1 drivers
v0x60000007e640_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001361c0 .functor MUXZ 1, o0x7f9f358c2cc8, v0x60000007df80_0, L_0x60000012ee40, C4<>;
L_0x600000136260 .functor MUXZ 1, o0x7f9f358c2cf8, v0x60000007df80_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2c320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2c1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007dd40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007ddd0_0 .net "d", 0 0, L_0x600000137200;  alias, 1 drivers
v0x60000007de60_0 .net "q", 0 0, v0x60000007df80_0;  alias, 1 drivers
v0x60000007def0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007df80_0 .var "state", 0 0;
v0x60000007e010_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2c490 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007ea30_0 .net8 "Bitline1", 0 0, p0x7f9f358c3028;  1 drivers, strength-aware
v0x60000007eac0_0 .net8 "Bitline2", 0 0, p0x7f9f358c3058;  1 drivers, strength-aware
v0x60000007eb50_0 .net "D", 0 0, L_0x6000001372a0;  1 drivers
v0x60000007ebe0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007ec70_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007ed00_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c3088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ed90_0 name=_ivl_0
o0x7f9f358c30b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ee20_0 name=_ivl_4
v0x60000007eeb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007ef40_0 .net "dffOut", 0 0, v0x60000007e910_0;  1 drivers
v0x60000007efd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136300 .functor MUXZ 1, o0x7f9f358c3088, v0x60000007e910_0, L_0x60000012ee40, C4<>;
L_0x6000001363a0 .functor MUXZ 1, o0x7f9f358c30b8, v0x60000007e910_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2c600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2c490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007e6d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007e760_0 .net "d", 0 0, L_0x6000001372a0;  alias, 1 drivers
v0x60000007e7f0_0 .net "q", 0 0, v0x60000007e910_0;  alias, 1 drivers
v0x60000007e880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007e910_0 .var "state", 0 0;
v0x60000007e9a0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2c770 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007f3c0_0 .net8 "Bitline1", 0 0, p0x7f9f358c33e8;  1 drivers, strength-aware
v0x60000007f450_0 .net8 "Bitline2", 0 0, p0x7f9f358c3418;  1 drivers, strength-aware
v0x60000007f4e0_0 .net "D", 0 0, L_0x600000137340;  1 drivers
v0x60000007f570_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007f600_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007f690_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c3448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007f720_0 name=_ivl_0
o0x7f9f358c3478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007f7b0_0 name=_ivl_4
v0x60000007f840_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007f8d0_0 .net "dffOut", 0 0, v0x60000007f2a0_0;  1 drivers
v0x60000007f960_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136440 .functor MUXZ 1, o0x7f9f358c3448, v0x60000007f2a0_0, L_0x60000012ee40, C4<>;
L_0x6000001364e0 .functor MUXZ 1, o0x7f9f358c3478, v0x60000007f2a0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2c8e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2c770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007f060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007f0f0_0 .net "d", 0 0, L_0x600000137340;  alias, 1 drivers
v0x60000007f180_0 .net "q", 0 0, v0x60000007f2a0_0;  alias, 1 drivers
v0x60000007f210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007f2a0_0 .var "state", 0 0;
v0x60000007f330_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2cc50 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007fd50_0 .net8 "Bitline1", 0 0, p0x7f9f358c37a8;  1 drivers, strength-aware
v0x60000007fde0_0 .net8 "Bitline2", 0 0, p0x7f9f358c37d8;  1 drivers, strength-aware
v0x60000007fe70_0 .net "D", 0 0, L_0x6000001373e0;  1 drivers
v0x60000007ff00_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000078000_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x600000078090_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c3808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000078120_0 name=_ivl_0
o0x7f9f358c3838 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000781b0_0 name=_ivl_4
v0x600000078240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000782d0_0 .net "dffOut", 0 0, v0x60000007fc30_0;  1 drivers
v0x600000078360_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136580 .functor MUXZ 1, o0x7f9f358c3808, v0x60000007fc30_0, L_0x60000012ee40, C4<>;
L_0x600000136620 .functor MUXZ 1, o0x7f9f358c3838, v0x60000007fc30_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2cdc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2cc50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007f9f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007fa80_0 .net "d", 0 0, L_0x6000001373e0;  alias, 1 drivers
v0x60000007fb10_0 .net "q", 0 0, v0x60000007fc30_0;  alias, 1 drivers
v0x60000007fba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007fc30_0 .var "state", 0 0;
v0x60000007fcc0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2cf30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000078750_0 .net8 "Bitline1", 0 0, p0x7f9f358c3b68;  1 drivers, strength-aware
v0x6000000787e0_0 .net8 "Bitline2", 0 0, p0x7f9f358c3b98;  1 drivers, strength-aware
v0x600000078870_0 .net "D", 0 0, L_0x600000137480;  1 drivers
v0x600000078900_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000078990_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x600000078a20_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c3bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000078ab0_0 name=_ivl_0
o0x7f9f358c3bf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000078b40_0 name=_ivl_4
v0x600000078bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000078c60_0 .net "dffOut", 0 0, v0x600000078630_0;  1 drivers
v0x600000078cf0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001366c0 .functor MUXZ 1, o0x7f9f358c3bc8, v0x600000078630_0, L_0x60000012ee40, C4<>;
L_0x600000136760 .functor MUXZ 1, o0x7f9f358c3bf8, v0x600000078630_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2d0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2cf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000783f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000078480_0 .net "d", 0 0, L_0x600000137480;  alias, 1 drivers
v0x600000078510_0 .net "q", 0 0, v0x600000078630_0;  alias, 1 drivers
v0x6000000785a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000078630_0 .var "state", 0 0;
v0x6000000786c0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2d210 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000790e0_0 .net8 "Bitline1", 0 0, p0x7f9f358c3f28;  1 drivers, strength-aware
v0x600000079170_0 .net8 "Bitline2", 0 0, p0x7f9f358c3f58;  1 drivers, strength-aware
v0x600000079200_0 .net "D", 0 0, L_0x600000137520;  1 drivers
v0x600000079290_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000079320_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x6000000793b0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c3f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079440_0 name=_ivl_0
o0x7f9f358c3fb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000794d0_0 name=_ivl_4
v0x600000079560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000795f0_0 .net "dffOut", 0 0, v0x600000078fc0_0;  1 drivers
v0x600000079680_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136800 .functor MUXZ 1, o0x7f9f358c3f88, v0x600000078fc0_0, L_0x60000012ee40, C4<>;
L_0x6000001368a0 .functor MUXZ 1, o0x7f9f358c3fb8, v0x600000078fc0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2d380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2d210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000078d80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000078e10_0 .net "d", 0 0, L_0x600000137520;  alias, 1 drivers
v0x600000078ea0_0 .net "q", 0 0, v0x600000078fc0_0;  alias, 1 drivers
v0x600000078f30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000078fc0_0 .var "state", 0 0;
v0x600000079050_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2d4f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000079a70_0 .net8 "Bitline1", 0 0, p0x7f9f358c42e8;  1 drivers, strength-aware
v0x600000079b00_0 .net8 "Bitline2", 0 0, p0x7f9f358c4318;  1 drivers, strength-aware
v0x600000079b90_0 .net "D", 0 0, L_0x6000001375c0;  1 drivers
v0x600000079c20_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x600000079cb0_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x600000079d40_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c4348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079dd0_0 name=_ivl_0
o0x7f9f358c4378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000079e60_0 name=_ivl_4
v0x600000079ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000079f80_0 .net "dffOut", 0 0, v0x600000079950_0;  1 drivers
v0x60000007a010_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136940 .functor MUXZ 1, o0x7f9f358c4348, v0x600000079950_0, L_0x60000012ee40, C4<>;
L_0x6000001369e0 .functor MUXZ 1, o0x7f9f358c4378, v0x600000079950_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2d660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2d4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000079710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000797a0_0 .net "d", 0 0, L_0x6000001375c0;  alias, 1 drivers
v0x600000079830_0 .net "q", 0 0, v0x600000079950_0;  alias, 1 drivers
v0x6000000798c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000079950_0 .var "state", 0 0;
v0x6000000799e0_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2d7d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007a400_0 .net8 "Bitline1", 0 0, p0x7f9f358c46a8;  1 drivers, strength-aware
v0x60000007a490_0 .net8 "Bitline2", 0 0, p0x7f9f358c46d8;  1 drivers, strength-aware
v0x60000007a520_0 .net "D", 0 0, L_0x600000137660;  1 drivers
v0x60000007a5b0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007a640_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007a6d0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c4708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007a760_0 name=_ivl_0
o0x7f9f358c4738 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007a7f0_0 name=_ivl_4
v0x60000007a880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007a910_0 .net "dffOut", 0 0, v0x60000007a2e0_0;  1 drivers
v0x60000007a9a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136a80 .functor MUXZ 1, o0x7f9f358c4708, v0x60000007a2e0_0, L_0x60000012ee40, C4<>;
L_0x600000136b20 .functor MUXZ 1, o0x7f9f358c4738, v0x60000007a2e0_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2d940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2d7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007a0a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007a130_0 .net "d", 0 0, L_0x600000137660;  alias, 1 drivers
v0x60000007a1c0_0 .net "q", 0 0, v0x60000007a2e0_0;  alias, 1 drivers
v0x60000007a250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007a2e0_0 .var "state", 0 0;
v0x60000007a370_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2dab0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007ad90_0 .net8 "Bitline1", 0 0, p0x7f9f358c4a68;  1 drivers, strength-aware
v0x60000007ae20_0 .net8 "Bitline2", 0 0, p0x7f9f358c4a98;  1 drivers, strength-aware
v0x60000007aeb0_0 .net "D", 0 0, L_0x600000137700;  1 drivers
v0x60000007af40_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007afd0_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007b060_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c4ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007b0f0_0 name=_ivl_0
o0x7f9f358c4af8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007b180_0 name=_ivl_4
v0x60000007b210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007b2a0_0 .net "dffOut", 0 0, v0x60000007ac70_0;  1 drivers
v0x60000007b330_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136bc0 .functor MUXZ 1, o0x7f9f358c4ac8, v0x60000007ac70_0, L_0x60000012ee40, C4<>;
L_0x600000136c60 .functor MUXZ 1, o0x7f9f358c4af8, v0x60000007ac70_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2dc20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2dab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007aa30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007aac0_0 .net "d", 0 0, L_0x600000137700;  alias, 1 drivers
v0x60000007ab50_0 .net "q", 0 0, v0x60000007ac70_0;  alias, 1 drivers
v0x60000007abe0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007ac70_0 .var "state", 0 0;
v0x60000007ad00_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2dd90 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f29650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000007b720_0 .net8 "Bitline1", 0 0, p0x7f9f358c4e28;  1 drivers, strength-aware
v0x60000007b7b0_0 .net8 "Bitline2", 0 0, p0x7f9f358c4e58;  1 drivers, strength-aware
v0x60000007b840_0 .net "D", 0 0, L_0x6000001377a0;  1 drivers
v0x60000007b8d0_0 .net "ReadEnable1", 0 0, L_0x60000012ee40;  alias, 1 drivers
v0x60000007b960_0 .net "ReadEnable2", 0 0, L_0x600000157e80;  alias, 1 drivers
v0x60000007b9f0_0 .net "WriteEnable", 0 0, L_0x60000012e3a0;  alias, 1 drivers
o0x7f9f358c4e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007ba80_0 name=_ivl_0
o0x7f9f358c4eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000007bb10_0 name=_ivl_4
v0x60000007bba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007bc30_0 .net "dffOut", 0 0, v0x60000007b600_0;  1 drivers
v0x60000007bcc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000136d00 .functor MUXZ 1, o0x7f9f358c4e88, v0x60000007b600_0, L_0x60000012ee40, C4<>;
L_0x600000136da0 .functor MUXZ 1, o0x7f9f358c4eb8, v0x60000007b600_0, L_0x600000157e80, C4<>;
S_0x7f9f35f2df00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2dd90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000007b3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000007b450_0 .net "d", 0 0, L_0x6000001377a0;  alias, 1 drivers
v0x60000007b4e0_0 .net "q", 0 0, v0x60000007b600_0;  alias, 1 drivers
v0x60000007b570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000007b600_0 .var "state", 0 0;
v0x60000007b690_0 .net "wen", 0 0, L_0x60000012e3a0;  alias, 1 drivers
S_0x7f9f35f2ca50 .scope module, "regArray[4]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000006dc20_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x60000006dcb0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x60000006dd40_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x60000006ddd0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  1 drivers
v0x60000006de60_0 .net "ReadEnable2", 0 0, L_0x600000128000;  1 drivers
v0x60000006def0_0 .net "WriteReg", 0 0, L_0x60000012e440;  1 drivers
v0x60000006df80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006e010_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130c80 .part L_0x6000001cde00, 0, 1;
L_0x600000130d20 .part L_0x6000001cde00, 1, 1;
L_0x600000130dc0 .part L_0x6000001cde00, 2, 1;
L_0x600000130e60 .part L_0x6000001cde00, 3, 1;
L_0x600000130f00 .part L_0x6000001cde00, 4, 1;
L_0x600000130fa0 .part L_0x6000001cde00, 5, 1;
L_0x600000131040 .part L_0x6000001cde00, 6, 1;
L_0x6000001310e0 .part L_0x6000001cde00, 7, 1;
L_0x600000131180 .part L_0x6000001cde00, 8, 1;
L_0x600000131220 .part L_0x6000001cde00, 9, 1;
L_0x6000001312c0 .part L_0x6000001cde00, 10, 1;
L_0x600000131360 .part L_0x6000001cde00, 11, 1;
L_0x600000131400 .part L_0x6000001cde00, 12, 1;
L_0x6000001314a0 .part L_0x6000001cde00, 13, 1;
L_0x600000131540 .part L_0x6000001cde00, 14, 1;
L_0x6000001315e0 .part L_0x6000001cde00, 15, 1;
p0x7f9f358c5398 .port I0x60000304e160, L_0x600000137840;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c5398;
p0x7f9f358c57b8 .port I0x60000304e160, L_0x600000137980;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c57b8;
p0x7f9f358c5b78 .port I0x60000304e160, L_0x600000137ac0;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c5b78;
p0x7f9f358c5f38 .port I0x60000304e160, L_0x600000137c00;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c5f38;
p0x7f9f358c62f8 .port I0x60000304e160, L_0x600000137d40;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c62f8;
p0x7f9f358c66b8 .port I0x60000304e160, L_0x600000137e80;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c66b8;
p0x7f9f358c6a78 .port I0x60000304e160, L_0x600000130000;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c6a78;
p0x7f9f358c6e38 .port I0x60000304e160, L_0x600000130140;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c6e38;
p0x7f9f358c71f8 .port I0x60000304e160, L_0x600000130280;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c71f8;
p0x7f9f358c75b8 .port I0x60000304e160, L_0x6000001303c0;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c75b8;
p0x7f9f358c7978 .port I0x60000304e160, L_0x600000130500;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c7978;
p0x7f9f358c7d38 .port I0x60000304e160, L_0x600000130640;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c7d38;
p0x7f9f358c80f8 .port I0x60000304e160, L_0x600000130780;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c80f8;
p0x7f9f358c84b8 .port I0x60000304e160, L_0x6000001308c0;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c84b8;
p0x7f9f358c8878 .port I0x60000304e160, L_0x600000130a00;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c8878;
p0x7f9f358c8c38 .port I0x60000304e160, L_0x600000130b40;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c8c38;
p0x7f9f358c53c8 .port I0x600003101fe0, L_0x6000001378e0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c53c8;
p0x7f9f358c57e8 .port I0x600003101fe0, L_0x600000137a20;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c57e8;
p0x7f9f358c5ba8 .port I0x600003101fe0, L_0x600000137b60;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c5ba8;
p0x7f9f358c5f68 .port I0x600003101fe0, L_0x600000137ca0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c5f68;
p0x7f9f358c6328 .port I0x600003101fe0, L_0x600000137de0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c6328;
p0x7f9f358c66e8 .port I0x600003101fe0, L_0x600000137f20;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c66e8;
p0x7f9f358c6aa8 .port I0x600003101fe0, L_0x6000001300a0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c6aa8;
p0x7f9f358c6e68 .port I0x600003101fe0, L_0x6000001301e0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c6e68;
p0x7f9f358c7228 .port I0x600003101fe0, L_0x600000130320;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c7228;
p0x7f9f358c75e8 .port I0x600003101fe0, L_0x600000130460;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c75e8;
p0x7f9f358c79a8 .port I0x600003101fe0, L_0x6000001305a0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c79a8;
p0x7f9f358c7d68 .port I0x600003101fe0, L_0x6000001306e0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c7d68;
p0x7f9f358c8128 .port I0x600003101fe0, L_0x600000130820;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c8128;
p0x7f9f358c84e8 .port I0x600003101fe0, L_0x600000130960;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c84e8;
p0x7f9f358c88a8 .port I0x600003101fe0, L_0x600000130aa0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c88a8;
p0x7f9f358c8c68 .port I0x600003101fe0, L_0x600000130be0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c8c68;
S_0x7f9f35f2e470 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000645a0_0 .net8 "Bitline1", 0 0, p0x7f9f358c5398;  1 drivers, strength-aware
v0x600000064630_0 .net8 "Bitline2", 0 0, p0x7f9f358c53c8;  1 drivers, strength-aware
v0x6000000646c0_0 .net "D", 0 0, L_0x600000130c80;  1 drivers
v0x600000064750_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x6000000647e0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000064870_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c5458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000064900_0 name=_ivl_0
o0x7f9f358c5488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000064990_0 name=_ivl_4
v0x600000064a20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000064ab0_0 .net "dffOut", 0 0, v0x600000064480_0;  1 drivers
v0x600000064b40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137840 .functor MUXZ 1, o0x7f9f358c5458, v0x600000064480_0, L_0x60000012eee0, C4<>;
L_0x6000001378e0 .functor MUXZ 1, o0x7f9f358c5488, v0x600000064480_0, L_0x600000128000, C4<>;
S_0x7f9f35f2e5e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2e470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000064240_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000642d0_0 .net "d", 0 0, L_0x600000130c80;  alias, 1 drivers
v0x600000064360_0 .net "q", 0 0, v0x600000064480_0;  alias, 1 drivers
v0x6000000643f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000064480_0 .var "state", 0 0;
v0x600000064510_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2e750 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000064f30_0 .net8 "Bitline1", 0 0, p0x7f9f358c57b8;  1 drivers, strength-aware
v0x600000064fc0_0 .net8 "Bitline2", 0 0, p0x7f9f358c57e8;  1 drivers, strength-aware
v0x600000065050_0 .net "D", 0 0, L_0x600000130d20;  1 drivers
v0x6000000650e0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000065170_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000065200_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c5818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065290_0 name=_ivl_0
o0x7f9f358c5848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065320_0 name=_ivl_4
v0x6000000653b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000065440_0 .net "dffOut", 0 0, v0x600000064e10_0;  1 drivers
v0x6000000654d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137980 .functor MUXZ 1, o0x7f9f358c5818, v0x600000064e10_0, L_0x60000012eee0, C4<>;
L_0x600000137a20 .functor MUXZ 1, o0x7f9f358c5848, v0x600000064e10_0, L_0x600000128000, C4<>;
S_0x7f9f35f2e8c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2e750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000064bd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000064c60_0 .net "d", 0 0, L_0x600000130d20;  alias, 1 drivers
v0x600000064cf0_0 .net "q", 0 0, v0x600000064e10_0;  alias, 1 drivers
v0x600000064d80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000064e10_0 .var "state", 0 0;
v0x600000064ea0_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2ea30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000658c0_0 .net8 "Bitline1", 0 0, p0x7f9f358c5b78;  1 drivers, strength-aware
v0x600000065950_0 .net8 "Bitline2", 0 0, p0x7f9f358c5ba8;  1 drivers, strength-aware
v0x6000000659e0_0 .net "D", 0 0, L_0x600000130dc0;  1 drivers
v0x600000065a70_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000065b00_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000065b90_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c5bd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065c20_0 name=_ivl_0
o0x7f9f358c5c08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000065cb0_0 name=_ivl_4
v0x600000065d40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000065dd0_0 .net "dffOut", 0 0, v0x6000000657a0_0;  1 drivers
v0x600000065e60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137ac0 .functor MUXZ 1, o0x7f9f358c5bd8, v0x6000000657a0_0, L_0x60000012eee0, C4<>;
L_0x600000137b60 .functor MUXZ 1, o0x7f9f358c5c08, v0x6000000657a0_0, L_0x600000128000, C4<>;
S_0x7f9f35f2eba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2ea30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000065560_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000655f0_0 .net "d", 0 0, L_0x600000130dc0;  alias, 1 drivers
v0x600000065680_0 .net "q", 0 0, v0x6000000657a0_0;  alias, 1 drivers
v0x600000065710_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000657a0_0 .var "state", 0 0;
v0x600000065830_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2ed10 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000066250_0 .net8 "Bitline1", 0 0, p0x7f9f358c5f38;  1 drivers, strength-aware
v0x6000000662e0_0 .net8 "Bitline2", 0 0, p0x7f9f358c5f68;  1 drivers, strength-aware
v0x600000066370_0 .net "D", 0 0, L_0x600000130e60;  1 drivers
v0x600000066400_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000066490_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000066520_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c5f98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000665b0_0 name=_ivl_0
o0x7f9f358c5fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066640_0 name=_ivl_4
v0x6000000666d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000066760_0 .net "dffOut", 0 0, v0x600000066130_0;  1 drivers
v0x6000000667f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137c00 .functor MUXZ 1, o0x7f9f358c5f98, v0x600000066130_0, L_0x60000012eee0, C4<>;
L_0x600000137ca0 .functor MUXZ 1, o0x7f9f358c5fc8, v0x600000066130_0, L_0x600000128000, C4<>;
S_0x7f9f35f2ee80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2ed10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000065ef0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000065f80_0 .net "d", 0 0, L_0x600000130e60;  alias, 1 drivers
v0x600000066010_0 .net "q", 0 0, v0x600000066130_0;  alias, 1 drivers
v0x6000000660a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000066130_0 .var "state", 0 0;
v0x6000000661c0_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2eff0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000066be0_0 .net8 "Bitline1", 0 0, p0x7f9f358c62f8;  1 drivers, strength-aware
v0x600000066c70_0 .net8 "Bitline2", 0 0, p0x7f9f358c6328;  1 drivers, strength-aware
v0x600000066d00_0 .net "D", 0 0, L_0x600000130f00;  1 drivers
v0x600000066d90_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000066e20_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000066eb0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c6358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066f40_0 name=_ivl_0
o0x7f9f358c6388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000066fd0_0 name=_ivl_4
v0x600000067060_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000670f0_0 .net "dffOut", 0 0, v0x600000066ac0_0;  1 drivers
v0x600000067180_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137d40 .functor MUXZ 1, o0x7f9f358c6358, v0x600000066ac0_0, L_0x60000012eee0, C4<>;
L_0x600000137de0 .functor MUXZ 1, o0x7f9f358c6388, v0x600000066ac0_0, L_0x600000128000, C4<>;
S_0x7f9f35f2f160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2eff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000066880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000066910_0 .net "d", 0 0, L_0x600000130f00;  alias, 1 drivers
v0x6000000669a0_0 .net "q", 0 0, v0x600000066ac0_0;  alias, 1 drivers
v0x600000066a30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000066ac0_0 .var "state", 0 0;
v0x600000066b50_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2f2d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000067570_0 .net8 "Bitline1", 0 0, p0x7f9f358c66b8;  1 drivers, strength-aware
v0x600000067600_0 .net8 "Bitline2", 0 0, p0x7f9f358c66e8;  1 drivers, strength-aware
v0x600000067690_0 .net "D", 0 0, L_0x600000130fa0;  1 drivers
v0x600000067720_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x6000000677b0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000067840_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c6718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000678d0_0 name=_ivl_0
o0x7f9f358c6748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000067960_0 name=_ivl_4
v0x6000000679f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000067a80_0 .net "dffOut", 0 0, v0x600000067450_0;  1 drivers
v0x600000067b10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000137e80 .functor MUXZ 1, o0x7f9f358c6718, v0x600000067450_0, L_0x60000012eee0, C4<>;
L_0x600000137f20 .functor MUXZ 1, o0x7f9f358c6748, v0x600000067450_0, L_0x600000128000, C4<>;
S_0x7f9f35f2f440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2f2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000067210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000672a0_0 .net "d", 0 0, L_0x600000130fa0;  alias, 1 drivers
v0x600000067330_0 .net "q", 0 0, v0x600000067450_0;  alias, 1 drivers
v0x6000000673c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000067450_0 .var "state", 0 0;
v0x6000000674e0_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2f5b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000067f00_0 .net8 "Bitline1", 0 0, p0x7f9f358c6a78;  1 drivers, strength-aware
v0x600000060000_0 .net8 "Bitline2", 0 0, p0x7f9f358c6aa8;  1 drivers, strength-aware
v0x600000060090_0 .net "D", 0 0, L_0x600000131040;  1 drivers
v0x600000060120_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x6000000601b0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000060240_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c6ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000602d0_0 name=_ivl_0
o0x7f9f358c6b08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060360_0 name=_ivl_4
v0x6000000603f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000060480_0 .net "dffOut", 0 0, v0x600000067de0_0;  1 drivers
v0x600000060510_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130000 .functor MUXZ 1, o0x7f9f358c6ad8, v0x600000067de0_0, L_0x60000012eee0, C4<>;
L_0x6000001300a0 .functor MUXZ 1, o0x7f9f358c6b08, v0x600000067de0_0, L_0x600000128000, C4<>;
S_0x7f9f35f2f720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2f5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000067ba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000067c30_0 .net "d", 0 0, L_0x600000131040;  alias, 1 drivers
v0x600000067cc0_0 .net "q", 0 0, v0x600000067de0_0;  alias, 1 drivers
v0x600000067d50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000067de0_0 .var "state", 0 0;
v0x600000067e70_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2f890 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000060900_0 .net8 "Bitline1", 0 0, p0x7f9f358c6e38;  1 drivers, strength-aware
v0x600000060990_0 .net8 "Bitline2", 0 0, p0x7f9f358c6e68;  1 drivers, strength-aware
v0x600000060a20_0 .net "D", 0 0, L_0x6000001310e0;  1 drivers
v0x600000060ab0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000060b40_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000060bd0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c6e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060c60_0 name=_ivl_0
o0x7f9f358c6ec8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000060cf0_0 name=_ivl_4
v0x600000060d80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000060e10_0 .net "dffOut", 0 0, v0x6000000607e0_0;  1 drivers
v0x600000060ea0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130140 .functor MUXZ 1, o0x7f9f358c6e98, v0x6000000607e0_0, L_0x60000012eee0, C4<>;
L_0x6000001301e0 .functor MUXZ 1, o0x7f9f358c6ec8, v0x6000000607e0_0, L_0x600000128000, C4<>;
S_0x7f9f35f2fa00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2f890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000605a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000060630_0 .net "d", 0 0, L_0x6000001310e0;  alias, 1 drivers
v0x6000000606c0_0 .net "q", 0 0, v0x6000000607e0_0;  alias, 1 drivers
v0x600000060750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000607e0_0 .var "state", 0 0;
v0x600000060870_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2fb70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000061290_0 .net8 "Bitline1", 0 0, p0x7f9f358c71f8;  1 drivers, strength-aware
v0x600000061320_0 .net8 "Bitline2", 0 0, p0x7f9f358c7228;  1 drivers, strength-aware
v0x6000000613b0_0 .net "D", 0 0, L_0x600000131180;  1 drivers
v0x600000061440_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x6000000614d0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000061560_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c7258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000615f0_0 name=_ivl_0
o0x7f9f358c7288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000061680_0 name=_ivl_4
v0x600000061710_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000617a0_0 .net "dffOut", 0 0, v0x600000061170_0;  1 drivers
v0x600000061830_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130280 .functor MUXZ 1, o0x7f9f358c7258, v0x600000061170_0, L_0x60000012eee0, C4<>;
L_0x600000130320 .functor MUXZ 1, o0x7f9f358c7288, v0x600000061170_0, L_0x600000128000, C4<>;
S_0x7f9f35f2fce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f2fb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000060f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000060fc0_0 .net "d", 0 0, L_0x600000131180;  alias, 1 drivers
v0x600000061050_0 .net "q", 0 0, v0x600000061170_0;  alias, 1 drivers
v0x6000000610e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000061170_0 .var "state", 0 0;
v0x600000061200_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f30050 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000061c20_0 .net8 "Bitline1", 0 0, p0x7f9f358c75b8;  1 drivers, strength-aware
v0x600000061cb0_0 .net8 "Bitline2", 0 0, p0x7f9f358c75e8;  1 drivers, strength-aware
v0x600000061d40_0 .net "D", 0 0, L_0x600000131220;  1 drivers
v0x600000061dd0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000061e60_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000061ef0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c7618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000061f80_0 name=_ivl_0
o0x7f9f358c7648 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000062010_0 name=_ivl_4
v0x6000000620a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000062130_0 .net "dffOut", 0 0, v0x600000061b00_0;  1 drivers
v0x6000000621c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001303c0 .functor MUXZ 1, o0x7f9f358c7618, v0x600000061b00_0, L_0x60000012eee0, C4<>;
L_0x600000130460 .functor MUXZ 1, o0x7f9f358c7648, v0x600000061b00_0, L_0x600000128000, C4<>;
S_0x7f9f35f301c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f30050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000618c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000061950_0 .net "d", 0 0, L_0x600000131220;  alias, 1 drivers
v0x6000000619e0_0 .net "q", 0 0, v0x600000061b00_0;  alias, 1 drivers
v0x600000061a70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000061b00_0 .var "state", 0 0;
v0x600000061b90_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f30330 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000625b0_0 .net8 "Bitline1", 0 0, p0x7f9f358c7978;  1 drivers, strength-aware
v0x600000062640_0 .net8 "Bitline2", 0 0, p0x7f9f358c79a8;  1 drivers, strength-aware
v0x6000000626d0_0 .net "D", 0 0, L_0x6000001312c0;  1 drivers
v0x600000062760_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x6000000627f0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000062880_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c79d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000062910_0 name=_ivl_0
o0x7f9f358c7a08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000629a0_0 name=_ivl_4
v0x600000062a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000062ac0_0 .net "dffOut", 0 0, v0x600000062490_0;  1 drivers
v0x600000062b50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130500 .functor MUXZ 1, o0x7f9f358c79d8, v0x600000062490_0, L_0x60000012eee0, C4<>;
L_0x6000001305a0 .functor MUXZ 1, o0x7f9f358c7a08, v0x600000062490_0, L_0x600000128000, C4<>;
S_0x7f9f35f304a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f30330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000062250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000622e0_0 .net "d", 0 0, L_0x6000001312c0;  alias, 1 drivers
v0x600000062370_0 .net "q", 0 0, v0x600000062490_0;  alias, 1 drivers
v0x600000062400_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000062490_0 .var "state", 0 0;
v0x600000062520_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f30610 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000062f40_0 .net8 "Bitline1", 0 0, p0x7f9f358c7d38;  1 drivers, strength-aware
v0x600000062fd0_0 .net8 "Bitline2", 0 0, p0x7f9f358c7d68;  1 drivers, strength-aware
v0x600000063060_0 .net "D", 0 0, L_0x600000131360;  1 drivers
v0x6000000630f0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000063180_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000063210_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c7d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000632a0_0 name=_ivl_0
o0x7f9f358c7dc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000063330_0 name=_ivl_4
v0x6000000633c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000063450_0 .net "dffOut", 0 0, v0x600000062e20_0;  1 drivers
v0x6000000634e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130640 .functor MUXZ 1, o0x7f9f358c7d98, v0x600000062e20_0, L_0x60000012eee0, C4<>;
L_0x6000001306e0 .functor MUXZ 1, o0x7f9f358c7dc8, v0x600000062e20_0, L_0x600000128000, C4<>;
S_0x7f9f35f30780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f30610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000062be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000062c70_0 .net "d", 0 0, L_0x600000131360;  alias, 1 drivers
v0x600000062d00_0 .net "q", 0 0, v0x600000062e20_0;  alias, 1 drivers
v0x600000062d90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000062e20_0 .var "state", 0 0;
v0x600000062eb0_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f308f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000638d0_0 .net8 "Bitline1", 0 0, p0x7f9f358c80f8;  1 drivers, strength-aware
v0x600000063960_0 .net8 "Bitline2", 0 0, p0x7f9f358c8128;  1 drivers, strength-aware
v0x6000000639f0_0 .net "D", 0 0, L_0x600000131400;  1 drivers
v0x600000063a80_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x600000063b10_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x600000063ba0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c8158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000063c30_0 name=_ivl_0
o0x7f9f358c8188 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000063cc0_0 name=_ivl_4
v0x600000063d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000063de0_0 .net "dffOut", 0 0, v0x6000000637b0_0;  1 drivers
v0x600000063e70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130780 .functor MUXZ 1, o0x7f9f358c8158, v0x6000000637b0_0, L_0x60000012eee0, C4<>;
L_0x600000130820 .functor MUXZ 1, o0x7f9f358c8188, v0x6000000637b0_0, L_0x600000128000, C4<>;
S_0x7f9f35f30a60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f308f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000063570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000063600_0 .net "d", 0 0, L_0x600000131400;  alias, 1 drivers
v0x600000063690_0 .net "q", 0 0, v0x6000000637b0_0;  alias, 1 drivers
v0x600000063720_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000637b0_0 .var "state", 0 0;
v0x600000063840_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f30bd0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006c2d0_0 .net8 "Bitline1", 0 0, p0x7f9f358c84b8;  1 drivers, strength-aware
v0x60000006c360_0 .net8 "Bitline2", 0 0, p0x7f9f358c84e8;  1 drivers, strength-aware
v0x60000006c3f0_0 .net "D", 0 0, L_0x6000001314a0;  1 drivers
v0x60000006c480_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x60000006c510_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x60000006c5a0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c8518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006c630_0 name=_ivl_0
o0x7f9f358c8548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006c6c0_0 name=_ivl_4
v0x60000006c750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006c7e0_0 .net "dffOut", 0 0, v0x60000006c1b0_0;  1 drivers
v0x60000006c870_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001308c0 .functor MUXZ 1, o0x7f9f358c8518, v0x60000006c1b0_0, L_0x60000012eee0, C4<>;
L_0x600000130960 .functor MUXZ 1, o0x7f9f358c8548, v0x60000006c1b0_0, L_0x600000128000, C4<>;
S_0x7f9f35f30d40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f30bd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000063f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006c000_0 .net "d", 0 0, L_0x6000001314a0;  alias, 1 drivers
v0x60000006c090_0 .net "q", 0 0, v0x60000006c1b0_0;  alias, 1 drivers
v0x60000006c120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006c1b0_0 .var "state", 0 0;
v0x60000006c240_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f30eb0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006cc60_0 .net8 "Bitline1", 0 0, p0x7f9f358c8878;  1 drivers, strength-aware
v0x60000006ccf0_0 .net8 "Bitline2", 0 0, p0x7f9f358c88a8;  1 drivers, strength-aware
v0x60000006cd80_0 .net "D", 0 0, L_0x600000131540;  1 drivers
v0x60000006ce10_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x60000006cea0_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x60000006cf30_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c88d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006cfc0_0 name=_ivl_0
o0x7f9f358c8908 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006d050_0 name=_ivl_4
v0x60000006d0e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006d170_0 .net "dffOut", 0 0, v0x60000006cb40_0;  1 drivers
v0x60000006d200_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130a00 .functor MUXZ 1, o0x7f9f358c88d8, v0x60000006cb40_0, L_0x60000012eee0, C4<>;
L_0x600000130aa0 .functor MUXZ 1, o0x7f9f358c8908, v0x60000006cb40_0, L_0x600000128000, C4<>;
S_0x7f9f35f31020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f30eb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006c900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006c990_0 .net "d", 0 0, L_0x600000131540;  alias, 1 drivers
v0x60000006ca20_0 .net "q", 0 0, v0x60000006cb40_0;  alias, 1 drivers
v0x60000006cab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006cb40_0 .var "state", 0 0;
v0x60000006cbd0_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f31190 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2ca50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006d5f0_0 .net8 "Bitline1", 0 0, p0x7f9f358c8c38;  1 drivers, strength-aware
v0x60000006d680_0 .net8 "Bitline2", 0 0, p0x7f9f358c8c68;  1 drivers, strength-aware
v0x60000006d710_0 .net "D", 0 0, L_0x6000001315e0;  1 drivers
v0x60000006d7a0_0 .net "ReadEnable1", 0 0, L_0x60000012eee0;  alias, 1 drivers
v0x60000006d830_0 .net "ReadEnable2", 0 0, L_0x600000128000;  alias, 1 drivers
v0x60000006d8c0_0 .net "WriteEnable", 0 0, L_0x60000012e440;  alias, 1 drivers
o0x7f9f358c8c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006d950_0 name=_ivl_0
o0x7f9f358c8cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006d9e0_0 name=_ivl_4
v0x60000006da70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006db00_0 .net "dffOut", 0 0, v0x60000006d4d0_0;  1 drivers
v0x60000006db90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000130b40 .functor MUXZ 1, o0x7f9f358c8c98, v0x60000006d4d0_0, L_0x60000012eee0, C4<>;
L_0x600000130be0 .functor MUXZ 1, o0x7f9f358c8cc8, v0x60000006d4d0_0, L_0x600000128000, C4<>;
S_0x7f9f35f31300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f31190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006d290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006d320_0 .net "d", 0 0, L_0x6000001315e0;  alias, 1 drivers
v0x60000006d3b0_0 .net "q", 0 0, v0x60000006d4d0_0;  alias, 1 drivers
v0x60000006d440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006d4d0_0 .var "state", 0 0;
v0x60000006d560_0 .net "wen", 0 0, L_0x60000012e440;  alias, 1 drivers
S_0x7f9f35f2fe50 .scope module, "regArray[5]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000017a80_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000017b10_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x600000017ba0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000017c30_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  1 drivers
v0x600000017cc0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  1 drivers
v0x600000017d50_0 .net "WriteReg", 0 0, L_0x60000012e4e0;  1 drivers
v0x600000017de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000017e70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132a80 .part L_0x6000001cde00, 0, 1;
L_0x600000132b20 .part L_0x6000001cde00, 1, 1;
L_0x600000132bc0 .part L_0x6000001cde00, 2, 1;
L_0x600000132c60 .part L_0x6000001cde00, 3, 1;
L_0x600000132d00 .part L_0x6000001cde00, 4, 1;
L_0x600000132da0 .part L_0x6000001cde00, 5, 1;
L_0x600000132e40 .part L_0x6000001cde00, 6, 1;
L_0x600000132ee0 .part L_0x6000001cde00, 7, 1;
L_0x600000132f80 .part L_0x6000001cde00, 8, 1;
L_0x600000133020 .part L_0x6000001cde00, 9, 1;
L_0x6000001330c0 .part L_0x6000001cde00, 10, 1;
L_0x600000133160 .part L_0x6000001cde00, 11, 1;
L_0x600000133200 .part L_0x6000001cde00, 12, 1;
L_0x6000001332a0 .part L_0x6000001cde00, 13, 1;
L_0x600000133340 .part L_0x6000001cde00, 14, 1;
L_0x6000001333e0 .part L_0x6000001cde00, 15, 1;
p0x7f9f358c91a8 .port I0x60000304e160, L_0x600000131680;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c91a8;
p0x7f9f358c95c8 .port I0x60000304e160, L_0x6000001317c0;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c95c8;
p0x7f9f358c9988 .port I0x60000304e160, L_0x600000131900;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c9988;
p0x7f9f358c9d48 .port I0x60000304e160, L_0x600000131a40;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358c9d48;
p0x7f9f358ca108 .port I0x60000304e160, L_0x600000131b80;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ca108;
p0x7f9f358ca4c8 .port I0x60000304e160, L_0x600000131cc0;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ca4c8;
p0x7f9f358ca888 .port I0x60000304e160, L_0x600000131e00;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ca888;
p0x7f9f358cac48 .port I0x60000304e160, L_0x600000131f40;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cac48;
p0x7f9f358cb008 .port I0x60000304e160, L_0x600000132080;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cb008;
p0x7f9f358cb3c8 .port I0x60000304e160, L_0x6000001321c0;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cb3c8;
p0x7f9f358cb788 .port I0x60000304e160, L_0x600000132300;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cb788;
p0x7f9f358cbb48 .port I0x60000304e160, L_0x600000132440;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cbb48;
p0x7f9f358cbf08 .port I0x60000304e160, L_0x600000132580;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cbf08;
p0x7f9f358cc2c8 .port I0x60000304e160, L_0x6000001326c0;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cc2c8;
p0x7f9f358cc688 .port I0x60000304e160, L_0x600000132800;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cc688;
p0x7f9f358cca48 .port I0x60000304e160, L_0x600000132940;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cca48;
p0x7f9f358c91d8 .port I0x600003101fe0, L_0x600000131720;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c91d8;
p0x7f9f358c95f8 .port I0x600003101fe0, L_0x600000131860;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c95f8;
p0x7f9f358c99b8 .port I0x600003101fe0, L_0x6000001319a0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c99b8;
p0x7f9f358c9d78 .port I0x600003101fe0, L_0x600000131ae0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358c9d78;
p0x7f9f358ca138 .port I0x600003101fe0, L_0x600000131c20;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ca138;
p0x7f9f358ca4f8 .port I0x600003101fe0, L_0x600000131d60;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ca4f8;
p0x7f9f358ca8b8 .port I0x600003101fe0, L_0x600000131ea0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ca8b8;
p0x7f9f358cac78 .port I0x600003101fe0, L_0x600000131fe0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cac78;
p0x7f9f358cb038 .port I0x600003101fe0, L_0x600000132120;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cb038;
p0x7f9f358cb3f8 .port I0x600003101fe0, L_0x600000132260;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cb3f8;
p0x7f9f358cb7b8 .port I0x600003101fe0, L_0x6000001323a0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cb7b8;
p0x7f9f358cbb78 .port I0x600003101fe0, L_0x6000001324e0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cbb78;
p0x7f9f358cbf38 .port I0x600003101fe0, L_0x600000132620;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cbf38;
p0x7f9f358cc2f8 .port I0x600003101fe0, L_0x600000132760;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cc2f8;
p0x7f9f358cc6b8 .port I0x600003101fe0, L_0x6000001328a0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cc6b8;
p0x7f9f358cca78 .port I0x600003101fe0, L_0x6000001329e0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cca78;
S_0x7f9f35f31870 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006e400_0 .net8 "Bitline1", 0 0, p0x7f9f358c91a8;  1 drivers, strength-aware
v0x60000006e490_0 .net8 "Bitline2", 0 0, p0x7f9f358c91d8;  1 drivers, strength-aware
v0x60000006e520_0 .net "D", 0 0, L_0x600000132a80;  1 drivers
v0x60000006e5b0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006e640_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006e6d0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358c9268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006e760_0 name=_ivl_0
o0x7f9f358c9298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006e7f0_0 name=_ivl_4
v0x60000006e880_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006e910_0 .net "dffOut", 0 0, v0x60000006e2e0_0;  1 drivers
v0x60000006e9a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131680 .functor MUXZ 1, o0x7f9f358c9268, v0x60000006e2e0_0, L_0x60000012eda0, C4<>;
L_0x600000131720 .functor MUXZ 1, o0x7f9f358c9298, v0x60000006e2e0_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f319e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f31870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006e0a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006e130_0 .net "d", 0 0, L_0x600000132a80;  alias, 1 drivers
v0x60000006e1c0_0 .net "q", 0 0, v0x60000006e2e0_0;  alias, 1 drivers
v0x60000006e250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006e2e0_0 .var "state", 0 0;
v0x60000006e370_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f31b50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006ed90_0 .net8 "Bitline1", 0 0, p0x7f9f358c95c8;  1 drivers, strength-aware
v0x60000006ee20_0 .net8 "Bitline2", 0 0, p0x7f9f358c95f8;  1 drivers, strength-aware
v0x60000006eeb0_0 .net "D", 0 0, L_0x600000132b20;  1 drivers
v0x60000006ef40_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006efd0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006f060_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358c9628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006f0f0_0 name=_ivl_0
o0x7f9f358c9658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006f180_0 name=_ivl_4
v0x60000006f210_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006f2a0_0 .net "dffOut", 0 0, v0x60000006ec70_0;  1 drivers
v0x60000006f330_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001317c0 .functor MUXZ 1, o0x7f9f358c9628, v0x60000006ec70_0, L_0x60000012eda0, C4<>;
L_0x600000131860 .functor MUXZ 1, o0x7f9f358c9658, v0x60000006ec70_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f31cc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f31b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006ea30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006eac0_0 .net "d", 0 0, L_0x600000132b20;  alias, 1 drivers
v0x60000006eb50_0 .net "q", 0 0, v0x60000006ec70_0;  alias, 1 drivers
v0x60000006ebe0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006ec70_0 .var "state", 0 0;
v0x60000006ed00_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f31e30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006f720_0 .net8 "Bitline1", 0 0, p0x7f9f358c9988;  1 drivers, strength-aware
v0x60000006f7b0_0 .net8 "Bitline2", 0 0, p0x7f9f358c99b8;  1 drivers, strength-aware
v0x60000006f840_0 .net "D", 0 0, L_0x600000132bc0;  1 drivers
v0x60000006f8d0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006f960_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006f9f0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358c99e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006fa80_0 name=_ivl_0
o0x7f9f358c9a18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006fb10_0 name=_ivl_4
v0x60000006fba0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006fc30_0 .net "dffOut", 0 0, v0x60000006f600_0;  1 drivers
v0x60000006fcc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131900 .functor MUXZ 1, o0x7f9f358c99e8, v0x60000006f600_0, L_0x60000012eda0, C4<>;
L_0x6000001319a0 .functor MUXZ 1, o0x7f9f358c9a18, v0x60000006f600_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f31fa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f31e30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006f3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006f450_0 .net "d", 0 0, L_0x600000132bc0;  alias, 1 drivers
v0x60000006f4e0_0 .net "q", 0 0, v0x60000006f600_0;  alias, 1 drivers
v0x60000006f570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006f600_0 .var "state", 0 0;
v0x60000006f690_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f32110 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000068120_0 .net8 "Bitline1", 0 0, p0x7f9f358c9d48;  1 drivers, strength-aware
v0x6000000681b0_0 .net8 "Bitline2", 0 0, p0x7f9f358c9d78;  1 drivers, strength-aware
v0x600000068240_0 .net "D", 0 0, L_0x600000132c60;  1 drivers
v0x6000000682d0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000068360_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x6000000683f0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358c9da8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068480_0 name=_ivl_0
o0x7f9f358c9dd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068510_0 name=_ivl_4
v0x6000000685a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000068630_0 .net "dffOut", 0 0, v0x600000068000_0;  1 drivers
v0x6000000686c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131a40 .functor MUXZ 1, o0x7f9f358c9da8, v0x600000068000_0, L_0x60000012eda0, C4<>;
L_0x600000131ae0 .functor MUXZ 1, o0x7f9f358c9dd8, v0x600000068000_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f32280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f32110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006fd50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006fde0_0 .net "d", 0 0, L_0x600000132c60;  alias, 1 drivers
v0x60000006fe70_0 .net "q", 0 0, v0x600000068000_0;  alias, 1 drivers
v0x60000006ff00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000068000_0 .var "state", 0 0;
v0x600000068090_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f323f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000068ab0_0 .net8 "Bitline1", 0 0, p0x7f9f358ca108;  1 drivers, strength-aware
v0x600000068b40_0 .net8 "Bitline2", 0 0, p0x7f9f358ca138;  1 drivers, strength-aware
v0x600000068bd0_0 .net "D", 0 0, L_0x600000132d00;  1 drivers
v0x600000068c60_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000068cf0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000068d80_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358ca168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068e10_0 name=_ivl_0
o0x7f9f358ca198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000068ea0_0 name=_ivl_4
v0x600000068f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000068fc0_0 .net "dffOut", 0 0, v0x600000068990_0;  1 drivers
v0x600000069050_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131b80 .functor MUXZ 1, o0x7f9f358ca168, v0x600000068990_0, L_0x60000012eda0, C4<>;
L_0x600000131c20 .functor MUXZ 1, o0x7f9f358ca198, v0x600000068990_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f32560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f323f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000068750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000687e0_0 .net "d", 0 0, L_0x600000132d00;  alias, 1 drivers
v0x600000068870_0 .net "q", 0 0, v0x600000068990_0;  alias, 1 drivers
v0x600000068900_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000068990_0 .var "state", 0 0;
v0x600000068a20_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f326d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000069440_0 .net8 "Bitline1", 0 0, p0x7f9f358ca4c8;  1 drivers, strength-aware
v0x6000000694d0_0 .net8 "Bitline2", 0 0, p0x7f9f358ca4f8;  1 drivers, strength-aware
v0x600000069560_0 .net "D", 0 0, L_0x600000132da0;  1 drivers
v0x6000000695f0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000069680_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000069710_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358ca528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000697a0_0 name=_ivl_0
o0x7f9f358ca558 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000069830_0 name=_ivl_4
v0x6000000698c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000069950_0 .net "dffOut", 0 0, v0x600000069320_0;  1 drivers
v0x6000000699e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131cc0 .functor MUXZ 1, o0x7f9f358ca528, v0x600000069320_0, L_0x60000012eda0, C4<>;
L_0x600000131d60 .functor MUXZ 1, o0x7f9f358ca558, v0x600000069320_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f32840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f326d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000690e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000069170_0 .net "d", 0 0, L_0x600000132da0;  alias, 1 drivers
v0x600000069200_0 .net "q", 0 0, v0x600000069320_0;  alias, 1 drivers
v0x600000069290_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000069320_0 .var "state", 0 0;
v0x6000000693b0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f329b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000069dd0_0 .net8 "Bitline1", 0 0, p0x7f9f358ca888;  1 drivers, strength-aware
v0x600000069e60_0 .net8 "Bitline2", 0 0, p0x7f9f358ca8b8;  1 drivers, strength-aware
v0x600000069ef0_0 .net "D", 0 0, L_0x600000132e40;  1 drivers
v0x600000069f80_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006a010_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006a0a0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358ca8e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006a130_0 name=_ivl_0
o0x7f9f358ca918 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006a1c0_0 name=_ivl_4
v0x60000006a250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006a2e0_0 .net "dffOut", 0 0, v0x600000069cb0_0;  1 drivers
v0x60000006a370_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131e00 .functor MUXZ 1, o0x7f9f358ca8e8, v0x600000069cb0_0, L_0x60000012eda0, C4<>;
L_0x600000131ea0 .functor MUXZ 1, o0x7f9f358ca918, v0x600000069cb0_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f32b20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f329b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000069a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000069b00_0 .net "d", 0 0, L_0x600000132e40;  alias, 1 drivers
v0x600000069b90_0 .net "q", 0 0, v0x600000069cb0_0;  alias, 1 drivers
v0x600000069c20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000069cb0_0 .var "state", 0 0;
v0x600000069d40_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f32c90 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006a760_0 .net8 "Bitline1", 0 0, p0x7f9f358cac48;  1 drivers, strength-aware
v0x60000006a7f0_0 .net8 "Bitline2", 0 0, p0x7f9f358cac78;  1 drivers, strength-aware
v0x60000006a880_0 .net "D", 0 0, L_0x600000132ee0;  1 drivers
v0x60000006a910_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006a9a0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006aa30_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358caca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006aac0_0 name=_ivl_0
o0x7f9f358cacd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006ab50_0 name=_ivl_4
v0x60000006abe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006ac70_0 .net "dffOut", 0 0, v0x60000006a640_0;  1 drivers
v0x60000006ad00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000131f40 .functor MUXZ 1, o0x7f9f358caca8, v0x60000006a640_0, L_0x60000012eda0, C4<>;
L_0x600000131fe0 .functor MUXZ 1, o0x7f9f358cacd8, v0x60000006a640_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f32e00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f32c90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006a400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006a490_0 .net "d", 0 0, L_0x600000132ee0;  alias, 1 drivers
v0x60000006a520_0 .net "q", 0 0, v0x60000006a640_0;  alias, 1 drivers
v0x60000006a5b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006a640_0 .var "state", 0 0;
v0x60000006a6d0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f32f70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006b0f0_0 .net8 "Bitline1", 0 0, p0x7f9f358cb008;  1 drivers, strength-aware
v0x60000006b180_0 .net8 "Bitline2", 0 0, p0x7f9f358cb038;  1 drivers, strength-aware
v0x60000006b210_0 .net "D", 0 0, L_0x600000132f80;  1 drivers
v0x60000006b2a0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006b330_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006b3c0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cb068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006b450_0 name=_ivl_0
o0x7f9f358cb098 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006b4e0_0 name=_ivl_4
v0x60000006b570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006b600_0 .net "dffOut", 0 0, v0x60000006afd0_0;  1 drivers
v0x60000006b690_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132080 .functor MUXZ 1, o0x7f9f358cb068, v0x60000006afd0_0, L_0x60000012eda0, C4<>;
L_0x600000132120 .functor MUXZ 1, o0x7f9f358cb098, v0x60000006afd0_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f330e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f32f70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006ad90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006ae20_0 .net "d", 0 0, L_0x600000132f80;  alias, 1 drivers
v0x60000006aeb0_0 .net "q", 0 0, v0x60000006afd0_0;  alias, 1 drivers
v0x60000006af40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006afd0_0 .var "state", 0 0;
v0x60000006b060_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33450 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000006ba80_0 .net8 "Bitline1", 0 0, p0x7f9f358cb3c8;  1 drivers, strength-aware
v0x60000006bb10_0 .net8 "Bitline2", 0 0, p0x7f9f358cb3f8;  1 drivers, strength-aware
v0x60000006bba0_0 .net "D", 0 0, L_0x600000133020;  1 drivers
v0x60000006bc30_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x60000006bcc0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x60000006bd50_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cb428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006bde0_0 name=_ivl_0
o0x7f9f358cb458 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000006be70_0 name=_ivl_4
v0x60000006bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000014000_0 .net "dffOut", 0 0, v0x60000006b960_0;  1 drivers
v0x600000014090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001321c0 .functor MUXZ 1, o0x7f9f358cb428, v0x60000006b960_0, L_0x60000012eda0, C4<>;
L_0x600000132260 .functor MUXZ 1, o0x7f9f358cb458, v0x60000006b960_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f335c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f33450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000006b720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000006b7b0_0 .net "d", 0 0, L_0x600000133020;  alias, 1 drivers
v0x60000006b840_0 .net "q", 0 0, v0x60000006b960_0;  alias, 1 drivers
v0x60000006b8d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000006b960_0 .var "state", 0 0;
v0x60000006b9f0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33730 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000014480_0 .net8 "Bitline1", 0 0, p0x7f9f358cb788;  1 drivers, strength-aware
v0x600000014510_0 .net8 "Bitline2", 0 0, p0x7f9f358cb7b8;  1 drivers, strength-aware
v0x6000000145a0_0 .net "D", 0 0, L_0x6000001330c0;  1 drivers
v0x600000014630_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x6000000146c0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000014750_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cb7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000147e0_0 name=_ivl_0
o0x7f9f358cb818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000014870_0 name=_ivl_4
v0x600000014900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000014990_0 .net "dffOut", 0 0, v0x600000014360_0;  1 drivers
v0x600000014a20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132300 .functor MUXZ 1, o0x7f9f358cb7e8, v0x600000014360_0, L_0x60000012eda0, C4<>;
L_0x6000001323a0 .functor MUXZ 1, o0x7f9f358cb818, v0x600000014360_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f338a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f33730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000014120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000141b0_0 .net "d", 0 0, L_0x6000001330c0;  alias, 1 drivers
v0x600000014240_0 .net "q", 0 0, v0x600000014360_0;  alias, 1 drivers
v0x6000000142d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000014360_0 .var "state", 0 0;
v0x6000000143f0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33a10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000014e10_0 .net8 "Bitline1", 0 0, p0x7f9f358cbb48;  1 drivers, strength-aware
v0x600000014ea0_0 .net8 "Bitline2", 0 0, p0x7f9f358cbb78;  1 drivers, strength-aware
v0x600000014f30_0 .net "D", 0 0, L_0x600000133160;  1 drivers
v0x600000014fc0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000015050_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x6000000150e0_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cbba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015170_0 name=_ivl_0
o0x7f9f358cbbd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015200_0 name=_ivl_4
v0x600000015290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000015320_0 .net "dffOut", 0 0, v0x600000014cf0_0;  1 drivers
v0x6000000153b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132440 .functor MUXZ 1, o0x7f9f358cbba8, v0x600000014cf0_0, L_0x60000012eda0, C4<>;
L_0x6000001324e0 .functor MUXZ 1, o0x7f9f358cbbd8, v0x600000014cf0_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f33b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f33a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000014ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000014b40_0 .net "d", 0 0, L_0x600000133160;  alias, 1 drivers
v0x600000014bd0_0 .net "q", 0 0, v0x600000014cf0_0;  alias, 1 drivers
v0x600000014c60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000014cf0_0 .var "state", 0 0;
v0x600000014d80_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33cf0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000157a0_0 .net8 "Bitline1", 0 0, p0x7f9f358cbf08;  1 drivers, strength-aware
v0x600000015830_0 .net8 "Bitline2", 0 0, p0x7f9f358cbf38;  1 drivers, strength-aware
v0x6000000158c0_0 .net "D", 0 0, L_0x600000133200;  1 drivers
v0x600000015950_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x6000000159e0_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000015a70_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cbf68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015b00_0 name=_ivl_0
o0x7f9f358cbf98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000015b90_0 name=_ivl_4
v0x600000015c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000015cb0_0 .net "dffOut", 0 0, v0x600000015680_0;  1 drivers
v0x600000015d40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132580 .functor MUXZ 1, o0x7f9f358cbf68, v0x600000015680_0, L_0x60000012eda0, C4<>;
L_0x600000132620 .functor MUXZ 1, o0x7f9f358cbf98, v0x600000015680_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f33e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f33cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000015440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000154d0_0 .net "d", 0 0, L_0x600000133200;  alias, 1 drivers
v0x600000015560_0 .net "q", 0 0, v0x600000015680_0;  alias, 1 drivers
v0x6000000155f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000015680_0 .var "state", 0 0;
v0x600000015710_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33fd0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000016130_0 .net8 "Bitline1", 0 0, p0x7f9f358cc2c8;  1 drivers, strength-aware
v0x6000000161c0_0 .net8 "Bitline2", 0 0, p0x7f9f358cc2f8;  1 drivers, strength-aware
v0x600000016250_0 .net "D", 0 0, L_0x6000001332a0;  1 drivers
v0x6000000162e0_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000016370_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000016400_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cc328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016490_0 name=_ivl_0
o0x7f9f358cc358 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016520_0 name=_ivl_4
v0x6000000165b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000016640_0 .net "dffOut", 0 0, v0x600000016010_0;  1 drivers
v0x6000000166d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001326c0 .functor MUXZ 1, o0x7f9f358cc328, v0x600000016010_0, L_0x60000012eda0, C4<>;
L_0x600000132760 .functor MUXZ 1, o0x7f9f358cc358, v0x600000016010_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f34140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f33fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000015dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000015e60_0 .net "d", 0 0, L_0x6000001332a0;  alias, 1 drivers
v0x600000015ef0_0 .net "q", 0 0, v0x600000016010_0;  alias, 1 drivers
v0x600000015f80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000016010_0 .var "state", 0 0;
v0x6000000160a0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f342b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000016ac0_0 .net8 "Bitline1", 0 0, p0x7f9f358cc688;  1 drivers, strength-aware
v0x600000016b50_0 .net8 "Bitline2", 0 0, p0x7f9f358cc6b8;  1 drivers, strength-aware
v0x600000016be0_0 .net "D", 0 0, L_0x600000133340;  1 drivers
v0x600000016c70_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000016d00_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000016d90_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358cc6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016e20_0 name=_ivl_0
o0x7f9f358cc718 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000016eb0_0 name=_ivl_4
v0x600000016f40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000016fd0_0 .net "dffOut", 0 0, v0x6000000169a0_0;  1 drivers
v0x600000017060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132800 .functor MUXZ 1, o0x7f9f358cc6e8, v0x6000000169a0_0, L_0x60000012eda0, C4<>;
L_0x6000001328a0 .functor MUXZ 1, o0x7f9f358cc718, v0x6000000169a0_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f34420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f342b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000016760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000167f0_0 .net "d", 0 0, L_0x600000133340;  alias, 1 drivers
v0x600000016880_0 .net "q", 0 0, v0x6000000169a0_0;  alias, 1 drivers
v0x600000016910_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000169a0_0 .var "state", 0 0;
v0x600000016a30_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f34590 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f2fe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000017450_0 .net8 "Bitline1", 0 0, p0x7f9f358cca48;  1 drivers, strength-aware
v0x6000000174e0_0 .net8 "Bitline2", 0 0, p0x7f9f358cca78;  1 drivers, strength-aware
v0x600000017570_0 .net "D", 0 0, L_0x6000001333e0;  1 drivers
v0x600000017600_0 .net "ReadEnable1", 0 0, L_0x60000012eda0;  alias, 1 drivers
v0x600000017690_0 .net "ReadEnable2", 0 0, L_0x6000001280a0;  alias, 1 drivers
v0x600000017720_0 .net "WriteEnable", 0 0, L_0x60000012e4e0;  alias, 1 drivers
o0x7f9f358ccaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000177b0_0 name=_ivl_0
o0x7f9f358ccad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000017840_0 name=_ivl_4
v0x6000000178d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000017960_0 .net "dffOut", 0 0, v0x600000017330_0;  1 drivers
v0x6000000179f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000132940 .functor MUXZ 1, o0x7f9f358ccaa8, v0x600000017330_0, L_0x60000012eda0, C4<>;
L_0x6000001329e0 .functor MUXZ 1, o0x7f9f358ccad8, v0x600000017330_0, L_0x6000001280a0, C4<>;
S_0x7f9f35f34700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f34590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000170f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000017180_0 .net "d", 0 0, L_0x6000001333e0;  alias, 1 drivers
v0x600000017210_0 .net "q", 0 0, v0x600000017330_0;  alias, 1 drivers
v0x6000000172a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000017330_0 .var "state", 0 0;
v0x6000000173c0_0 .net "wen", 0 0, L_0x60000012e4e0;  alias, 1 drivers
S_0x7f9f35f33250 .scope module, "regArray[6]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000019950_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000199e0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x600000019a70_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000019b00_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  1 drivers
v0x600000019b90_0 .net "ReadEnable2", 0 0, L_0x600000128140;  1 drivers
v0x600000019c20_0 .net "WriteReg", 0 0, L_0x60000012e580;  1 drivers
v0x600000019cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000019d40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c8c0 .part L_0x6000001cde00, 0, 1;
L_0x60000013c960 .part L_0x6000001cde00, 1, 1;
L_0x60000013ca00 .part L_0x6000001cde00, 2, 1;
L_0x60000013caa0 .part L_0x6000001cde00, 3, 1;
L_0x60000013cb40 .part L_0x6000001cde00, 4, 1;
L_0x60000013cbe0 .part L_0x6000001cde00, 5, 1;
L_0x60000013cc80 .part L_0x6000001cde00, 6, 1;
L_0x60000013cd20 .part L_0x6000001cde00, 7, 1;
L_0x60000013cdc0 .part L_0x6000001cde00, 8, 1;
L_0x60000013ce60 .part L_0x6000001cde00, 9, 1;
L_0x60000013cf00 .part L_0x6000001cde00, 10, 1;
L_0x60000013cfa0 .part L_0x6000001cde00, 11, 1;
L_0x60000013d040 .part L_0x6000001cde00, 12, 1;
L_0x60000013d0e0 .part L_0x6000001cde00, 13, 1;
L_0x60000013d180 .part L_0x6000001cde00, 14, 1;
L_0x60000013d220 .part L_0x6000001cde00, 15, 1;
p0x7f9f358ccfb8 .port I0x60000304e160, L_0x600000133480;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ccfb8;
p0x7f9f358cd3d8 .port I0x60000304e160, L_0x6000001335c0;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cd3d8;
p0x7f9f358cd798 .port I0x60000304e160, L_0x600000133700;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cd798;
p0x7f9f358cdb58 .port I0x60000304e160, L_0x600000133840;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cdb58;
p0x7f9f358cdf18 .port I0x60000304e160, L_0x600000133980;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cdf18;
p0x7f9f358ce2d8 .port I0x60000304e160, L_0x600000133ac0;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ce2d8;
p0x7f9f358ce698 .port I0x60000304e160, L_0x600000133c00;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358ce698;
p0x7f9f358cea58 .port I0x60000304e160, L_0x600000133d40;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cea58;
p0x7f9f358cee18 .port I0x60000304e160, L_0x600000133e80;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cee18;
p0x7f9f358cf1d8 .port I0x60000304e160, L_0x60000013c000;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cf1d8;
p0x7f9f358cf598 .port I0x60000304e160, L_0x60000013c140;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cf598;
p0x7f9f358cf958 .port I0x60000304e160, L_0x60000013c280;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cf958;
p0x7f9f358cfd18 .port I0x60000304e160, L_0x60000013c3c0;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358cfd18;
p0x7f9f358d00d8 .port I0x60000304e160, L_0x60000013c500;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d00d8;
p0x7f9f358d0498 .port I0x60000304e160, L_0x60000013c640;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d0498;
p0x7f9f358d0858 .port I0x60000304e160, L_0x60000013c780;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d0858;
p0x7f9f358ccfe8 .port I0x600003101fe0, L_0x600000133520;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ccfe8;
p0x7f9f358cd408 .port I0x600003101fe0, L_0x600000133660;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cd408;
p0x7f9f358cd7c8 .port I0x600003101fe0, L_0x6000001337a0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cd7c8;
p0x7f9f358cdb88 .port I0x600003101fe0, L_0x6000001338e0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cdb88;
p0x7f9f358cdf48 .port I0x600003101fe0, L_0x600000133a20;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cdf48;
p0x7f9f358ce308 .port I0x600003101fe0, L_0x600000133b60;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ce308;
p0x7f9f358ce6c8 .port I0x600003101fe0, L_0x600000133ca0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358ce6c8;
p0x7f9f358cea88 .port I0x600003101fe0, L_0x600000133de0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cea88;
p0x7f9f358cee48 .port I0x600003101fe0, L_0x600000133f20;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cee48;
p0x7f9f358cf208 .port I0x600003101fe0, L_0x60000013c0a0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cf208;
p0x7f9f358cf5c8 .port I0x600003101fe0, L_0x60000013c1e0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cf5c8;
p0x7f9f358cf988 .port I0x600003101fe0, L_0x60000013c320;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cf988;
p0x7f9f358cfd48 .port I0x600003101fe0, L_0x60000013c460;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358cfd48;
p0x7f9f358d0108 .port I0x600003101fe0, L_0x60000013c5a0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d0108;
p0x7f9f358d04c8 .port I0x600003101fe0, L_0x60000013c6e0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d04c8;
p0x7f9f358d0888 .port I0x600003101fe0, L_0x60000013c820;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d0888;
S_0x7f9f35f34c70 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000102d0_0 .net8 "Bitline1", 0 0, p0x7f9f358ccfb8;  1 drivers, strength-aware
v0x600000010360_0 .net8 "Bitline2", 0 0, p0x7f9f358ccfe8;  1 drivers, strength-aware
v0x6000000103f0_0 .net "D", 0 0, L_0x60000013c8c0;  1 drivers
v0x600000010480_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000010510_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x6000000105a0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cd078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000010630_0 name=_ivl_0
o0x7f9f358cd0a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000106c0_0 name=_ivl_4
v0x600000010750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000107e0_0 .net "dffOut", 0 0, v0x6000000101b0_0;  1 drivers
v0x600000010870_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133480 .functor MUXZ 1, o0x7f9f358cd078, v0x6000000101b0_0, L_0x60000012ef80, C4<>;
L_0x600000133520 .functor MUXZ 1, o0x7f9f358cd0a8, v0x6000000101b0_0, L_0x600000128140, C4<>;
S_0x7f9f35f34de0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f34c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000017f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000010000_0 .net "d", 0 0, L_0x60000013c8c0;  alias, 1 drivers
v0x600000010090_0 .net "q", 0 0, v0x6000000101b0_0;  alias, 1 drivers
v0x600000010120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000101b0_0 .var "state", 0 0;
v0x600000010240_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f34f50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000010c60_0 .net8 "Bitline1", 0 0, p0x7f9f358cd3d8;  1 drivers, strength-aware
v0x600000010cf0_0 .net8 "Bitline2", 0 0, p0x7f9f358cd408;  1 drivers, strength-aware
v0x600000010d80_0 .net "D", 0 0, L_0x60000013c960;  1 drivers
v0x600000010e10_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000010ea0_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000010f30_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cd438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000010fc0_0 name=_ivl_0
o0x7f9f358cd468 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000011050_0 name=_ivl_4
v0x6000000110e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000011170_0 .net "dffOut", 0 0, v0x600000010b40_0;  1 drivers
v0x600000011200_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001335c0 .functor MUXZ 1, o0x7f9f358cd438, v0x600000010b40_0, L_0x60000012ef80, C4<>;
L_0x600000133660 .functor MUXZ 1, o0x7f9f358cd468, v0x600000010b40_0, L_0x600000128140, C4<>;
S_0x7f9f35f350c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f34f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000010900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000010990_0 .net "d", 0 0, L_0x60000013c960;  alias, 1 drivers
v0x600000010a20_0 .net "q", 0 0, v0x600000010b40_0;  alias, 1 drivers
v0x600000010ab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000010b40_0 .var "state", 0 0;
v0x600000010bd0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f35230 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000115f0_0 .net8 "Bitline1", 0 0, p0x7f9f358cd798;  1 drivers, strength-aware
v0x600000011680_0 .net8 "Bitline2", 0 0, p0x7f9f358cd7c8;  1 drivers, strength-aware
v0x600000011710_0 .net "D", 0 0, L_0x60000013ca00;  1 drivers
v0x6000000117a0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000011830_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x6000000118c0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cd7f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000011950_0 name=_ivl_0
o0x7f9f358cd828 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000119e0_0 name=_ivl_4
v0x600000011a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000011b00_0 .net "dffOut", 0 0, v0x6000000114d0_0;  1 drivers
v0x600000011b90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133700 .functor MUXZ 1, o0x7f9f358cd7f8, v0x6000000114d0_0, L_0x60000012ef80, C4<>;
L_0x6000001337a0 .functor MUXZ 1, o0x7f9f358cd828, v0x6000000114d0_0, L_0x600000128140, C4<>;
S_0x7f9f35f353a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f35230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000011290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000011320_0 .net "d", 0 0, L_0x60000013ca00;  alias, 1 drivers
v0x6000000113b0_0 .net "q", 0 0, v0x6000000114d0_0;  alias, 1 drivers
v0x600000011440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000114d0_0 .var "state", 0 0;
v0x600000011560_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f35510 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000011f80_0 .net8 "Bitline1", 0 0, p0x7f9f358cdb58;  1 drivers, strength-aware
v0x600000012010_0 .net8 "Bitline2", 0 0, p0x7f9f358cdb88;  1 drivers, strength-aware
v0x6000000120a0_0 .net "D", 0 0, L_0x60000013caa0;  1 drivers
v0x600000012130_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x6000000121c0_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000012250_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cdbb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000122e0_0 name=_ivl_0
o0x7f9f358cdbe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000012370_0 name=_ivl_4
v0x600000012400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000012490_0 .net "dffOut", 0 0, v0x600000011e60_0;  1 drivers
v0x600000012520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133840 .functor MUXZ 1, o0x7f9f358cdbb8, v0x600000011e60_0, L_0x60000012ef80, C4<>;
L_0x6000001338e0 .functor MUXZ 1, o0x7f9f358cdbe8, v0x600000011e60_0, L_0x600000128140, C4<>;
S_0x7f9f35f35680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f35510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000011c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000011cb0_0 .net "d", 0 0, L_0x60000013caa0;  alias, 1 drivers
v0x600000011d40_0 .net "q", 0 0, v0x600000011e60_0;  alias, 1 drivers
v0x600000011dd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000011e60_0 .var "state", 0 0;
v0x600000011ef0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f357f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000012910_0 .net8 "Bitline1", 0 0, p0x7f9f358cdf18;  1 drivers, strength-aware
v0x6000000129a0_0 .net8 "Bitline2", 0 0, p0x7f9f358cdf48;  1 drivers, strength-aware
v0x600000012a30_0 .net "D", 0 0, L_0x60000013cb40;  1 drivers
v0x600000012ac0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000012b50_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000012be0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cdf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000012c70_0 name=_ivl_0
o0x7f9f358cdfa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000012d00_0 name=_ivl_4
v0x600000012d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000012e20_0 .net "dffOut", 0 0, v0x6000000127f0_0;  1 drivers
v0x600000012eb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133980 .functor MUXZ 1, o0x7f9f358cdf78, v0x6000000127f0_0, L_0x60000012ef80, C4<>;
L_0x600000133a20 .functor MUXZ 1, o0x7f9f358cdfa8, v0x6000000127f0_0, L_0x600000128140, C4<>;
S_0x7f9f35f35960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f357f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000125b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000012640_0 .net "d", 0 0, L_0x60000013cb40;  alias, 1 drivers
v0x6000000126d0_0 .net "q", 0 0, v0x6000000127f0_0;  alias, 1 drivers
v0x600000012760_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000127f0_0 .var "state", 0 0;
v0x600000012880_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f35ad0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000132a0_0 .net8 "Bitline1", 0 0, p0x7f9f358ce2d8;  1 drivers, strength-aware
v0x600000013330_0 .net8 "Bitline2", 0 0, p0x7f9f358ce308;  1 drivers, strength-aware
v0x6000000133c0_0 .net "D", 0 0, L_0x60000013cbe0;  1 drivers
v0x600000013450_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x6000000134e0_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000013570_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358ce338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013600_0 name=_ivl_0
o0x7f9f358ce368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000013690_0 name=_ivl_4
v0x600000013720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000137b0_0 .net "dffOut", 0 0, v0x600000013180_0;  1 drivers
v0x600000013840_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133ac0 .functor MUXZ 1, o0x7f9f358ce338, v0x600000013180_0, L_0x60000012ef80, C4<>;
L_0x600000133b60 .functor MUXZ 1, o0x7f9f358ce368, v0x600000013180_0, L_0x600000128140, C4<>;
S_0x7f9f35f35c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f35ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000012f40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000012fd0_0 .net "d", 0 0, L_0x60000013cbe0;  alias, 1 drivers
v0x600000013060_0 .net "q", 0 0, v0x600000013180_0;  alias, 1 drivers
v0x6000000130f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000013180_0 .var "state", 0 0;
v0x600000013210_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f35db0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000013c30_0 .net8 "Bitline1", 0 0, p0x7f9f358ce698;  1 drivers, strength-aware
v0x600000013cc0_0 .net8 "Bitline2", 0 0, p0x7f9f358ce6c8;  1 drivers, strength-aware
v0x600000013d50_0 .net "D", 0 0, L_0x60000013cc80;  1 drivers
v0x600000013de0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000013e70_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000013f00_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358ce6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001c000_0 name=_ivl_0
o0x7f9f358ce728 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001c090_0 name=_ivl_4
v0x60000001c120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001c1b0_0 .net "dffOut", 0 0, v0x600000013b10_0;  1 drivers
v0x60000001c240_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133c00 .functor MUXZ 1, o0x7f9f358ce6f8, v0x600000013b10_0, L_0x60000012ef80, C4<>;
L_0x600000133ca0 .functor MUXZ 1, o0x7f9f358ce728, v0x600000013b10_0, L_0x600000128140, C4<>;
S_0x7f9f35f35f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f35db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000138d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000013960_0 .net "d", 0 0, L_0x60000013cc80;  alias, 1 drivers
v0x6000000139f0_0 .net "q", 0 0, v0x600000013b10_0;  alias, 1 drivers
v0x600000013a80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000013b10_0 .var "state", 0 0;
v0x600000013ba0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36090 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001c630_0 .net8 "Bitline1", 0 0, p0x7f9f358cea58;  1 drivers, strength-aware
v0x60000001c6c0_0 .net8 "Bitline2", 0 0, p0x7f9f358cea88;  1 drivers, strength-aware
v0x60000001c750_0 .net "D", 0 0, L_0x60000013cd20;  1 drivers
v0x60000001c7e0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001c870_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001c900_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358ceab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001c990_0 name=_ivl_0
o0x7f9f358ceae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001ca20_0 name=_ivl_4
v0x60000001cab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001cb40_0 .net "dffOut", 0 0, v0x60000001c510_0;  1 drivers
v0x60000001cbd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133d40 .functor MUXZ 1, o0x7f9f358ceab8, v0x60000001c510_0, L_0x60000012ef80, C4<>;
L_0x600000133de0 .functor MUXZ 1, o0x7f9f358ceae8, v0x60000001c510_0, L_0x600000128140, C4<>;
S_0x7f9f35f36200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f36090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001c2d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001c360_0 .net "d", 0 0, L_0x60000013cd20;  alias, 1 drivers
v0x60000001c3f0_0 .net "q", 0 0, v0x60000001c510_0;  alias, 1 drivers
v0x60000001c480_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001c510_0 .var "state", 0 0;
v0x60000001c5a0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36370 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001cfc0_0 .net8 "Bitline1", 0 0, p0x7f9f358cee18;  1 drivers, strength-aware
v0x60000001d050_0 .net8 "Bitline2", 0 0, p0x7f9f358cee48;  1 drivers, strength-aware
v0x60000001d0e0_0 .net "D", 0 0, L_0x60000013cdc0;  1 drivers
v0x60000001d170_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001d200_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001d290_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cee78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001d320_0 name=_ivl_0
o0x7f9f358ceea8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001d3b0_0 name=_ivl_4
v0x60000001d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001d4d0_0 .net "dffOut", 0 0, v0x60000001cea0_0;  1 drivers
v0x60000001d560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000133e80 .functor MUXZ 1, o0x7f9f358cee78, v0x60000001cea0_0, L_0x60000012ef80, C4<>;
L_0x600000133f20 .functor MUXZ 1, o0x7f9f358ceea8, v0x60000001cea0_0, L_0x600000128140, C4<>;
S_0x7f9f35f364e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f36370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001cc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001ccf0_0 .net "d", 0 0, L_0x60000013cdc0;  alias, 1 drivers
v0x60000001cd80_0 .net "q", 0 0, v0x60000001cea0_0;  alias, 1 drivers
v0x60000001ce10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001cea0_0 .var "state", 0 0;
v0x60000001cf30_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36850 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001d950_0 .net8 "Bitline1", 0 0, p0x7f9f358cf1d8;  1 drivers, strength-aware
v0x60000001d9e0_0 .net8 "Bitline2", 0 0, p0x7f9f358cf208;  1 drivers, strength-aware
v0x60000001da70_0 .net "D", 0 0, L_0x60000013ce60;  1 drivers
v0x60000001db00_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001db90_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001dc20_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cf238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001dcb0_0 name=_ivl_0
o0x7f9f358cf268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001dd40_0 name=_ivl_4
v0x60000001ddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001de60_0 .net "dffOut", 0 0, v0x60000001d830_0;  1 drivers
v0x60000001def0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c000 .functor MUXZ 1, o0x7f9f358cf238, v0x60000001d830_0, L_0x60000012ef80, C4<>;
L_0x60000013c0a0 .functor MUXZ 1, o0x7f9f358cf268, v0x60000001d830_0, L_0x600000128140, C4<>;
S_0x7f9f35f369c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f36850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001d5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001d680_0 .net "d", 0 0, L_0x60000013ce60;  alias, 1 drivers
v0x60000001d710_0 .net "q", 0 0, v0x60000001d830_0;  alias, 1 drivers
v0x60000001d7a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001d830_0 .var "state", 0 0;
v0x60000001d8c0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36b30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001e2e0_0 .net8 "Bitline1", 0 0, p0x7f9f358cf598;  1 drivers, strength-aware
v0x60000001e370_0 .net8 "Bitline2", 0 0, p0x7f9f358cf5c8;  1 drivers, strength-aware
v0x60000001e400_0 .net "D", 0 0, L_0x60000013cf00;  1 drivers
v0x60000001e490_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001e520_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001e5b0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cf5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001e640_0 name=_ivl_0
o0x7f9f358cf628 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001e6d0_0 name=_ivl_4
v0x60000001e760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001e7f0_0 .net "dffOut", 0 0, v0x60000001e1c0_0;  1 drivers
v0x60000001e880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c140 .functor MUXZ 1, o0x7f9f358cf5f8, v0x60000001e1c0_0, L_0x60000012ef80, C4<>;
L_0x60000013c1e0 .functor MUXZ 1, o0x7f9f358cf628, v0x60000001e1c0_0, L_0x600000128140, C4<>;
S_0x7f9f35f36ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f36b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001df80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001e010_0 .net "d", 0 0, L_0x60000013cf00;  alias, 1 drivers
v0x60000001e0a0_0 .net "q", 0 0, v0x60000001e1c0_0;  alias, 1 drivers
v0x60000001e130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001e1c0_0 .var "state", 0 0;
v0x60000001e250_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36e10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001ec70_0 .net8 "Bitline1", 0 0, p0x7f9f358cf958;  1 drivers, strength-aware
v0x60000001ed00_0 .net8 "Bitline2", 0 0, p0x7f9f358cf988;  1 drivers, strength-aware
v0x60000001ed90_0 .net "D", 0 0, L_0x60000013cfa0;  1 drivers
v0x60000001ee20_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001eeb0_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001ef40_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cf9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001efd0_0 name=_ivl_0
o0x7f9f358cf9e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001f060_0 name=_ivl_4
v0x60000001f0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001f180_0 .net "dffOut", 0 0, v0x60000001eb50_0;  1 drivers
v0x60000001f210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c280 .functor MUXZ 1, o0x7f9f358cf9b8, v0x60000001eb50_0, L_0x60000012ef80, C4<>;
L_0x60000013c320 .functor MUXZ 1, o0x7f9f358cf9e8, v0x60000001eb50_0, L_0x600000128140, C4<>;
S_0x7f9f35f36f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f36e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001e910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001e9a0_0 .net "d", 0 0, L_0x60000013cfa0;  alias, 1 drivers
v0x60000001ea30_0 .net "q", 0 0, v0x60000001eb50_0;  alias, 1 drivers
v0x60000001eac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001eb50_0 .var "state", 0 0;
v0x60000001ebe0_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f370f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001f600_0 .net8 "Bitline1", 0 0, p0x7f9f358cfd18;  1 drivers, strength-aware
v0x60000001f690_0 .net8 "Bitline2", 0 0, p0x7f9f358cfd48;  1 drivers, strength-aware
v0x60000001f720_0 .net "D", 0 0, L_0x60000013d040;  1 drivers
v0x60000001f7b0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x60000001f840_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x60000001f8d0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358cfd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001f960_0 name=_ivl_0
o0x7f9f358cfda8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001f9f0_0 name=_ivl_4
v0x60000001fa80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001fb10_0 .net "dffOut", 0 0, v0x60000001f4e0_0;  1 drivers
v0x60000001fba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c3c0 .functor MUXZ 1, o0x7f9f358cfd78, v0x60000001f4e0_0, L_0x60000012ef80, C4<>;
L_0x60000013c460 .functor MUXZ 1, o0x7f9f358cfda8, v0x60000001f4e0_0, L_0x600000128140, C4<>;
S_0x7f9f35f37260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f370f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001f2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001f330_0 .net "d", 0 0, L_0x60000013d040;  alias, 1 drivers
v0x60000001f3c0_0 .net "q", 0 0, v0x60000001f4e0_0;  alias, 1 drivers
v0x60000001f450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001f4e0_0 .var "state", 0 0;
v0x60000001f570_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f373d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000018000_0 .net8 "Bitline1", 0 0, p0x7f9f358d00d8;  1 drivers, strength-aware
v0x600000018090_0 .net8 "Bitline2", 0 0, p0x7f9f358d0108;  1 drivers, strength-aware
v0x600000018120_0 .net "D", 0 0, L_0x60000013d0e0;  1 drivers
v0x6000000181b0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000018240_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x6000000182d0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358d0138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018360_0 name=_ivl_0
o0x7f9f358d0168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000183f0_0 name=_ivl_4
v0x600000018480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000018510_0 .net "dffOut", 0 0, v0x60000001fe70_0;  1 drivers
v0x6000000185a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c500 .functor MUXZ 1, o0x7f9f358d0138, v0x60000001fe70_0, L_0x60000012ef80, C4<>;
L_0x60000013c5a0 .functor MUXZ 1, o0x7f9f358d0168, v0x60000001fe70_0, L_0x600000128140, C4<>;
S_0x7f9f35f37540 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f373d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001fc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001fcc0_0 .net "d", 0 0, L_0x60000013d0e0;  alias, 1 drivers
v0x60000001fd50_0 .net "q", 0 0, v0x60000001fe70_0;  alias, 1 drivers
v0x60000001fde0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001fe70_0 .var "state", 0 0;
v0x60000001ff00_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f376b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000018990_0 .net8 "Bitline1", 0 0, p0x7f9f358d0498;  1 drivers, strength-aware
v0x600000018a20_0 .net8 "Bitline2", 0 0, p0x7f9f358d04c8;  1 drivers, strength-aware
v0x600000018ab0_0 .net "D", 0 0, L_0x60000013d180;  1 drivers
v0x600000018b40_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000018bd0_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x600000018c60_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358d04f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018cf0_0 name=_ivl_0
o0x7f9f358d0528 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000018d80_0 name=_ivl_4
v0x600000018e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000018ea0_0 .net "dffOut", 0 0, v0x600000018870_0;  1 drivers
v0x600000018f30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c640 .functor MUXZ 1, o0x7f9f358d04f8, v0x600000018870_0, L_0x60000012ef80, C4<>;
L_0x60000013c6e0 .functor MUXZ 1, o0x7f9f358d0528, v0x600000018870_0, L_0x600000128140, C4<>;
S_0x7f9f35f37820 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f376b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000018630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000186c0_0 .net "d", 0 0, L_0x60000013d180;  alias, 1 drivers
v0x600000018750_0 .net "q", 0 0, v0x600000018870_0;  alias, 1 drivers
v0x6000000187e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000018870_0 .var "state", 0 0;
v0x600000018900_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f37990 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f33250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000019320_0 .net8 "Bitline1", 0 0, p0x7f9f358d0858;  1 drivers, strength-aware
v0x6000000193b0_0 .net8 "Bitline2", 0 0, p0x7f9f358d0888;  1 drivers, strength-aware
v0x600000019440_0 .net "D", 0 0, L_0x60000013d220;  1 drivers
v0x6000000194d0_0 .net "ReadEnable1", 0 0, L_0x60000012ef80;  alias, 1 drivers
v0x600000019560_0 .net "ReadEnable2", 0 0, L_0x600000128140;  alias, 1 drivers
v0x6000000195f0_0 .net "WriteEnable", 0 0, L_0x60000012e580;  alias, 1 drivers
o0x7f9f358d08b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000019680_0 name=_ivl_0
o0x7f9f358d08e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000019710_0 name=_ivl_4
v0x6000000197a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000019830_0 .net "dffOut", 0 0, v0x600000019200_0;  1 drivers
v0x6000000198c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013c780 .functor MUXZ 1, o0x7f9f358d08b8, v0x600000019200_0, L_0x60000012ef80, C4<>;
L_0x60000013c820 .functor MUXZ 1, o0x7f9f358d08e8, v0x600000019200_0, L_0x600000128140, C4<>;
S_0x7f9f35f37b00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f37990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000018fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000019050_0 .net "d", 0 0, L_0x60000013d220;  alias, 1 drivers
v0x6000000190e0_0 .net "q", 0 0, v0x600000019200_0;  alias, 1 drivers
v0x600000019170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000019200_0 .var "state", 0 0;
v0x600000019290_0 .net "wen", 0 0, L_0x60000012e580;  alias, 1 drivers
S_0x7f9f35f36650 .scope module, "regArray[7]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000037b0_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000003840_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000038d0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000003960_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  1 drivers
v0x6000000039f0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  1 drivers
v0x600000003a80_0 .net "WriteReg", 0 0, L_0x60000012e620;  1 drivers
v0x600000003b10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000003ba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e6c0 .part L_0x6000001cde00, 0, 1;
L_0x60000013e760 .part L_0x6000001cde00, 1, 1;
L_0x60000013e800 .part L_0x6000001cde00, 2, 1;
L_0x60000013e8a0 .part L_0x6000001cde00, 3, 1;
L_0x60000013e940 .part L_0x6000001cde00, 4, 1;
L_0x60000013e9e0 .part L_0x6000001cde00, 5, 1;
L_0x60000013ea80 .part L_0x6000001cde00, 6, 1;
L_0x60000013eb20 .part L_0x6000001cde00, 7, 1;
L_0x60000013ebc0 .part L_0x6000001cde00, 8, 1;
L_0x60000013ec60 .part L_0x6000001cde00, 9, 1;
L_0x60000013ed00 .part L_0x6000001cde00, 10, 1;
L_0x60000013eda0 .part L_0x6000001cde00, 11, 1;
L_0x60000013ee40 .part L_0x6000001cde00, 12, 1;
L_0x60000013eee0 .part L_0x6000001cde00, 13, 1;
L_0x60000013ef80 .part L_0x6000001cde00, 14, 1;
L_0x60000013f020 .part L_0x6000001cde00, 15, 1;
p0x7f9f358d0dc8 .port I0x60000304e160, L_0x60000013d2c0;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d0dc8;
p0x7f9f358d11e8 .port I0x60000304e160, L_0x60000013d400;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d11e8;
p0x7f9f358d15a8 .port I0x60000304e160, L_0x60000013d540;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d15a8;
p0x7f9f358d1968 .port I0x60000304e160, L_0x60000013d680;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d1968;
p0x7f9f358d1d28 .port I0x60000304e160, L_0x60000013d7c0;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d1d28;
p0x7f9f358d20e8 .port I0x60000304e160, L_0x60000013d900;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d20e8;
p0x7f9f358d24a8 .port I0x60000304e160, L_0x60000013da40;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d24a8;
p0x7f9f358d2868 .port I0x60000304e160, L_0x60000013db80;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d2868;
p0x7f9f358d2c28 .port I0x60000304e160, L_0x60000013dcc0;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d2c28;
p0x7f9f358d2fe8 .port I0x60000304e160, L_0x60000013de00;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d2fe8;
p0x7f9f358d33a8 .port I0x60000304e160, L_0x60000013df40;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d33a8;
p0x7f9f358d3768 .port I0x60000304e160, L_0x60000013e080;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d3768;
p0x7f9f358d3b28 .port I0x60000304e160, L_0x60000013e1c0;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d3b28;
p0x7f9f358d3ee8 .port I0x60000304e160, L_0x60000013e300;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f358d3ee8;
p0x7f9f373002a8 .port I0x60000304e160, L_0x60000013e440;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373002a8;
p0x7f9f37300668 .port I0x60000304e160, L_0x60000013e580;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37300668;
p0x7f9f358d0df8 .port I0x600003101fe0, L_0x60000013d360;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d0df8;
p0x7f9f358d1218 .port I0x600003101fe0, L_0x60000013d4a0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d1218;
p0x7f9f358d15d8 .port I0x600003101fe0, L_0x60000013d5e0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d15d8;
p0x7f9f358d1998 .port I0x600003101fe0, L_0x60000013d720;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d1998;
p0x7f9f358d1d58 .port I0x600003101fe0, L_0x60000013d860;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d1d58;
p0x7f9f358d2118 .port I0x600003101fe0, L_0x60000013d9a0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d2118;
p0x7f9f358d24d8 .port I0x600003101fe0, L_0x60000013dae0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d24d8;
p0x7f9f358d2898 .port I0x600003101fe0, L_0x60000013dc20;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d2898;
p0x7f9f358d2c58 .port I0x600003101fe0, L_0x60000013dd60;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d2c58;
p0x7f9f358d3018 .port I0x600003101fe0, L_0x60000013dea0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d3018;
p0x7f9f358d33d8 .port I0x600003101fe0, L_0x60000013dfe0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d33d8;
p0x7f9f358d3798 .port I0x600003101fe0, L_0x60000013e120;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d3798;
p0x7f9f358d3b58 .port I0x600003101fe0, L_0x60000013e260;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d3b58;
p0x7f9f358d3f18 .port I0x600003101fe0, L_0x60000013e3a0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f358d3f18;
p0x7f9f373002d8 .port I0x600003101fe0, L_0x60000013e4e0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373002d8;
p0x7f9f37300698 .port I0x600003101fe0, L_0x60000013e620;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37300698;
S_0x7f9f35f38070 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001a130_0 .net8 "Bitline1", 0 0, p0x7f9f358d0dc8;  1 drivers, strength-aware
v0x60000001a1c0_0 .net8 "Bitline2", 0 0, p0x7f9f358d0df8;  1 drivers, strength-aware
v0x60000001a250_0 .net "D", 0 0, L_0x60000013e6c0;  1 drivers
v0x60000001a2e0_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x60000001a370_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x60000001a400_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d0e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001a490_0 name=_ivl_0
o0x7f9f358d0eb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001a520_0 name=_ivl_4
v0x60000001a5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001a640_0 .net "dffOut", 0 0, v0x60000001a010_0;  1 drivers
v0x60000001a6d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d2c0 .functor MUXZ 1, o0x7f9f358d0e88, v0x60000001a010_0, L_0x60000012f020, C4<>;
L_0x60000013d360 .functor MUXZ 1, o0x7f9f358d0eb8, v0x60000001a010_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f381e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000019dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000019e60_0 .net "d", 0 0, L_0x60000013e6c0;  alias, 1 drivers
v0x600000019ef0_0 .net "q", 0 0, v0x60000001a010_0;  alias, 1 drivers
v0x600000019f80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001a010_0 .var "state", 0 0;
v0x60000001a0a0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f38350 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001aac0_0 .net8 "Bitline1", 0 0, p0x7f9f358d11e8;  1 drivers, strength-aware
v0x60000001ab50_0 .net8 "Bitline2", 0 0, p0x7f9f358d1218;  1 drivers, strength-aware
v0x60000001abe0_0 .net "D", 0 0, L_0x60000013e760;  1 drivers
v0x60000001ac70_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x60000001ad00_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x60000001ad90_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d1248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001ae20_0 name=_ivl_0
o0x7f9f358d1278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001aeb0_0 name=_ivl_4
v0x60000001af40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001afd0_0 .net "dffOut", 0 0, v0x60000001a9a0_0;  1 drivers
v0x60000001b060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d400 .functor MUXZ 1, o0x7f9f358d1248, v0x60000001a9a0_0, L_0x60000012f020, C4<>;
L_0x60000013d4a0 .functor MUXZ 1, o0x7f9f358d1278, v0x60000001a9a0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f384c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001a760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001a7f0_0 .net "d", 0 0, L_0x60000013e760;  alias, 1 drivers
v0x60000001a880_0 .net "q", 0 0, v0x60000001a9a0_0;  alias, 1 drivers
v0x60000001a910_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001a9a0_0 .var "state", 0 0;
v0x60000001aa30_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f38630 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001b450_0 .net8 "Bitline1", 0 0, p0x7f9f358d15a8;  1 drivers, strength-aware
v0x60000001b4e0_0 .net8 "Bitline2", 0 0, p0x7f9f358d15d8;  1 drivers, strength-aware
v0x60000001b570_0 .net "D", 0 0, L_0x60000013e800;  1 drivers
v0x60000001b600_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x60000001b690_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x60000001b720_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d1608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001b7b0_0 name=_ivl_0
o0x7f9f358d1638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000001b840_0 name=_ivl_4
v0x60000001b8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001b960_0 .net "dffOut", 0 0, v0x60000001b330_0;  1 drivers
v0x60000001b9f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d540 .functor MUXZ 1, o0x7f9f358d1608, v0x60000001b330_0, L_0x60000012f020, C4<>;
L_0x60000013d5e0 .functor MUXZ 1, o0x7f9f358d1638, v0x60000001b330_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f387a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001b0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001b180_0 .net "d", 0 0, L_0x60000013e800;  alias, 1 drivers
v0x60000001b210_0 .net "q", 0 0, v0x60000001b330_0;  alias, 1 drivers
v0x60000001b2a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001b330_0 .var "state", 0 0;
v0x60000001b3c0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f38910 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000001bde0_0 .net8 "Bitline1", 0 0, p0x7f9f358d1968;  1 drivers, strength-aware
v0x60000001be70_0 .net8 "Bitline2", 0 0, p0x7f9f358d1998;  1 drivers, strength-aware
v0x60000001bf00_0 .net "D", 0 0, L_0x60000013e8a0;  1 drivers
v0x600000004000_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000004090_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000004120_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d19c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000041b0_0 name=_ivl_0
o0x7f9f358d19f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000004240_0 name=_ivl_4
v0x6000000042d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000004360_0 .net "dffOut", 0 0, v0x60000001bcc0_0;  1 drivers
v0x6000000043f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d680 .functor MUXZ 1, o0x7f9f358d19c8, v0x60000001bcc0_0, L_0x60000012f020, C4<>;
L_0x60000013d720 .functor MUXZ 1, o0x7f9f358d19f8, v0x60000001bcc0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f38a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000001ba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000001bb10_0 .net "d", 0 0, L_0x60000013e8a0;  alias, 1 drivers
v0x60000001bba0_0 .net "q", 0 0, v0x60000001bcc0_0;  alias, 1 drivers
v0x60000001bc30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000001bcc0_0 .var "state", 0 0;
v0x60000001bd50_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f38bf0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000047e0_0 .net8 "Bitline1", 0 0, p0x7f9f358d1d28;  1 drivers, strength-aware
v0x600000004870_0 .net8 "Bitline2", 0 0, p0x7f9f358d1d58;  1 drivers, strength-aware
v0x600000004900_0 .net "D", 0 0, L_0x60000013e940;  1 drivers
v0x600000004990_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000004a20_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000004ab0_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d1d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000004b40_0 name=_ivl_0
o0x7f9f358d1db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000004bd0_0 name=_ivl_4
v0x600000004c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000004cf0_0 .net "dffOut", 0 0, v0x6000000046c0_0;  1 drivers
v0x600000004d80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d7c0 .functor MUXZ 1, o0x7f9f358d1d88, v0x6000000046c0_0, L_0x60000012f020, C4<>;
L_0x60000013d860 .functor MUXZ 1, o0x7f9f358d1db8, v0x6000000046c0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f38d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000004480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000004510_0 .net "d", 0 0, L_0x60000013e940;  alias, 1 drivers
v0x6000000045a0_0 .net "q", 0 0, v0x6000000046c0_0;  alias, 1 drivers
v0x600000004630_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000046c0_0 .var "state", 0 0;
v0x600000004750_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f38ed0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000005170_0 .net8 "Bitline1", 0 0, p0x7f9f358d20e8;  1 drivers, strength-aware
v0x600000005200_0 .net8 "Bitline2", 0 0, p0x7f9f358d2118;  1 drivers, strength-aware
v0x600000005290_0 .net "D", 0 0, L_0x60000013e9e0;  1 drivers
v0x600000005320_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000053b0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000005440_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d2148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000054d0_0 name=_ivl_0
o0x7f9f358d2178 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000005560_0 name=_ivl_4
v0x6000000055f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000005680_0 .net "dffOut", 0 0, v0x600000005050_0;  1 drivers
v0x600000005710_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013d900 .functor MUXZ 1, o0x7f9f358d2148, v0x600000005050_0, L_0x60000012f020, C4<>;
L_0x60000013d9a0 .functor MUXZ 1, o0x7f9f358d2178, v0x600000005050_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f39040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f38ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000004e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000004ea0_0 .net "d", 0 0, L_0x60000013e9e0;  alias, 1 drivers
v0x600000004f30_0 .net "q", 0 0, v0x600000005050_0;  alias, 1 drivers
v0x600000004fc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000005050_0 .var "state", 0 0;
v0x6000000050e0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f391b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000005b00_0 .net8 "Bitline1", 0 0, p0x7f9f358d24a8;  1 drivers, strength-aware
v0x600000005b90_0 .net8 "Bitline2", 0 0, p0x7f9f358d24d8;  1 drivers, strength-aware
v0x600000005c20_0 .net "D", 0 0, L_0x60000013ea80;  1 drivers
v0x600000005cb0_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000005d40_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000005dd0_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d2508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000005e60_0 name=_ivl_0
o0x7f9f358d2538 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000005ef0_0 name=_ivl_4
v0x600000005f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000006010_0 .net "dffOut", 0 0, v0x6000000059e0_0;  1 drivers
v0x6000000060a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013da40 .functor MUXZ 1, o0x7f9f358d2508, v0x6000000059e0_0, L_0x60000012f020, C4<>;
L_0x60000013dae0 .functor MUXZ 1, o0x7f9f358d2538, v0x6000000059e0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f39320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f391b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000057a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000005830_0 .net "d", 0 0, L_0x60000013ea80;  alias, 1 drivers
v0x6000000058c0_0 .net "q", 0 0, v0x6000000059e0_0;  alias, 1 drivers
v0x600000005950_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000059e0_0 .var "state", 0 0;
v0x600000005a70_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f39490 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000006490_0 .net8 "Bitline1", 0 0, p0x7f9f358d2868;  1 drivers, strength-aware
v0x600000006520_0 .net8 "Bitline2", 0 0, p0x7f9f358d2898;  1 drivers, strength-aware
v0x6000000065b0_0 .net "D", 0 0, L_0x60000013eb20;  1 drivers
v0x600000006640_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000066d0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000006760_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d28c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000067f0_0 name=_ivl_0
o0x7f9f358d28f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000006880_0 name=_ivl_4
v0x600000006910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000069a0_0 .net "dffOut", 0 0, v0x600000006370_0;  1 drivers
v0x600000006a30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013db80 .functor MUXZ 1, o0x7f9f358d28c8, v0x600000006370_0, L_0x60000012f020, C4<>;
L_0x60000013dc20 .functor MUXZ 1, o0x7f9f358d28f8, v0x600000006370_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f39600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f39490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000006130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000061c0_0 .net "d", 0 0, L_0x60000013eb20;  alias, 1 drivers
v0x600000006250_0 .net "q", 0 0, v0x600000006370_0;  alias, 1 drivers
v0x6000000062e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000006370_0 .var "state", 0 0;
v0x600000006400_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f39770 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000006e20_0 .net8 "Bitline1", 0 0, p0x7f9f358d2c28;  1 drivers, strength-aware
v0x600000006eb0_0 .net8 "Bitline2", 0 0, p0x7f9f358d2c58;  1 drivers, strength-aware
v0x600000006f40_0 .net "D", 0 0, L_0x60000013ebc0;  1 drivers
v0x600000006fd0_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000007060_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x6000000070f0_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d2c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007180_0 name=_ivl_0
o0x7f9f358d2cb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007210_0 name=_ivl_4
v0x6000000072a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000007330_0 .net "dffOut", 0 0, v0x600000006d00_0;  1 drivers
v0x6000000073c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013dcc0 .functor MUXZ 1, o0x7f9f358d2c88, v0x600000006d00_0, L_0x60000012f020, C4<>;
L_0x60000013dd60 .functor MUXZ 1, o0x7f9f358d2cb8, v0x600000006d00_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f398e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f39770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000006ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000006b50_0 .net "d", 0 0, L_0x60000013ebc0;  alias, 1 drivers
v0x600000006be0_0 .net "q", 0 0, v0x600000006d00_0;  alias, 1 drivers
v0x600000006c70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000006d00_0 .var "state", 0 0;
v0x600000006d90_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f39c50 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000077b0_0 .net8 "Bitline1", 0 0, p0x7f9f358d2fe8;  1 drivers, strength-aware
v0x600000007840_0 .net8 "Bitline2", 0 0, p0x7f9f358d3018;  1 drivers, strength-aware
v0x6000000078d0_0 .net "D", 0 0, L_0x60000013ec60;  1 drivers
v0x600000007960_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000079f0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000007a80_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d3048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007b10_0 name=_ivl_0
o0x7f9f358d3078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000007ba0_0 name=_ivl_4
v0x600000007c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000007cc0_0 .net "dffOut", 0 0, v0x600000007690_0;  1 drivers
v0x600000007d50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013de00 .functor MUXZ 1, o0x7f9f358d3048, v0x600000007690_0, L_0x60000012f020, C4<>;
L_0x60000013dea0 .functor MUXZ 1, o0x7f9f358d3078, v0x600000007690_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f39dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f39c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000007450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000074e0_0 .net "d", 0 0, L_0x60000013ec60;  alias, 1 drivers
v0x600000007570_0 .net "q", 0 0, v0x600000007690_0;  alias, 1 drivers
v0x600000007600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000007690_0 .var "state", 0 0;
v0x600000007720_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f39f30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000001b0_0 .net8 "Bitline1", 0 0, p0x7f9f358d33a8;  1 drivers, strength-aware
v0x600000000240_0 .net8 "Bitline2", 0 0, p0x7f9f358d33d8;  1 drivers, strength-aware
v0x6000000002d0_0 .net "D", 0 0, L_0x60000013ed00;  1 drivers
v0x600000000360_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000003f0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000000480_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d3408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000000510_0 name=_ivl_0
o0x7f9f358d3438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000005a0_0 name=_ivl_4
v0x600000000630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000006c0_0 .net "dffOut", 0 0, v0x600000000090_0;  1 drivers
v0x600000000750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013df40 .functor MUXZ 1, o0x7f9f358d3408, v0x600000000090_0, L_0x60000012f020, C4<>;
L_0x60000013dfe0 .functor MUXZ 1, o0x7f9f358d3438, v0x600000000090_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3a0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f39f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000007de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000007e70_0 .net "d", 0 0, L_0x60000013ed00;  alias, 1 drivers
v0x600000007f00_0 .net "q", 0 0, v0x600000000090_0;  alias, 1 drivers
v0x600000000000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000000090_0 .var "state", 0 0;
v0x600000000120_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f3a210 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000000b40_0 .net8 "Bitline1", 0 0, p0x7f9f358d3768;  1 drivers, strength-aware
v0x600000000bd0_0 .net8 "Bitline2", 0 0, p0x7f9f358d3798;  1 drivers, strength-aware
v0x600000000c60_0 .net "D", 0 0, L_0x60000013eda0;  1 drivers
v0x600000000cf0_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000000d80_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000000e10_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d37c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000000ea0_0 name=_ivl_0
o0x7f9f358d37f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000000f30_0 name=_ivl_4
v0x600000000fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000001050_0 .net "dffOut", 0 0, v0x600000000a20_0;  1 drivers
v0x6000000010e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e080 .functor MUXZ 1, o0x7f9f358d37c8, v0x600000000a20_0, L_0x60000012f020, C4<>;
L_0x60000013e120 .functor MUXZ 1, o0x7f9f358d37f8, v0x600000000a20_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3a380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3a210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000007e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000000870_0 .net "d", 0 0, L_0x60000013eda0;  alias, 1 drivers
v0x600000000900_0 .net "q", 0 0, v0x600000000a20_0;  alias, 1 drivers
v0x600000000990_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000000a20_0 .var "state", 0 0;
v0x600000000ab0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f3a4f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000014d0_0 .net8 "Bitline1", 0 0, p0x7f9f358d3b28;  1 drivers, strength-aware
v0x600000001560_0 .net8 "Bitline2", 0 0, p0x7f9f358d3b58;  1 drivers, strength-aware
v0x6000000015f0_0 .net "D", 0 0, L_0x60000013ee40;  1 drivers
v0x600000001680_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000001710_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x6000000017a0_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d3b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000001830_0 name=_ivl_0
o0x7f9f358d3bb8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000018c0_0 name=_ivl_4
v0x600000001950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000019e0_0 .net "dffOut", 0 0, v0x6000000013b0_0;  1 drivers
v0x600000001a70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e1c0 .functor MUXZ 1, o0x7f9f358d3b88, v0x6000000013b0_0, L_0x60000012f020, C4<>;
L_0x60000013e260 .functor MUXZ 1, o0x7f9f358d3bb8, v0x6000000013b0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3a660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3a4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000001170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000001200_0 .net "d", 0 0, L_0x60000013ee40;  alias, 1 drivers
v0x600000001290_0 .net "q", 0 0, v0x6000000013b0_0;  alias, 1 drivers
v0x600000001320_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000013b0_0 .var "state", 0 0;
v0x600000001440_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f3a7d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000001e60_0 .net8 "Bitline1", 0 0, p0x7f9f358d3ee8;  1 drivers, strength-aware
v0x600000001ef0_0 .net8 "Bitline2", 0 0, p0x7f9f358d3f18;  1 drivers, strength-aware
v0x600000001f80_0 .net "D", 0 0, L_0x60000013eee0;  1 drivers
v0x600000002010_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000020a0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000002130_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f358d3f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000021c0_0 name=_ivl_0
o0x7f9f358d3f78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000002250_0 name=_ivl_4
v0x6000000022e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000002370_0 .net "dffOut", 0 0, v0x600000001d40_0;  1 drivers
v0x600000002400_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e300 .functor MUXZ 1, o0x7f9f358d3f48, v0x600000001d40_0, L_0x60000012f020, C4<>;
L_0x60000013e3a0 .functor MUXZ 1, o0x7f9f358d3f78, v0x600000001d40_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3a940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3a7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000001b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000001b90_0 .net "d", 0 0, L_0x60000013eee0;  alias, 1 drivers
v0x600000001c20_0 .net "q", 0 0, v0x600000001d40_0;  alias, 1 drivers
v0x600000001cb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000001d40_0 .var "state", 0 0;
v0x600000001dd0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f3aab0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000027f0_0 .net8 "Bitline1", 0 0, p0x7f9f373002a8;  1 drivers, strength-aware
v0x600000002880_0 .net8 "Bitline2", 0 0, p0x7f9f373002d8;  1 drivers, strength-aware
v0x600000002910_0 .net "D", 0 0, L_0x60000013ef80;  1 drivers
v0x6000000029a0_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x600000002a30_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000002ac0_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f37300308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000002b50_0 name=_ivl_0
o0x7f9f37300338 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000002be0_0 name=_ivl_4
v0x600000002c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000002d00_0 .net "dffOut", 0 0, v0x6000000026d0_0;  1 drivers
v0x600000002d90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e440 .functor MUXZ 1, o0x7f9f37300308, v0x6000000026d0_0, L_0x60000012f020, C4<>;
L_0x60000013e4e0 .functor MUXZ 1, o0x7f9f37300338, v0x6000000026d0_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3ac20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3aab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000002490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000002520_0 .net "d", 0 0, L_0x60000013ef80;  alias, 1 drivers
v0x6000000025b0_0 .net "q", 0 0, v0x6000000026d0_0;  alias, 1 drivers
v0x600000002640_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000026d0_0 .var "state", 0 0;
v0x600000002760_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f3ad90 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f36650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000003180_0 .net8 "Bitline1", 0 0, p0x7f9f37300668;  1 drivers, strength-aware
v0x600000003210_0 .net8 "Bitline2", 0 0, p0x7f9f37300698;  1 drivers, strength-aware
v0x6000000032a0_0 .net "D", 0 0, L_0x60000013f020;  1 drivers
v0x600000003330_0 .net "ReadEnable1", 0 0, L_0x60000012f020;  alias, 1 drivers
v0x6000000033c0_0 .net "ReadEnable2", 0 0, L_0x6000001281e0;  alias, 1 drivers
v0x600000003450_0 .net "WriteEnable", 0 0, L_0x60000012e620;  alias, 1 drivers
o0x7f9f373006c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000034e0_0 name=_ivl_0
o0x7f9f373006f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000003570_0 name=_ivl_4
v0x600000003600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000003690_0 .net "dffOut", 0 0, v0x600000003060_0;  1 drivers
v0x600000003720_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013e580 .functor MUXZ 1, o0x7f9f373006c8, v0x600000003060_0, L_0x60000012f020, C4<>;
L_0x60000013e620 .functor MUXZ 1, o0x7f9f373006f8, v0x600000003060_0, L_0x6000001281e0, C4<>;
S_0x7f9f35f3af00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3ad90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000002e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000002eb0_0 .net "d", 0 0, L_0x60000013f020;  alias, 1 drivers
v0x600000002f40_0 .net "q", 0 0, v0x600000003060_0;  alias, 1 drivers
v0x600000002fd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000003060_0 .var "state", 0 0;
v0x6000000030f0_0 .net "wen", 0 0, L_0x60000012e620;  alias, 1 drivers
S_0x7f9f35f39a50 .scope module, "regArray[8]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000035440_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000354d0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x600000035560_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000355f0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  1 drivers
v0x600000035680_0 .net "ReadEnable2", 0 0, L_0x600000128280;  1 drivers
v0x600000035710_0 .net "WriteReg", 0 0, L_0x60000012e6c0;  1 drivers
v0x6000000357a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000035830_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000138500 .part L_0x6000001cde00, 0, 1;
L_0x6000001385a0 .part L_0x6000001cde00, 1, 1;
L_0x600000138640 .part L_0x6000001cde00, 2, 1;
L_0x6000001386e0 .part L_0x6000001cde00, 3, 1;
L_0x600000138780 .part L_0x6000001cde00, 4, 1;
L_0x600000138820 .part L_0x6000001cde00, 5, 1;
L_0x6000001388c0 .part L_0x6000001cde00, 6, 1;
L_0x600000138960 .part L_0x6000001cde00, 7, 1;
L_0x600000138a00 .part L_0x6000001cde00, 8, 1;
L_0x600000138aa0 .part L_0x6000001cde00, 9, 1;
L_0x600000138b40 .part L_0x6000001cde00, 10, 1;
L_0x600000138be0 .part L_0x6000001cde00, 11, 1;
L_0x600000138c80 .part L_0x6000001cde00, 12, 1;
L_0x600000138d20 .part L_0x6000001cde00, 13, 1;
L_0x600000138dc0 .part L_0x6000001cde00, 14, 1;
L_0x600000138e60 .part L_0x6000001cde00, 15, 1;
p0x7f9f37300bd8 .port I0x60000304e160, L_0x60000013f0c0;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37300bd8;
p0x7f9f37300ff8 .port I0x60000304e160, L_0x60000013f200;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37300ff8;
p0x7f9f373013b8 .port I0x60000304e160, L_0x60000013f340;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373013b8;
p0x7f9f37301778 .port I0x60000304e160, L_0x60000013f480;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37301778;
p0x7f9f37301b38 .port I0x60000304e160, L_0x60000013f5c0;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37301b38;
p0x7f9f37301ef8 .port I0x60000304e160, L_0x60000013f700;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37301ef8;
p0x7f9f373022b8 .port I0x60000304e160, L_0x60000013f840;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373022b8;
p0x7f9f37302678 .port I0x60000304e160, L_0x60000013f980;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37302678;
p0x7f9f37302a38 .port I0x60000304e160, L_0x60000013fac0;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37302a38;
p0x7f9f37302df8 .port I0x60000304e160, L_0x60000013fc00;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37302df8;
p0x7f9f373031b8 .port I0x60000304e160, L_0x60000013fd40;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373031b8;
p0x7f9f37303578 .port I0x60000304e160, L_0x60000013fe80;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37303578;
p0x7f9f37303938 .port I0x60000304e160, L_0x600000138000;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37303938;
p0x7f9f37303cf8 .port I0x60000304e160, L_0x600000138140;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37303cf8;
p0x7f9f373040b8 .port I0x60000304e160, L_0x600000138280;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373040b8;
p0x7f9f37304478 .port I0x60000304e160, L_0x6000001383c0;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37304478;
p0x7f9f37300c08 .port I0x600003101fe0, L_0x60000013f160;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37300c08;
p0x7f9f37301028 .port I0x600003101fe0, L_0x60000013f2a0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37301028;
p0x7f9f373013e8 .port I0x600003101fe0, L_0x60000013f3e0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373013e8;
p0x7f9f373017a8 .port I0x600003101fe0, L_0x60000013f520;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373017a8;
p0x7f9f37301b68 .port I0x600003101fe0, L_0x60000013f660;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37301b68;
p0x7f9f37301f28 .port I0x600003101fe0, L_0x60000013f7a0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37301f28;
p0x7f9f373022e8 .port I0x600003101fe0, L_0x60000013f8e0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373022e8;
p0x7f9f373026a8 .port I0x600003101fe0, L_0x60000013fa20;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373026a8;
p0x7f9f37302a68 .port I0x600003101fe0, L_0x60000013fb60;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37302a68;
p0x7f9f37302e28 .port I0x600003101fe0, L_0x60000013fca0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37302e28;
p0x7f9f373031e8 .port I0x600003101fe0, L_0x60000013fde0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373031e8;
p0x7f9f373035a8 .port I0x600003101fe0, L_0x60000013ff20;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373035a8;
p0x7f9f37303968 .port I0x600003101fe0, L_0x6000001380a0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37303968;
p0x7f9f37303d28 .port I0x600003101fe0, L_0x6000001381e0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37303d28;
p0x7f9f373040e8 .port I0x600003101fe0, L_0x600000138320;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373040e8;
p0x7f9f373044a8 .port I0x600003101fe0, L_0x600000138460;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373044a8;
S_0x7f9f35f3b470 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000c000_0 .net8 "Bitline1", 0 0, p0x7f9f37300bd8;  1 drivers, strength-aware
v0x60000000c090_0 .net8 "Bitline2", 0 0, p0x7f9f37300c08;  1 drivers, strength-aware
v0x60000000c120_0 .net "D", 0 0, L_0x600000138500;  1 drivers
v0x60000000c1b0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000c240_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000c2d0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37300c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000c360_0 name=_ivl_0
o0x7f9f37300cc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000c3f0_0 name=_ivl_4
v0x60000000c480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000c510_0 .net "dffOut", 0 0, v0x600000003e70_0;  1 drivers
v0x60000000c5a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f0c0 .functor MUXZ 1, o0x7f9f37300c98, v0x600000003e70_0, L_0x60000012f0c0, C4<>;
L_0x60000013f160 .functor MUXZ 1, o0x7f9f37300cc8, v0x600000003e70_0, L_0x600000128280, C4<>;
S_0x7f9f35f3b5e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3b470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000003c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000003cc0_0 .net "d", 0 0, L_0x600000138500;  alias, 1 drivers
v0x600000003d50_0 .net "q", 0 0, v0x600000003e70_0;  alias, 1 drivers
v0x600000003de0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000003e70_0 .var "state", 0 0;
v0x600000003f00_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3b750 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000c990_0 .net8 "Bitline1", 0 0, p0x7f9f37300ff8;  1 drivers, strength-aware
v0x60000000ca20_0 .net8 "Bitline2", 0 0, p0x7f9f37301028;  1 drivers, strength-aware
v0x60000000cab0_0 .net "D", 0 0, L_0x6000001385a0;  1 drivers
v0x60000000cb40_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000cbd0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000cc60_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37301058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000ccf0_0 name=_ivl_0
o0x7f9f37301088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000cd80_0 name=_ivl_4
v0x60000000ce10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000cea0_0 .net "dffOut", 0 0, v0x60000000c870_0;  1 drivers
v0x60000000cf30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f200 .functor MUXZ 1, o0x7f9f37301058, v0x60000000c870_0, L_0x60000012f0c0, C4<>;
L_0x60000013f2a0 .functor MUXZ 1, o0x7f9f37301088, v0x60000000c870_0, L_0x600000128280, C4<>;
S_0x7f9f35f3b8c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3b750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000c630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000c6c0_0 .net "d", 0 0, L_0x6000001385a0;  alias, 1 drivers
v0x60000000c750_0 .net "q", 0 0, v0x60000000c870_0;  alias, 1 drivers
v0x60000000c7e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000c870_0 .var "state", 0 0;
v0x60000000c900_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3ba30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000d320_0 .net8 "Bitline1", 0 0, p0x7f9f373013b8;  1 drivers, strength-aware
v0x60000000d3b0_0 .net8 "Bitline2", 0 0, p0x7f9f373013e8;  1 drivers, strength-aware
v0x60000000d440_0 .net "D", 0 0, L_0x600000138640;  1 drivers
v0x60000000d4d0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000d560_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000d5f0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37301418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000d680_0 name=_ivl_0
o0x7f9f37301448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000d710_0 name=_ivl_4
v0x60000000d7a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000d830_0 .net "dffOut", 0 0, v0x60000000d200_0;  1 drivers
v0x60000000d8c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f340 .functor MUXZ 1, o0x7f9f37301418, v0x60000000d200_0, L_0x60000012f0c0, C4<>;
L_0x60000013f3e0 .functor MUXZ 1, o0x7f9f37301448, v0x60000000d200_0, L_0x600000128280, C4<>;
S_0x7f9f35f3bba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000cfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000d050_0 .net "d", 0 0, L_0x600000138640;  alias, 1 drivers
v0x60000000d0e0_0 .net "q", 0 0, v0x60000000d200_0;  alias, 1 drivers
v0x60000000d170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000d200_0 .var "state", 0 0;
v0x60000000d290_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3bd10 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000dcb0_0 .net8 "Bitline1", 0 0, p0x7f9f37301778;  1 drivers, strength-aware
v0x60000000dd40_0 .net8 "Bitline2", 0 0, p0x7f9f373017a8;  1 drivers, strength-aware
v0x60000000ddd0_0 .net "D", 0 0, L_0x6000001386e0;  1 drivers
v0x60000000de60_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000def0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000df80_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f373017d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000e010_0 name=_ivl_0
o0x7f9f37301808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000e0a0_0 name=_ivl_4
v0x60000000e130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000e1c0_0 .net "dffOut", 0 0, v0x60000000db90_0;  1 drivers
v0x60000000e250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f480 .functor MUXZ 1, o0x7f9f373017d8, v0x60000000db90_0, L_0x60000012f0c0, C4<>;
L_0x60000013f520 .functor MUXZ 1, o0x7f9f37301808, v0x60000000db90_0, L_0x600000128280, C4<>;
S_0x7f9f35f3be80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3bd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000d950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000d9e0_0 .net "d", 0 0, L_0x6000001386e0;  alias, 1 drivers
v0x60000000da70_0 .net "q", 0 0, v0x60000000db90_0;  alias, 1 drivers
v0x60000000db00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000db90_0 .var "state", 0 0;
v0x60000000dc20_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3bff0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000e640_0 .net8 "Bitline1", 0 0, p0x7f9f37301b38;  1 drivers, strength-aware
v0x60000000e6d0_0 .net8 "Bitline2", 0 0, p0x7f9f37301b68;  1 drivers, strength-aware
v0x60000000e760_0 .net "D", 0 0, L_0x600000138780;  1 drivers
v0x60000000e7f0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000e880_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000e910_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37301b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000e9a0_0 name=_ivl_0
o0x7f9f37301bc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000ea30_0 name=_ivl_4
v0x60000000eac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000eb50_0 .net "dffOut", 0 0, v0x60000000e520_0;  1 drivers
v0x60000000ebe0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f5c0 .functor MUXZ 1, o0x7f9f37301b98, v0x60000000e520_0, L_0x60000012f0c0, C4<>;
L_0x60000013f660 .functor MUXZ 1, o0x7f9f37301bc8, v0x60000000e520_0, L_0x600000128280, C4<>;
S_0x7f9f35f3c160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3bff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000e2e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000e370_0 .net "d", 0 0, L_0x600000138780;  alias, 1 drivers
v0x60000000e400_0 .net "q", 0 0, v0x60000000e520_0;  alias, 1 drivers
v0x60000000e490_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000e520_0 .var "state", 0 0;
v0x60000000e5b0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3c2d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000efd0_0 .net8 "Bitline1", 0 0, p0x7f9f37301ef8;  1 drivers, strength-aware
v0x60000000f060_0 .net8 "Bitline2", 0 0, p0x7f9f37301f28;  1 drivers, strength-aware
v0x60000000f0f0_0 .net "D", 0 0, L_0x600000138820;  1 drivers
v0x60000000f180_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000f210_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000f2a0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37301f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000f330_0 name=_ivl_0
o0x7f9f37301f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000f3c0_0 name=_ivl_4
v0x60000000f450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000f4e0_0 .net "dffOut", 0 0, v0x60000000eeb0_0;  1 drivers
v0x60000000f570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f700 .functor MUXZ 1, o0x7f9f37301f58, v0x60000000eeb0_0, L_0x60000012f0c0, C4<>;
L_0x60000013f7a0 .functor MUXZ 1, o0x7f9f37301f88, v0x60000000eeb0_0, L_0x600000128280, C4<>;
S_0x7f9f35f3c440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3c2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000ec70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000ed00_0 .net "d", 0 0, L_0x600000138820;  alias, 1 drivers
v0x60000000ed90_0 .net "q", 0 0, v0x60000000eeb0_0;  alias, 1 drivers
v0x60000000ee20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000eeb0_0 .var "state", 0 0;
v0x60000000ef40_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3c5b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000f960_0 .net8 "Bitline1", 0 0, p0x7f9f373022b8;  1 drivers, strength-aware
v0x60000000f9f0_0 .net8 "Bitline2", 0 0, p0x7f9f373022e8;  1 drivers, strength-aware
v0x60000000fa80_0 .net "D", 0 0, L_0x6000001388c0;  1 drivers
v0x60000000fb10_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000fba0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000fc30_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37302318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000fcc0_0 name=_ivl_0
o0x7f9f37302348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000fd50_0 name=_ivl_4
v0x60000000fde0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000fe70_0 .net "dffOut", 0 0, v0x60000000f840_0;  1 drivers
v0x60000000ff00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f840 .functor MUXZ 1, o0x7f9f37302318, v0x60000000f840_0, L_0x60000012f0c0, C4<>;
L_0x60000013f8e0 .functor MUXZ 1, o0x7f9f37302348, v0x60000000f840_0, L_0x600000128280, C4<>;
S_0x7f9f35f3c720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3c5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000f600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000f690_0 .net "d", 0 0, L_0x6000001388c0;  alias, 1 drivers
v0x60000000f720_0 .net "q", 0 0, v0x60000000f840_0;  alias, 1 drivers
v0x60000000f7b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000f840_0 .var "state", 0 0;
v0x60000000f8d0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3c890 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000008360_0 .net8 "Bitline1", 0 0, p0x7f9f37302678;  1 drivers, strength-aware
v0x6000000083f0_0 .net8 "Bitline2", 0 0, p0x7f9f373026a8;  1 drivers, strength-aware
v0x600000008480_0 .net "D", 0 0, L_0x600000138960;  1 drivers
v0x600000008510_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x6000000085a0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x600000008630_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f373026d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000086c0_0 name=_ivl_0
o0x7f9f37302708 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008750_0 name=_ivl_4
v0x6000000087e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000008870_0 .net "dffOut", 0 0, v0x600000008240_0;  1 drivers
v0x600000008900_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013f980 .functor MUXZ 1, o0x7f9f373026d8, v0x600000008240_0, L_0x60000012f0c0, C4<>;
L_0x60000013fa20 .functor MUXZ 1, o0x7f9f37302708, v0x600000008240_0, L_0x600000128280, C4<>;
S_0x7f9f35f3ca00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3c890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000008000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000008090_0 .net "d", 0 0, L_0x600000138960;  alias, 1 drivers
v0x600000008120_0 .net "q", 0 0, v0x600000008240_0;  alias, 1 drivers
v0x6000000081b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000008240_0 .var "state", 0 0;
v0x6000000082d0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3cb70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000008ab0_0 .net8 "Bitline1", 0 0, p0x7f9f37302a38;  1 drivers, strength-aware
v0x600000008b40_0 .net8 "Bitline2", 0 0, p0x7f9f37302a68;  1 drivers, strength-aware
v0x600000008bd0_0 .net "D", 0 0, L_0x600000138a00;  1 drivers
v0x600000008c60_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x600000008cf0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x600000008d80_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37302a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008e10_0 name=_ivl_0
o0x7f9f37302ac8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000008ea0_0 name=_ivl_4
v0x600000008f30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000008fc0_0 .net "dffOut", 0 0, v0x600000008990_0;  1 drivers
v0x600000009050_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013fac0 .functor MUXZ 1, o0x7f9f37302a98, v0x600000008990_0, L_0x60000012f0c0, C4<>;
L_0x60000013fb60 .functor MUXZ 1, o0x7f9f37302ac8, v0x600000008990_0, L_0x600000128280, C4<>;
S_0x7f9f35f3cce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3cb70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000025c090_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000004e130_0 .net "d", 0 0, L_0x600000138a00;  alias, 1 drivers
v0x60000004e1c0_0 .net "q", 0 0, v0x600000008990_0;  alias, 1 drivers
v0x60000004e250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000008990_0 .var "state", 0 0;
v0x600000008a20_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3d050 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000009440_0 .net8 "Bitline1", 0 0, p0x7f9f37302df8;  1 drivers, strength-aware
v0x6000000094d0_0 .net8 "Bitline2", 0 0, p0x7f9f37302e28;  1 drivers, strength-aware
v0x600000009560_0 .net "D", 0 0, L_0x600000138aa0;  1 drivers
v0x6000000095f0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x600000009680_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x600000009710_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37302e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000097a0_0 name=_ivl_0
o0x7f9f37302e88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000009830_0 name=_ivl_4
v0x6000000098c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000009950_0 .net "dffOut", 0 0, v0x600000009320_0;  1 drivers
v0x6000000099e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013fc00 .functor MUXZ 1, o0x7f9f37302e58, v0x600000009320_0, L_0x60000012f0c0, C4<>;
L_0x60000013fca0 .functor MUXZ 1, o0x7f9f37302e88, v0x600000009320_0, L_0x600000128280, C4<>;
S_0x7f9f35f3d1c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3d050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000090e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000009170_0 .net "d", 0 0, L_0x600000138aa0;  alias, 1 drivers
v0x600000009200_0 .net "q", 0 0, v0x600000009320_0;  alias, 1 drivers
v0x600000009290_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000009320_0 .var "state", 0 0;
v0x6000000093b0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3d330 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000009dd0_0 .net8 "Bitline1", 0 0, p0x7f9f373031b8;  1 drivers, strength-aware
v0x600000009e60_0 .net8 "Bitline2", 0 0, p0x7f9f373031e8;  1 drivers, strength-aware
v0x600000009ef0_0 .net "D", 0 0, L_0x600000138b40;  1 drivers
v0x600000009f80_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000a010_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000a0a0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37303218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000a130_0 name=_ivl_0
o0x7f9f37303248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000a1c0_0 name=_ivl_4
v0x60000000a250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000a2e0_0 .net "dffOut", 0 0, v0x600000009cb0_0;  1 drivers
v0x60000000a370_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013fd40 .functor MUXZ 1, o0x7f9f37303218, v0x600000009cb0_0, L_0x60000012f0c0, C4<>;
L_0x60000013fde0 .functor MUXZ 1, o0x7f9f37303248, v0x600000009cb0_0, L_0x600000128280, C4<>;
S_0x7f9f35f3d4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3d330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000009a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000009b00_0 .net "d", 0 0, L_0x600000138b40;  alias, 1 drivers
v0x600000009b90_0 .net "q", 0 0, v0x600000009cb0_0;  alias, 1 drivers
v0x600000009c20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000009cb0_0 .var "state", 0 0;
v0x600000009d40_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3d610 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000a760_0 .net8 "Bitline1", 0 0, p0x7f9f37303578;  1 drivers, strength-aware
v0x60000000a7f0_0 .net8 "Bitline2", 0 0, p0x7f9f373035a8;  1 drivers, strength-aware
v0x60000000a880_0 .net "D", 0 0, L_0x600000138be0;  1 drivers
v0x60000000a910_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000a9a0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000aa30_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f373035d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000aac0_0 name=_ivl_0
o0x7f9f37303608 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000ab50_0 name=_ivl_4
v0x60000000abe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000ac70_0 .net "dffOut", 0 0, v0x60000000a640_0;  1 drivers
v0x60000000ad00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013fe80 .functor MUXZ 1, o0x7f9f373035d8, v0x60000000a640_0, L_0x60000012f0c0, C4<>;
L_0x60000013ff20 .functor MUXZ 1, o0x7f9f37303608, v0x60000000a640_0, L_0x600000128280, C4<>;
S_0x7f9f35f3d780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3d610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000a400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000a490_0 .net "d", 0 0, L_0x600000138be0;  alias, 1 drivers
v0x60000000a520_0 .net "q", 0 0, v0x60000000a640_0;  alias, 1 drivers
v0x60000000a5b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000a640_0 .var "state", 0 0;
v0x60000000a6d0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3d8f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000b0f0_0 .net8 "Bitline1", 0 0, p0x7f9f37303938;  1 drivers, strength-aware
v0x60000000b180_0 .net8 "Bitline2", 0 0, p0x7f9f37303968;  1 drivers, strength-aware
v0x60000000b210_0 .net "D", 0 0, L_0x600000138c80;  1 drivers
v0x60000000b2a0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000b330_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000b3c0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37303998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000b450_0 name=_ivl_0
o0x7f9f373039c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000b4e0_0 name=_ivl_4
v0x60000000b570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000b600_0 .net "dffOut", 0 0, v0x60000000afd0_0;  1 drivers
v0x60000000b690_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000138000 .functor MUXZ 1, o0x7f9f37303998, v0x60000000afd0_0, L_0x60000012f0c0, C4<>;
L_0x6000001380a0 .functor MUXZ 1, o0x7f9f373039c8, v0x60000000afd0_0, L_0x600000128280, C4<>;
S_0x7f9f35f3da60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3d8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000ad90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000ae20_0 .net "d", 0 0, L_0x600000138c80;  alias, 1 drivers
v0x60000000aeb0_0 .net "q", 0 0, v0x60000000afd0_0;  alias, 1 drivers
v0x60000000af40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000afd0_0 .var "state", 0 0;
v0x60000000b060_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3dbd0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000000ba80_0 .net8 "Bitline1", 0 0, p0x7f9f37303cf8;  1 drivers, strength-aware
v0x60000000bb10_0 .net8 "Bitline2", 0 0, p0x7f9f37303d28;  1 drivers, strength-aware
v0x60000000bba0_0 .net "D", 0 0, L_0x600000138d20;  1 drivers
v0x60000000bc30_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x60000000bcc0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x60000000bd50_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37303d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000bde0_0 name=_ivl_0
o0x7f9f37303d88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000000be70_0 name=_ivl_4
v0x60000000bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000034000_0 .net "dffOut", 0 0, v0x60000000b960_0;  1 drivers
v0x600000034090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000138140 .functor MUXZ 1, o0x7f9f37303d58, v0x60000000b960_0, L_0x60000012f0c0, C4<>;
L_0x6000001381e0 .functor MUXZ 1, o0x7f9f37303d88, v0x60000000b960_0, L_0x600000128280, C4<>;
S_0x7f9f35f3dd40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3dbd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000000b720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000000b7b0_0 .net "d", 0 0, L_0x600000138d20;  alias, 1 drivers
v0x60000000b840_0 .net "q", 0 0, v0x60000000b960_0;  alias, 1 drivers
v0x60000000b8d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000000b960_0 .var "state", 0 0;
v0x60000000b9f0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3deb0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000034480_0 .net8 "Bitline1", 0 0, p0x7f9f373040b8;  1 drivers, strength-aware
v0x600000034510_0 .net8 "Bitline2", 0 0, p0x7f9f373040e8;  1 drivers, strength-aware
v0x6000000345a0_0 .net "D", 0 0, L_0x600000138dc0;  1 drivers
v0x600000034630_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x6000000346c0_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x600000034750_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f37304118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000347e0_0 name=_ivl_0
o0x7f9f37304148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000034870_0 name=_ivl_4
v0x600000034900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000034990_0 .net "dffOut", 0 0, v0x600000034360_0;  1 drivers
v0x600000034a20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000138280 .functor MUXZ 1, o0x7f9f37304118, v0x600000034360_0, L_0x60000012f0c0, C4<>;
L_0x600000138320 .functor MUXZ 1, o0x7f9f37304148, v0x600000034360_0, L_0x600000128280, C4<>;
S_0x7f9f35f3e020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3deb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000034120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000341b0_0 .net "d", 0 0, L_0x600000138dc0;  alias, 1 drivers
v0x600000034240_0 .net "q", 0 0, v0x600000034360_0;  alias, 1 drivers
v0x6000000342d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000034360_0 .var "state", 0 0;
v0x6000000343f0_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3e190 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f39a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000034e10_0 .net8 "Bitline1", 0 0, p0x7f9f37304478;  1 drivers, strength-aware
v0x600000034ea0_0 .net8 "Bitline2", 0 0, p0x7f9f373044a8;  1 drivers, strength-aware
v0x600000034f30_0 .net "D", 0 0, L_0x600000138e60;  1 drivers
v0x600000034fc0_0 .net "ReadEnable1", 0 0, L_0x60000012f0c0;  alias, 1 drivers
v0x600000035050_0 .net "ReadEnable2", 0 0, L_0x600000128280;  alias, 1 drivers
v0x6000000350e0_0 .net "WriteEnable", 0 0, L_0x60000012e6c0;  alias, 1 drivers
o0x7f9f373044d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000035170_0 name=_ivl_0
o0x7f9f37304508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000035200_0 name=_ivl_4
v0x600000035290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000035320_0 .net "dffOut", 0 0, v0x600000034cf0_0;  1 drivers
v0x6000000353b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001383c0 .functor MUXZ 1, o0x7f9f373044d8, v0x600000034cf0_0, L_0x60000012f0c0, C4<>;
L_0x600000138460 .functor MUXZ 1, o0x7f9f37304508, v0x600000034cf0_0, L_0x600000128280, C4<>;
S_0x7f9f35f3e300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3e190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000034ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000034b40_0 .net "d", 0 0, L_0x600000138e60;  alias, 1 drivers
v0x600000034bd0_0 .net "q", 0 0, v0x600000034cf0_0;  alias, 1 drivers
v0x600000034c60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000034cf0_0 .var "state", 0 0;
v0x600000034d80_0 .net "wen", 0 0, L_0x60000012e6c0;  alias, 1 drivers
S_0x7f9f35f3ce50 .scope module, "regArray[9]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000003f2a0_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x60000003f330_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x60000003f3c0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x60000003f450_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  1 drivers
v0x60000003f4e0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  1 drivers
v0x60000003f570_0 .net "WriteReg", 0 0, L_0x60000012e760;  1 drivers
v0x60000003f600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003f690_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013a300 .part L_0x6000001cde00, 0, 1;
L_0x60000013a3a0 .part L_0x6000001cde00, 1, 1;
L_0x60000013a440 .part L_0x6000001cde00, 2, 1;
L_0x60000013a4e0 .part L_0x6000001cde00, 3, 1;
L_0x60000013a580 .part L_0x6000001cde00, 4, 1;
L_0x60000013a620 .part L_0x6000001cde00, 5, 1;
L_0x60000013a6c0 .part L_0x6000001cde00, 6, 1;
L_0x60000013a760 .part L_0x6000001cde00, 7, 1;
L_0x60000013a800 .part L_0x6000001cde00, 8, 1;
L_0x60000013a8a0 .part L_0x6000001cde00, 9, 1;
L_0x60000013a940 .part L_0x6000001cde00, 10, 1;
L_0x60000013a9e0 .part L_0x6000001cde00, 11, 1;
L_0x60000013aa80 .part L_0x6000001cde00, 12, 1;
L_0x60000013ab20 .part L_0x6000001cde00, 13, 1;
L_0x60000013abc0 .part L_0x6000001cde00, 14, 1;
L_0x60000013ac60 .part L_0x6000001cde00, 15, 1;
p0x7f9f373049e8 .port I0x60000304e160, L_0x600000138f00;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373049e8;
p0x7f9f37304e08 .port I0x60000304e160, L_0x600000139040;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37304e08;
p0x7f9f373051c8 .port I0x60000304e160, L_0x600000139180;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373051c8;
p0x7f9f37305588 .port I0x60000304e160, L_0x6000001392c0;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37305588;
p0x7f9f37305948 .port I0x60000304e160, L_0x600000139400;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37305948;
p0x7f9f37305d08 .port I0x60000304e160, L_0x600000139540;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37305d08;
p0x7f9f373060c8 .port I0x60000304e160, L_0x600000139680;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373060c8;
p0x7f9f37306488 .port I0x60000304e160, L_0x6000001397c0;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37306488;
p0x7f9f37306848 .port I0x60000304e160, L_0x600000139900;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37306848;
p0x7f9f37306c08 .port I0x60000304e160, L_0x600000139a40;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37306c08;
p0x7f9f37306fc8 .port I0x60000304e160, L_0x600000139b80;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37306fc8;
p0x7f9f37307388 .port I0x60000304e160, L_0x600000139cc0;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37307388;
p0x7f9f37307748 .port I0x60000304e160, L_0x600000139e00;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37307748;
p0x7f9f37307b08 .port I0x60000304e160, L_0x600000139f40;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37307b08;
p0x7f9f37307ec8 .port I0x60000304e160, L_0x60000013a080;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37307ec8;
p0x7f9f37308288 .port I0x60000304e160, L_0x60000013a1c0;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37308288;
p0x7f9f37304a18 .port I0x600003101fe0, L_0x600000138fa0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37304a18;
p0x7f9f37304e38 .port I0x600003101fe0, L_0x6000001390e0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37304e38;
p0x7f9f373051f8 .port I0x600003101fe0, L_0x600000139220;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373051f8;
p0x7f9f373055b8 .port I0x600003101fe0, L_0x600000139360;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373055b8;
p0x7f9f37305978 .port I0x600003101fe0, L_0x6000001394a0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37305978;
p0x7f9f37305d38 .port I0x600003101fe0, L_0x6000001395e0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37305d38;
p0x7f9f373060f8 .port I0x600003101fe0, L_0x600000139720;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373060f8;
p0x7f9f373064b8 .port I0x600003101fe0, L_0x600000139860;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373064b8;
p0x7f9f37306878 .port I0x600003101fe0, L_0x6000001399a0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37306878;
p0x7f9f37306c38 .port I0x600003101fe0, L_0x600000139ae0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37306c38;
p0x7f9f37306ff8 .port I0x600003101fe0, L_0x600000139c20;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37306ff8;
p0x7f9f373073b8 .port I0x600003101fe0, L_0x600000139d60;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373073b8;
p0x7f9f37307778 .port I0x600003101fe0, L_0x600000139ea0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37307778;
p0x7f9f37307b38 .port I0x600003101fe0, L_0x600000139fe0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37307b38;
p0x7f9f37307ef8 .port I0x600003101fe0, L_0x60000013a120;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37307ef8;
p0x7f9f373082b8 .port I0x600003101fe0, L_0x60000013a260;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373082b8;
S_0x7f9f35f3e870 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000035c20_0 .net8 "Bitline1", 0 0, p0x7f9f373049e8;  1 drivers, strength-aware
v0x600000035cb0_0 .net8 "Bitline2", 0 0, p0x7f9f37304a18;  1 drivers, strength-aware
v0x600000035d40_0 .net "D", 0 0, L_0x60000013a300;  1 drivers
v0x600000035dd0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000035e60_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000035ef0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37304aa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000035f80_0 name=_ivl_0
o0x7f9f37304ad8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000036010_0 name=_ivl_4
v0x6000000360a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000036130_0 .net "dffOut", 0 0, v0x600000035b00_0;  1 drivers
v0x6000000361c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000138f00 .functor MUXZ 1, o0x7f9f37304aa8, v0x600000035b00_0, L_0x60000012f160, C4<>;
L_0x600000138fa0 .functor MUXZ 1, o0x7f9f37304ad8, v0x600000035b00_0, L_0x600000128320, C4<>;
S_0x7f9f35f3e9e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3e870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000358c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000035950_0 .net "d", 0 0, L_0x60000013a300;  alias, 1 drivers
v0x6000000359e0_0 .net "q", 0 0, v0x600000035b00_0;  alias, 1 drivers
v0x600000035a70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000035b00_0 .var "state", 0 0;
v0x600000035b90_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3eb50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000365b0_0 .net8 "Bitline1", 0 0, p0x7f9f37304e08;  1 drivers, strength-aware
v0x600000036640_0 .net8 "Bitline2", 0 0, p0x7f9f37304e38;  1 drivers, strength-aware
v0x6000000366d0_0 .net "D", 0 0, L_0x60000013a3a0;  1 drivers
v0x600000036760_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x6000000367f0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000036880_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37304e68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000036910_0 name=_ivl_0
o0x7f9f37304e98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000369a0_0 name=_ivl_4
v0x600000036a30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000036ac0_0 .net "dffOut", 0 0, v0x600000036490_0;  1 drivers
v0x600000036b50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139040 .functor MUXZ 1, o0x7f9f37304e68, v0x600000036490_0, L_0x60000012f160, C4<>;
L_0x6000001390e0 .functor MUXZ 1, o0x7f9f37304e98, v0x600000036490_0, L_0x600000128320, C4<>;
S_0x7f9f35f3ecc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3eb50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000036250_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000362e0_0 .net "d", 0 0, L_0x60000013a3a0;  alias, 1 drivers
v0x600000036370_0 .net "q", 0 0, v0x600000036490_0;  alias, 1 drivers
v0x600000036400_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000036490_0 .var "state", 0 0;
v0x600000036520_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3ee30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000036f40_0 .net8 "Bitline1", 0 0, p0x7f9f373051c8;  1 drivers, strength-aware
v0x600000036fd0_0 .net8 "Bitline2", 0 0, p0x7f9f373051f8;  1 drivers, strength-aware
v0x600000037060_0 .net "D", 0 0, L_0x60000013a440;  1 drivers
v0x6000000370f0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000037180_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000037210_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37305228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000372a0_0 name=_ivl_0
o0x7f9f37305258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037330_0 name=_ivl_4
v0x6000000373c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000037450_0 .net "dffOut", 0 0, v0x600000036e20_0;  1 drivers
v0x6000000374e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139180 .functor MUXZ 1, o0x7f9f37305228, v0x600000036e20_0, L_0x60000012f160, C4<>;
L_0x600000139220 .functor MUXZ 1, o0x7f9f37305258, v0x600000036e20_0, L_0x600000128320, C4<>;
S_0x7f9f35f3efa0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3ee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000036be0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000036c70_0 .net "d", 0 0, L_0x60000013a440;  alias, 1 drivers
v0x600000036d00_0 .net "q", 0 0, v0x600000036e20_0;  alias, 1 drivers
v0x600000036d90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000036e20_0 .var "state", 0 0;
v0x600000036eb0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3f110 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000378d0_0 .net8 "Bitline1", 0 0, p0x7f9f37305588;  1 drivers, strength-aware
v0x600000037960_0 .net8 "Bitline2", 0 0, p0x7f9f373055b8;  1 drivers, strength-aware
v0x6000000379f0_0 .net "D", 0 0, L_0x60000013a4e0;  1 drivers
v0x600000037a80_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000037b10_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000037ba0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373055e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037c30_0 name=_ivl_0
o0x7f9f37305618 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000037cc0_0 name=_ivl_4
v0x600000037d50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000037de0_0 .net "dffOut", 0 0, v0x6000000377b0_0;  1 drivers
v0x600000037e70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001392c0 .functor MUXZ 1, o0x7f9f373055e8, v0x6000000377b0_0, L_0x60000012f160, C4<>;
L_0x600000139360 .functor MUXZ 1, o0x7f9f37305618, v0x6000000377b0_0, L_0x600000128320, C4<>;
S_0x7f9f35f3f280 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3f110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000037570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000037600_0 .net "d", 0 0, L_0x60000013a4e0;  alias, 1 drivers
v0x600000037690_0 .net "q", 0 0, v0x6000000377b0_0;  alias, 1 drivers
v0x600000037720_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000377b0_0 .var "state", 0 0;
v0x600000037840_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3f3f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000302d0_0 .net8 "Bitline1", 0 0, p0x7f9f37305948;  1 drivers, strength-aware
v0x600000030360_0 .net8 "Bitline2", 0 0, p0x7f9f37305978;  1 drivers, strength-aware
v0x6000000303f0_0 .net "D", 0 0, L_0x60000013a580;  1 drivers
v0x600000030480_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000030510_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x6000000305a0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373059a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000030630_0 name=_ivl_0
o0x7f9f373059d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000306c0_0 name=_ivl_4
v0x600000030750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000307e0_0 .net "dffOut", 0 0, v0x6000000301b0_0;  1 drivers
v0x600000030870_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139400 .functor MUXZ 1, o0x7f9f373059a8, v0x6000000301b0_0, L_0x60000012f160, C4<>;
L_0x6000001394a0 .functor MUXZ 1, o0x7f9f373059d8, v0x6000000301b0_0, L_0x600000128320, C4<>;
S_0x7f9f35f3f560 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3f3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000037f00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000030000_0 .net "d", 0 0, L_0x60000013a580;  alias, 1 drivers
v0x600000030090_0 .net "q", 0 0, v0x6000000301b0_0;  alias, 1 drivers
v0x600000030120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000301b0_0 .var "state", 0 0;
v0x600000030240_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3f6d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000030c60_0 .net8 "Bitline1", 0 0, p0x7f9f37305d08;  1 drivers, strength-aware
v0x600000030cf0_0 .net8 "Bitline2", 0 0, p0x7f9f37305d38;  1 drivers, strength-aware
v0x600000030d80_0 .net "D", 0 0, L_0x60000013a620;  1 drivers
v0x600000030e10_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000030ea0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000030f30_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37305d68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000030fc0_0 name=_ivl_0
o0x7f9f37305d98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000031050_0 name=_ivl_4
v0x6000000310e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000031170_0 .net "dffOut", 0 0, v0x600000030b40_0;  1 drivers
v0x600000031200_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139540 .functor MUXZ 1, o0x7f9f37305d68, v0x600000030b40_0, L_0x60000012f160, C4<>;
L_0x6000001395e0 .functor MUXZ 1, o0x7f9f37305d98, v0x600000030b40_0, L_0x600000128320, C4<>;
S_0x7f9f35f3f840 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3f6d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000030900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000030990_0 .net "d", 0 0, L_0x60000013a620;  alias, 1 drivers
v0x600000030a20_0 .net "q", 0 0, v0x600000030b40_0;  alias, 1 drivers
v0x600000030ab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000030b40_0 .var "state", 0 0;
v0x600000030bd0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3f9b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000315f0_0 .net8 "Bitline1", 0 0, p0x7f9f373060c8;  1 drivers, strength-aware
v0x600000031680_0 .net8 "Bitline2", 0 0, p0x7f9f373060f8;  1 drivers, strength-aware
v0x600000031710_0 .net "D", 0 0, L_0x60000013a6c0;  1 drivers
v0x6000000317a0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000031830_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x6000000318c0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37306128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000031950_0 name=_ivl_0
o0x7f9f37306158 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000319e0_0 name=_ivl_4
v0x600000031a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000031b00_0 .net "dffOut", 0 0, v0x6000000314d0_0;  1 drivers
v0x600000031b90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139680 .functor MUXZ 1, o0x7f9f37306128, v0x6000000314d0_0, L_0x60000012f160, C4<>;
L_0x600000139720 .functor MUXZ 1, o0x7f9f37306158, v0x6000000314d0_0, L_0x600000128320, C4<>;
S_0x7f9f35f3fb20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3f9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000031290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000031320_0 .net "d", 0 0, L_0x60000013a6c0;  alias, 1 drivers
v0x6000000313b0_0 .net "q", 0 0, v0x6000000314d0_0;  alias, 1 drivers
v0x600000031440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000314d0_0 .var "state", 0 0;
v0x600000031560_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3fc90 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000031f80_0 .net8 "Bitline1", 0 0, p0x7f9f37306488;  1 drivers, strength-aware
v0x600000032010_0 .net8 "Bitline2", 0 0, p0x7f9f373064b8;  1 drivers, strength-aware
v0x6000000320a0_0 .net "D", 0 0, L_0x60000013a760;  1 drivers
v0x600000032130_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x6000000321c0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000032250_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373064e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000322e0_0 name=_ivl_0
o0x7f9f37306518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032370_0 name=_ivl_4
v0x600000032400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000032490_0 .net "dffOut", 0 0, v0x600000031e60_0;  1 drivers
v0x600000032520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001397c0 .functor MUXZ 1, o0x7f9f373064e8, v0x600000031e60_0, L_0x60000012f160, C4<>;
L_0x600000139860 .functor MUXZ 1, o0x7f9f37306518, v0x600000031e60_0, L_0x600000128320, C4<>;
S_0x7f9f35f3fe00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3fc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000031c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000031cb0_0 .net "d", 0 0, L_0x60000013a760;  alias, 1 drivers
v0x600000031d40_0 .net "q", 0 0, v0x600000031e60_0;  alias, 1 drivers
v0x600000031dd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000031e60_0 .var "state", 0 0;
v0x600000031ef0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f3ff70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000032910_0 .net8 "Bitline1", 0 0, p0x7f9f37306848;  1 drivers, strength-aware
v0x6000000329a0_0 .net8 "Bitline2", 0 0, p0x7f9f37306878;  1 drivers, strength-aware
v0x600000032a30_0 .net "D", 0 0, L_0x60000013a800;  1 drivers
v0x600000032ac0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000032b50_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000032be0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373068a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032c70_0 name=_ivl_0
o0x7f9f373068d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000032d00_0 name=_ivl_4
v0x600000032d90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000032e20_0 .net "dffOut", 0 0, v0x6000000327f0_0;  1 drivers
v0x600000032eb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139900 .functor MUXZ 1, o0x7f9f373068a8, v0x6000000327f0_0, L_0x60000012f160, C4<>;
L_0x6000001399a0 .functor MUXZ 1, o0x7f9f373068d8, v0x6000000327f0_0, L_0x600000128320, C4<>;
S_0x7f9f35f400e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f3ff70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000325b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000032640_0 .net "d", 0 0, L_0x60000013a800;  alias, 1 drivers
v0x6000000326d0_0 .net "q", 0 0, v0x6000000327f0_0;  alias, 1 drivers
v0x600000032760_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000327f0_0 .var "state", 0 0;
v0x600000032880_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40450 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000332a0_0 .net8 "Bitline1", 0 0, p0x7f9f37306c08;  1 drivers, strength-aware
v0x600000033330_0 .net8 "Bitline2", 0 0, p0x7f9f37306c38;  1 drivers, strength-aware
v0x6000000333c0_0 .net "D", 0 0, L_0x60000013a8a0;  1 drivers
v0x600000033450_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x6000000334e0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000033570_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37306c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000033600_0 name=_ivl_0
o0x7f9f37306c98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000033690_0 name=_ivl_4
v0x600000033720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000337b0_0 .net "dffOut", 0 0, v0x600000033180_0;  1 drivers
v0x600000033840_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139a40 .functor MUXZ 1, o0x7f9f37306c68, v0x600000033180_0, L_0x60000012f160, C4<>;
L_0x600000139ae0 .functor MUXZ 1, o0x7f9f37306c98, v0x600000033180_0, L_0x600000128320, C4<>;
S_0x7f9f35f405c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f40450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000032f40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000032fd0_0 .net "d", 0 0, L_0x60000013a8a0;  alias, 1 drivers
v0x600000033060_0 .net "q", 0 0, v0x600000033180_0;  alias, 1 drivers
v0x6000000330f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000033180_0 .var "state", 0 0;
v0x600000033210_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40730 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000033c30_0 .net8 "Bitline1", 0 0, p0x7f9f37306fc8;  1 drivers, strength-aware
v0x600000033cc0_0 .net8 "Bitline2", 0 0, p0x7f9f37306ff8;  1 drivers, strength-aware
v0x600000033d50_0 .net "D", 0 0, L_0x60000013a940;  1 drivers
v0x600000033de0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x600000033e70_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x600000033f00_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37307028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003c000_0 name=_ivl_0
o0x7f9f37307058 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003c090_0 name=_ivl_4
v0x60000003c120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003c1b0_0 .net "dffOut", 0 0, v0x600000033b10_0;  1 drivers
v0x60000003c240_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139b80 .functor MUXZ 1, o0x7f9f37307028, v0x600000033b10_0, L_0x60000012f160, C4<>;
L_0x600000139c20 .functor MUXZ 1, o0x7f9f37307058, v0x600000033b10_0, L_0x600000128320, C4<>;
S_0x7f9f35f408a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f40730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000338d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000033960_0 .net "d", 0 0, L_0x60000013a940;  alias, 1 drivers
v0x6000000339f0_0 .net "q", 0 0, v0x600000033b10_0;  alias, 1 drivers
v0x600000033a80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000033b10_0 .var "state", 0 0;
v0x600000033ba0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40a10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003c630_0 .net8 "Bitline1", 0 0, p0x7f9f37307388;  1 drivers, strength-aware
v0x60000003c6c0_0 .net8 "Bitline2", 0 0, p0x7f9f373073b8;  1 drivers, strength-aware
v0x60000003c750_0 .net "D", 0 0, L_0x60000013a9e0;  1 drivers
v0x60000003c7e0_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000003c870_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x60000003c900_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373073e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003c990_0 name=_ivl_0
o0x7f9f37307418 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ca20_0 name=_ivl_4
v0x60000003cab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003cb40_0 .net "dffOut", 0 0, v0x60000003c510_0;  1 drivers
v0x60000003cbd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139cc0 .functor MUXZ 1, o0x7f9f373073e8, v0x60000003c510_0, L_0x60000012f160, C4<>;
L_0x600000139d60 .functor MUXZ 1, o0x7f9f37307418, v0x60000003c510_0, L_0x600000128320, C4<>;
S_0x7f9f35f40b80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f40a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003c2d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003c360_0 .net "d", 0 0, L_0x60000013a9e0;  alias, 1 drivers
v0x60000003c3f0_0 .net "q", 0 0, v0x60000003c510_0;  alias, 1 drivers
v0x60000003c480_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003c510_0 .var "state", 0 0;
v0x60000003c5a0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40cf0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003cfc0_0 .net8 "Bitline1", 0 0, p0x7f9f37307748;  1 drivers, strength-aware
v0x60000003d050_0 .net8 "Bitline2", 0 0, p0x7f9f37307778;  1 drivers, strength-aware
v0x60000003d0e0_0 .net "D", 0 0, L_0x60000013aa80;  1 drivers
v0x60000003d170_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000003d200_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x60000003d290_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373077a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003d320_0 name=_ivl_0
o0x7f9f373077d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003d3b0_0 name=_ivl_4
v0x60000003d440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003d4d0_0 .net "dffOut", 0 0, v0x60000003cea0_0;  1 drivers
v0x60000003d560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139e00 .functor MUXZ 1, o0x7f9f373077a8, v0x60000003cea0_0, L_0x60000012f160, C4<>;
L_0x600000139ea0 .functor MUXZ 1, o0x7f9f373077d8, v0x60000003cea0_0, L_0x600000128320, C4<>;
S_0x7f9f35f40e60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f40cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003cc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003ccf0_0 .net "d", 0 0, L_0x60000013aa80;  alias, 1 drivers
v0x60000003cd80_0 .net "q", 0 0, v0x60000003cea0_0;  alias, 1 drivers
v0x60000003ce10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003cea0_0 .var "state", 0 0;
v0x60000003cf30_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40fd0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003d950_0 .net8 "Bitline1", 0 0, p0x7f9f37307b08;  1 drivers, strength-aware
v0x60000003d9e0_0 .net8 "Bitline2", 0 0, p0x7f9f37307b38;  1 drivers, strength-aware
v0x60000003da70_0 .net "D", 0 0, L_0x60000013ab20;  1 drivers
v0x60000003db00_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000003db90_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x60000003dc20_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37307b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003dcb0_0 name=_ivl_0
o0x7f9f37307b98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003dd40_0 name=_ivl_4
v0x60000003ddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003de60_0 .net "dffOut", 0 0, v0x60000003d830_0;  1 drivers
v0x60000003def0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000139f40 .functor MUXZ 1, o0x7f9f37307b68, v0x60000003d830_0, L_0x60000012f160, C4<>;
L_0x600000139fe0 .functor MUXZ 1, o0x7f9f37307b98, v0x60000003d830_0, L_0x600000128320, C4<>;
S_0x7f9f35f41140 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f40fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003d5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003d680_0 .net "d", 0 0, L_0x60000013ab20;  alias, 1 drivers
v0x60000003d710_0 .net "q", 0 0, v0x60000003d830_0;  alias, 1 drivers
v0x60000003d7a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003d830_0 .var "state", 0 0;
v0x60000003d8c0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f412b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003e2e0_0 .net8 "Bitline1", 0 0, p0x7f9f37307ec8;  1 drivers, strength-aware
v0x60000003e370_0 .net8 "Bitline2", 0 0, p0x7f9f37307ef8;  1 drivers, strength-aware
v0x60000003e400_0 .net "D", 0 0, L_0x60000013abc0;  1 drivers
v0x60000003e490_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000003e520_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x60000003e5b0_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f37307f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003e640_0 name=_ivl_0
o0x7f9f37307f58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003e6d0_0 name=_ivl_4
v0x60000003e760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003e7f0_0 .net "dffOut", 0 0, v0x60000003e1c0_0;  1 drivers
v0x60000003e880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013a080 .functor MUXZ 1, o0x7f9f37307f28, v0x60000003e1c0_0, L_0x60000012f160, C4<>;
L_0x60000013a120 .functor MUXZ 1, o0x7f9f37307f58, v0x60000003e1c0_0, L_0x600000128320, C4<>;
S_0x7f9f35f41420 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f412b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003df80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003e010_0 .net "d", 0 0, L_0x60000013abc0;  alias, 1 drivers
v0x60000003e0a0_0 .net "q", 0 0, v0x60000003e1c0_0;  alias, 1 drivers
v0x60000003e130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003e1c0_0 .var "state", 0 0;
v0x60000003e250_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f41590 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f3ce50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003ec70_0 .net8 "Bitline1", 0 0, p0x7f9f37308288;  1 drivers, strength-aware
v0x60000003ed00_0 .net8 "Bitline2", 0 0, p0x7f9f373082b8;  1 drivers, strength-aware
v0x60000003ed90_0 .net "D", 0 0, L_0x60000013ac60;  1 drivers
v0x60000003ee20_0 .net "ReadEnable1", 0 0, L_0x60000012f160;  alias, 1 drivers
v0x60000003eeb0_0 .net "ReadEnable2", 0 0, L_0x600000128320;  alias, 1 drivers
v0x60000003ef40_0 .net "WriteEnable", 0 0, L_0x60000012e760;  alias, 1 drivers
o0x7f9f373082e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003efd0_0 name=_ivl_0
o0x7f9f37308318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003f060_0 name=_ivl_4
v0x60000003f0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003f180_0 .net "dffOut", 0 0, v0x60000003eb50_0;  1 drivers
v0x60000003f210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013a1c0 .functor MUXZ 1, o0x7f9f373082e8, v0x60000003eb50_0, L_0x60000012f160, C4<>;
L_0x60000013a260 .functor MUXZ 1, o0x7f9f37308318, v0x60000003eb50_0, L_0x600000128320, C4<>;
S_0x7f9f35f41700 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f41590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003e910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003e9a0_0 .net "d", 0 0, L_0x60000013ac60;  alias, 1 drivers
v0x60000003ea30_0 .net "q", 0 0, v0x60000003eb50_0;  alias, 1 drivers
v0x60000003eac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003eb50_0 .var "state", 0 0;
v0x60000003ebe0_0 .net "wen", 0 0, L_0x60000012e760;  alias, 1 drivers
S_0x7f9f35f40250 .scope module, "regArray[10]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x600000021170_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x600000021200_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x600000021290_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x600000021320_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  1 drivers
v0x6000000213b0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  1 drivers
v0x600000021440_0 .net "WriteReg", 0 0, L_0x60000012e800;  1 drivers
v0x6000000214d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000021560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124140 .part L_0x6000001cde00, 0, 1;
L_0x6000001241e0 .part L_0x6000001cde00, 1, 1;
L_0x600000124280 .part L_0x6000001cde00, 2, 1;
L_0x600000124320 .part L_0x6000001cde00, 3, 1;
L_0x6000001243c0 .part L_0x6000001cde00, 4, 1;
L_0x600000124460 .part L_0x6000001cde00, 5, 1;
L_0x600000124500 .part L_0x6000001cde00, 6, 1;
L_0x6000001245a0 .part L_0x6000001cde00, 7, 1;
L_0x600000124640 .part L_0x6000001cde00, 8, 1;
L_0x6000001246e0 .part L_0x6000001cde00, 9, 1;
L_0x600000124780 .part L_0x6000001cde00, 10, 1;
L_0x600000124820 .part L_0x6000001cde00, 11, 1;
L_0x6000001248c0 .part L_0x6000001cde00, 12, 1;
L_0x600000124960 .part L_0x6000001cde00, 13, 1;
L_0x600000124a00 .part L_0x6000001cde00, 14, 1;
L_0x600000124aa0 .part L_0x6000001cde00, 15, 1;
p0x7f9f373087f8 .port I0x60000304e160, L_0x60000013ad00;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373087f8;
p0x7f9f37308c18 .port I0x60000304e160, L_0x60000013ae40;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37308c18;
p0x7f9f37308fd8 .port I0x60000304e160, L_0x60000013af80;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37308fd8;
p0x7f9f37309398 .port I0x60000304e160, L_0x60000013b0c0;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37309398;
p0x7f9f37309758 .port I0x60000304e160, L_0x60000013b200;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37309758;
p0x7f9f37309b18 .port I0x60000304e160, L_0x60000013b340;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37309b18;
p0x7f9f37309ed8 .port I0x60000304e160, L_0x60000013b480;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37309ed8;
p0x7f9f3730a298 .port I0x60000304e160, L_0x60000013b5c0;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730a298;
p0x7f9f3730a658 .port I0x60000304e160, L_0x60000013b700;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730a658;
p0x7f9f3730aa18 .port I0x60000304e160, L_0x60000013b840;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730aa18;
p0x7f9f3730add8 .port I0x60000304e160, L_0x60000013b980;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730add8;
p0x7f9f3730b198 .port I0x60000304e160, L_0x60000013bac0;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730b198;
p0x7f9f3730b558 .port I0x60000304e160, L_0x60000013bc00;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730b558;
p0x7f9f3730b918 .port I0x60000304e160, L_0x60000013bd40;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730b918;
p0x7f9f3730bcd8 .port I0x60000304e160, L_0x60000013be80;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730bcd8;
p0x7f9f3730c098 .port I0x60000304e160, L_0x600000124000;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730c098;
p0x7f9f37308828 .port I0x600003101fe0, L_0x60000013ada0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37308828;
p0x7f9f37308c48 .port I0x600003101fe0, L_0x60000013aee0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37308c48;
p0x7f9f37309008 .port I0x600003101fe0, L_0x60000013b020;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37309008;
p0x7f9f373093c8 .port I0x600003101fe0, L_0x60000013b160;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373093c8;
p0x7f9f37309788 .port I0x600003101fe0, L_0x60000013b2a0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37309788;
p0x7f9f37309b48 .port I0x600003101fe0, L_0x60000013b3e0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37309b48;
p0x7f9f37309f08 .port I0x600003101fe0, L_0x60000013b520;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37309f08;
p0x7f9f3730a2c8 .port I0x600003101fe0, L_0x60000013b660;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730a2c8;
p0x7f9f3730a688 .port I0x600003101fe0, L_0x60000013b7a0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730a688;
p0x7f9f3730aa48 .port I0x600003101fe0, L_0x60000013b8e0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730aa48;
p0x7f9f3730ae08 .port I0x600003101fe0, L_0x60000013ba20;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730ae08;
p0x7f9f3730b1c8 .port I0x600003101fe0, L_0x60000013bb60;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730b1c8;
p0x7f9f3730b588 .port I0x600003101fe0, L_0x60000013bca0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730b588;
p0x7f9f3730b948 .port I0x600003101fe0, L_0x60000013bde0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730b948;
p0x7f9f3730bd08 .port I0x600003101fe0, L_0x60000013bf20;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730bd08;
p0x7f9f3730c0c8 .port I0x600003101fe0, L_0x6000001240a0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730c0c8;
S_0x7f9f35f41c70 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003fa80_0 .net8 "Bitline1", 0 0, p0x7f9f373087f8;  1 drivers, strength-aware
v0x60000003fb10_0 .net8 "Bitline2", 0 0, p0x7f9f37308828;  1 drivers, strength-aware
v0x60000003fba0_0 .net "D", 0 0, L_0x600000124140;  1 drivers
v0x60000003fc30_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x60000003fcc0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x60000003fd50_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f373088b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003fde0_0 name=_ivl_0
o0x7f9f373088e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003fe70_0 name=_ivl_4
v0x60000003ff00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000038000_0 .net "dffOut", 0 0, v0x60000003f960_0;  1 drivers
v0x600000038090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013ad00 .functor MUXZ 1, o0x7f9f373088b8, v0x60000003f960_0, L_0x60000012f200, C4<>;
L_0x60000013ada0 .functor MUXZ 1, o0x7f9f373088e8, v0x60000003f960_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f41de0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f41c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003f720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003f7b0_0 .net "d", 0 0, L_0x600000124140;  alias, 1 drivers
v0x60000003f840_0 .net "q", 0 0, v0x60000003f960_0;  alias, 1 drivers
v0x60000003f8d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003f960_0 .var "state", 0 0;
v0x60000003f9f0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f41f50 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000038480_0 .net8 "Bitline1", 0 0, p0x7f9f37308c18;  1 drivers, strength-aware
v0x600000038510_0 .net8 "Bitline2", 0 0, p0x7f9f37308c48;  1 drivers, strength-aware
v0x6000000385a0_0 .net "D", 0 0, L_0x6000001241e0;  1 drivers
v0x600000038630_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000386c0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000038750_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f37308c78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000387e0_0 name=_ivl_0
o0x7f9f37308ca8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000038870_0 name=_ivl_4
v0x600000038900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000038990_0 .net "dffOut", 0 0, v0x600000038360_0;  1 drivers
v0x600000038a20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013ae40 .functor MUXZ 1, o0x7f9f37308c78, v0x600000038360_0, L_0x60000012f200, C4<>;
L_0x60000013aee0 .functor MUXZ 1, o0x7f9f37308ca8, v0x600000038360_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f420c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f41f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000038120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000381b0_0 .net "d", 0 0, L_0x6000001241e0;  alias, 1 drivers
v0x600000038240_0 .net "q", 0 0, v0x600000038360_0;  alias, 1 drivers
v0x6000000382d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000038360_0 .var "state", 0 0;
v0x6000000383f0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f42230 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000038e10_0 .net8 "Bitline1", 0 0, p0x7f9f37308fd8;  1 drivers, strength-aware
v0x600000038ea0_0 .net8 "Bitline2", 0 0, p0x7f9f37309008;  1 drivers, strength-aware
v0x600000038f30_0 .net "D", 0 0, L_0x600000124280;  1 drivers
v0x600000038fc0_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000039050_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x6000000390e0_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f37309038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039170_0 name=_ivl_0
o0x7f9f37309068 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039200_0 name=_ivl_4
v0x600000039290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000039320_0 .net "dffOut", 0 0, v0x600000038cf0_0;  1 drivers
v0x6000000393b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013af80 .functor MUXZ 1, o0x7f9f37309038, v0x600000038cf0_0, L_0x60000012f200, C4<>;
L_0x60000013b020 .functor MUXZ 1, o0x7f9f37309068, v0x600000038cf0_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f423a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f42230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000038ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000038b40_0 .net "d", 0 0, L_0x600000124280;  alias, 1 drivers
v0x600000038bd0_0 .net "q", 0 0, v0x600000038cf0_0;  alias, 1 drivers
v0x600000038c60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000038cf0_0 .var "state", 0 0;
v0x600000038d80_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f42510 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000397a0_0 .net8 "Bitline1", 0 0, p0x7f9f37309398;  1 drivers, strength-aware
v0x600000039830_0 .net8 "Bitline2", 0 0, p0x7f9f373093c8;  1 drivers, strength-aware
v0x6000000398c0_0 .net "D", 0 0, L_0x600000124320;  1 drivers
v0x600000039950_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000399e0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000039a70_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f373093f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039b00_0 name=_ivl_0
o0x7f9f37309428 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000039b90_0 name=_ivl_4
v0x600000039c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000039cb0_0 .net "dffOut", 0 0, v0x600000039680_0;  1 drivers
v0x600000039d40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b0c0 .functor MUXZ 1, o0x7f9f373093f8, v0x600000039680_0, L_0x60000012f200, C4<>;
L_0x60000013b160 .functor MUXZ 1, o0x7f9f37309428, v0x600000039680_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f42680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f42510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000039440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000394d0_0 .net "d", 0 0, L_0x600000124320;  alias, 1 drivers
v0x600000039560_0 .net "q", 0 0, v0x600000039680_0;  alias, 1 drivers
v0x6000000395f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000039680_0 .var "state", 0 0;
v0x600000039710_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f427f0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003a130_0 .net8 "Bitline1", 0 0, p0x7f9f37309758;  1 drivers, strength-aware
v0x60000003a1c0_0 .net8 "Bitline2", 0 0, p0x7f9f37309788;  1 drivers, strength-aware
v0x60000003a250_0 .net "D", 0 0, L_0x6000001243c0;  1 drivers
v0x60000003a2e0_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x60000003a370_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x60000003a400_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f373097b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003a490_0 name=_ivl_0
o0x7f9f373097e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003a520_0 name=_ivl_4
v0x60000003a5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003a640_0 .net "dffOut", 0 0, v0x60000003a010_0;  1 drivers
v0x60000003a6d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b200 .functor MUXZ 1, o0x7f9f373097b8, v0x60000003a010_0, L_0x60000012f200, C4<>;
L_0x60000013b2a0 .functor MUXZ 1, o0x7f9f373097e8, v0x60000003a010_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f42960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f427f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000039dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000039e60_0 .net "d", 0 0, L_0x6000001243c0;  alias, 1 drivers
v0x600000039ef0_0 .net "q", 0 0, v0x60000003a010_0;  alias, 1 drivers
v0x600000039f80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003a010_0 .var "state", 0 0;
v0x60000003a0a0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f42ad0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003aac0_0 .net8 "Bitline1", 0 0, p0x7f9f37309b18;  1 drivers, strength-aware
v0x60000003ab50_0 .net8 "Bitline2", 0 0, p0x7f9f37309b48;  1 drivers, strength-aware
v0x60000003abe0_0 .net "D", 0 0, L_0x600000124460;  1 drivers
v0x60000003ac70_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x60000003ad00_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x60000003ad90_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f37309b78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003ae20_0 name=_ivl_0
o0x7f9f37309ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003aeb0_0 name=_ivl_4
v0x60000003af40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003afd0_0 .net "dffOut", 0 0, v0x60000003a9a0_0;  1 drivers
v0x60000003b060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b340 .functor MUXZ 1, o0x7f9f37309b78, v0x60000003a9a0_0, L_0x60000012f200, C4<>;
L_0x60000013b3e0 .functor MUXZ 1, o0x7f9f37309ba8, v0x60000003a9a0_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f42c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f42ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003a760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003a7f0_0 .net "d", 0 0, L_0x600000124460;  alias, 1 drivers
v0x60000003a880_0 .net "q", 0 0, v0x60000003a9a0_0;  alias, 1 drivers
v0x60000003a910_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003a9a0_0 .var "state", 0 0;
v0x60000003aa30_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f42db0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003b450_0 .net8 "Bitline1", 0 0, p0x7f9f37309ed8;  1 drivers, strength-aware
v0x60000003b4e0_0 .net8 "Bitline2", 0 0, p0x7f9f37309f08;  1 drivers, strength-aware
v0x60000003b570_0 .net "D", 0 0, L_0x600000124500;  1 drivers
v0x60000003b600_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x60000003b690_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x60000003b720_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f37309f38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003b7b0_0 name=_ivl_0
o0x7f9f37309f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000003b840_0 name=_ivl_4
v0x60000003b8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003b960_0 .net "dffOut", 0 0, v0x60000003b330_0;  1 drivers
v0x60000003b9f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b480 .functor MUXZ 1, o0x7f9f37309f38, v0x60000003b330_0, L_0x60000012f200, C4<>;
L_0x60000013b520 .functor MUXZ 1, o0x7f9f37309f68, v0x60000003b330_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f42f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f42db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003b0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003b180_0 .net "d", 0 0, L_0x600000124500;  alias, 1 drivers
v0x60000003b210_0 .net "q", 0 0, v0x60000003b330_0;  alias, 1 drivers
v0x60000003b2a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003b330_0 .var "state", 0 0;
v0x60000003b3c0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43090 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000003bde0_0 .net8 "Bitline1", 0 0, p0x7f9f3730a298;  1 drivers, strength-aware
v0x60000003be70_0 .net8 "Bitline2", 0 0, p0x7f9f3730a2c8;  1 drivers, strength-aware
v0x60000003bf00_0 .net "D", 0 0, L_0x6000001245a0;  1 drivers
v0x600000024000_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000024090_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000024120_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730a2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000241b0_0 name=_ivl_0
o0x7f9f3730a328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000024240_0 name=_ivl_4
v0x6000000242d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000024360_0 .net "dffOut", 0 0, v0x60000003bcc0_0;  1 drivers
v0x6000000243f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b5c0 .functor MUXZ 1, o0x7f9f3730a2f8, v0x60000003bcc0_0, L_0x60000012f200, C4<>;
L_0x60000013b660 .functor MUXZ 1, o0x7f9f3730a328, v0x60000003bcc0_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f43200 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f43090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000003ba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000003bb10_0 .net "d", 0 0, L_0x6000001245a0;  alias, 1 drivers
v0x60000003bba0_0 .net "q", 0 0, v0x60000003bcc0_0;  alias, 1 drivers
v0x60000003bc30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000003bcc0_0 .var "state", 0 0;
v0x60000003bd50_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43370 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000247e0_0 .net8 "Bitline1", 0 0, p0x7f9f3730a658;  1 drivers, strength-aware
v0x600000024870_0 .net8 "Bitline2", 0 0, p0x7f9f3730a688;  1 drivers, strength-aware
v0x600000024900_0 .net "D", 0 0, L_0x600000124640;  1 drivers
v0x600000024990_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000024a20_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000024ab0_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730a6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000024b40_0 name=_ivl_0
o0x7f9f3730a6e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000024bd0_0 name=_ivl_4
v0x600000024c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000024cf0_0 .net "dffOut", 0 0, v0x6000000246c0_0;  1 drivers
v0x600000024d80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b700 .functor MUXZ 1, o0x7f9f3730a6b8, v0x6000000246c0_0, L_0x60000012f200, C4<>;
L_0x60000013b7a0 .functor MUXZ 1, o0x7f9f3730a6e8, v0x6000000246c0_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f434e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f43370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000024480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000024510_0 .net "d", 0 0, L_0x600000124640;  alias, 1 drivers
v0x6000000245a0_0 .net "q", 0 0, v0x6000000246c0_0;  alias, 1 drivers
v0x600000024630_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000246c0_0 .var "state", 0 0;
v0x600000024750_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43850 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000025170_0 .net8 "Bitline1", 0 0, p0x7f9f3730aa18;  1 drivers, strength-aware
v0x600000025200_0 .net8 "Bitline2", 0 0, p0x7f9f3730aa48;  1 drivers, strength-aware
v0x600000025290_0 .net "D", 0 0, L_0x6000001246e0;  1 drivers
v0x600000025320_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000253b0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000025440_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730aa78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000254d0_0 name=_ivl_0
o0x7f9f3730aaa8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025560_0 name=_ivl_4
v0x6000000255f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000025680_0 .net "dffOut", 0 0, v0x600000025050_0;  1 drivers
v0x600000025710_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b840 .functor MUXZ 1, o0x7f9f3730aa78, v0x600000025050_0, L_0x60000012f200, C4<>;
L_0x60000013b8e0 .functor MUXZ 1, o0x7f9f3730aaa8, v0x600000025050_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f439c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f43850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000024e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000024ea0_0 .net "d", 0 0, L_0x6000001246e0;  alias, 1 drivers
v0x600000024f30_0 .net "q", 0 0, v0x600000025050_0;  alias, 1 drivers
v0x600000024fc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000025050_0 .var "state", 0 0;
v0x6000000250e0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43b30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000025b00_0 .net8 "Bitline1", 0 0, p0x7f9f3730add8;  1 drivers, strength-aware
v0x600000025b90_0 .net8 "Bitline2", 0 0, p0x7f9f3730ae08;  1 drivers, strength-aware
v0x600000025c20_0 .net "D", 0 0, L_0x600000124780;  1 drivers
v0x600000025cb0_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000025d40_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000025dd0_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730ae38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025e60_0 name=_ivl_0
o0x7f9f3730ae68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000025ef0_0 name=_ivl_4
v0x600000025f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000026010_0 .net "dffOut", 0 0, v0x6000000259e0_0;  1 drivers
v0x6000000260a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013b980 .functor MUXZ 1, o0x7f9f3730ae38, v0x6000000259e0_0, L_0x60000012f200, C4<>;
L_0x60000013ba20 .functor MUXZ 1, o0x7f9f3730ae68, v0x6000000259e0_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f43ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f43b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000257a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000025830_0 .net "d", 0 0, L_0x600000124780;  alias, 1 drivers
v0x6000000258c0_0 .net "q", 0 0, v0x6000000259e0_0;  alias, 1 drivers
v0x600000025950_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000259e0_0 .var "state", 0 0;
v0x600000025a70_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43e10 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000026490_0 .net8 "Bitline1", 0 0, p0x7f9f3730b198;  1 drivers, strength-aware
v0x600000026520_0 .net8 "Bitline2", 0 0, p0x7f9f3730b1c8;  1 drivers, strength-aware
v0x6000000265b0_0 .net "D", 0 0, L_0x600000124820;  1 drivers
v0x600000026640_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000266d0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000026760_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730b1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000267f0_0 name=_ivl_0
o0x7f9f3730b228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000026880_0 name=_ivl_4
v0x600000026910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000269a0_0 .net "dffOut", 0 0, v0x600000026370_0;  1 drivers
v0x600000026a30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013bac0 .functor MUXZ 1, o0x7f9f3730b1f8, v0x600000026370_0, L_0x60000012f200, C4<>;
L_0x60000013bb60 .functor MUXZ 1, o0x7f9f3730b228, v0x600000026370_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f43f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f43e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000026130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000261c0_0 .net "d", 0 0, L_0x600000124820;  alias, 1 drivers
v0x600000026250_0 .net "q", 0 0, v0x600000026370_0;  alias, 1 drivers
v0x6000000262e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000026370_0 .var "state", 0 0;
v0x600000026400_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f440f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000026e20_0 .net8 "Bitline1", 0 0, p0x7f9f3730b558;  1 drivers, strength-aware
v0x600000026eb0_0 .net8 "Bitline2", 0 0, p0x7f9f3730b588;  1 drivers, strength-aware
v0x600000026f40_0 .net "D", 0 0, L_0x6000001248c0;  1 drivers
v0x600000026fd0_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000027060_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x6000000270f0_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730b5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000027180_0 name=_ivl_0
o0x7f9f3730b5e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000027210_0 name=_ivl_4
v0x6000000272a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000027330_0 .net "dffOut", 0 0, v0x600000026d00_0;  1 drivers
v0x6000000273c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013bc00 .functor MUXZ 1, o0x7f9f3730b5b8, v0x600000026d00_0, L_0x60000012f200, C4<>;
L_0x60000013bca0 .functor MUXZ 1, o0x7f9f3730b5e8, v0x600000026d00_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f44260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f440f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000026ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000026b50_0 .net "d", 0 0, L_0x6000001248c0;  alias, 1 drivers
v0x600000026be0_0 .net "q", 0 0, v0x600000026d00_0;  alias, 1 drivers
v0x600000026c70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000026d00_0 .var "state", 0 0;
v0x600000026d90_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f443d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000277b0_0 .net8 "Bitline1", 0 0, p0x7f9f3730b918;  1 drivers, strength-aware
v0x600000027840_0 .net8 "Bitline2", 0 0, p0x7f9f3730b948;  1 drivers, strength-aware
v0x6000000278d0_0 .net "D", 0 0, L_0x600000124960;  1 drivers
v0x600000027960_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000279f0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000027a80_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730b978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000027b10_0 name=_ivl_0
o0x7f9f3730b9a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000027ba0_0 name=_ivl_4
v0x600000027c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000027cc0_0 .net "dffOut", 0 0, v0x600000027690_0;  1 drivers
v0x600000027d50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013bd40 .functor MUXZ 1, o0x7f9f3730b978, v0x600000027690_0, L_0x60000012f200, C4<>;
L_0x60000013bde0 .functor MUXZ 1, o0x7f9f3730b9a8, v0x600000027690_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f44540 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f443d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000027450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000274e0_0 .net "d", 0 0, L_0x600000124960;  alias, 1 drivers
v0x600000027570_0 .net "q", 0 0, v0x600000027690_0;  alias, 1 drivers
v0x600000027600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000027690_0 .var "state", 0 0;
v0x600000027720_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f446b0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000201b0_0 .net8 "Bitline1", 0 0, p0x7f9f3730bcd8;  1 drivers, strength-aware
v0x600000020240_0 .net8 "Bitline2", 0 0, p0x7f9f3730bd08;  1 drivers, strength-aware
v0x6000000202d0_0 .net "D", 0 0, L_0x600000124a00;  1 drivers
v0x600000020360_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x6000000203f0_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000020480_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730bd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020510_0 name=_ivl_0
o0x7f9f3730bd68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000205a0_0 name=_ivl_4
v0x600000020630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000206c0_0 .net "dffOut", 0 0, v0x600000020090_0;  1 drivers
v0x600000020750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000013be80 .functor MUXZ 1, o0x7f9f3730bd38, v0x600000020090_0, L_0x60000012f200, C4<>;
L_0x60000013bf20 .functor MUXZ 1, o0x7f9f3730bd68, v0x600000020090_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f44820 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f446b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000027de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000027e70_0 .net "d", 0 0, L_0x600000124a00;  alias, 1 drivers
v0x600000027f00_0 .net "q", 0 0, v0x600000020090_0;  alias, 1 drivers
v0x600000020000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000020090_0 .var "state", 0 0;
v0x600000020120_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f44990 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f40250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000020b40_0 .net8 "Bitline1", 0 0, p0x7f9f3730c098;  1 drivers, strength-aware
v0x600000020bd0_0 .net8 "Bitline2", 0 0, p0x7f9f3730c0c8;  1 drivers, strength-aware
v0x600000020c60_0 .net "D", 0 0, L_0x600000124aa0;  1 drivers
v0x600000020cf0_0 .net "ReadEnable1", 0 0, L_0x60000012f200;  alias, 1 drivers
v0x600000020d80_0 .net "ReadEnable2", 0 0, L_0x6000001283c0;  alias, 1 drivers
v0x600000020e10_0 .net "WriteEnable", 0 0, L_0x60000012e800;  alias, 1 drivers
o0x7f9f3730c0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020ea0_0 name=_ivl_0
o0x7f9f3730c128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000020f30_0 name=_ivl_4
v0x600000020fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000021050_0 .net "dffOut", 0 0, v0x600000020a20_0;  1 drivers
v0x6000000210e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124000 .functor MUXZ 1, o0x7f9f3730c0f8, v0x600000020a20_0, L_0x60000012f200, C4<>;
L_0x6000001240a0 .functor MUXZ 1, o0x7f9f3730c128, v0x600000020a20_0, L_0x6000001283c0, C4<>;
S_0x7f9f35f44b00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f44990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000207e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000020870_0 .net "d", 0 0, L_0x600000124aa0;  alias, 1 drivers
v0x600000020900_0 .net "q", 0 0, v0x600000020a20_0;  alias, 1 drivers
v0x600000020990_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000020a20_0 .var "state", 0 0;
v0x600000020ab0_0 .net "wen", 0 0, L_0x60000012e800;  alias, 1 drivers
S_0x7f9f35f43650 .scope module, "regArray[11]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x60000002afd0_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x60000002b060_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x60000002b0f0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x60000002b180_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  1 drivers
v0x60000002b210_0 .net "ReadEnable2", 0 0, L_0x600000128460;  1 drivers
v0x60000002b2a0_0 .net "WriteReg", 0 0, L_0x60000012e8a0;  1 drivers
v0x60000002b330_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002b3c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125f40 .part L_0x6000001cde00, 0, 1;
L_0x600000125fe0 .part L_0x6000001cde00, 1, 1;
L_0x600000126080 .part L_0x6000001cde00, 2, 1;
L_0x600000126120 .part L_0x6000001cde00, 3, 1;
L_0x6000001261c0 .part L_0x6000001cde00, 4, 1;
L_0x600000126260 .part L_0x6000001cde00, 5, 1;
L_0x600000126300 .part L_0x6000001cde00, 6, 1;
L_0x6000001263a0 .part L_0x6000001cde00, 7, 1;
L_0x600000126440 .part L_0x6000001cde00, 8, 1;
L_0x6000001264e0 .part L_0x6000001cde00, 9, 1;
L_0x600000126580 .part L_0x6000001cde00, 10, 1;
L_0x600000126620 .part L_0x6000001cde00, 11, 1;
L_0x6000001266c0 .part L_0x6000001cde00, 12, 1;
L_0x600000126760 .part L_0x6000001cde00, 13, 1;
L_0x600000126800 .part L_0x6000001cde00, 14, 1;
L_0x6000001268a0 .part L_0x6000001cde00, 15, 1;
p0x7f9f3730c608 .port I0x60000304e160, L_0x600000124b40;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730c608;
p0x7f9f3730ca28 .port I0x60000304e160, L_0x600000124c80;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730ca28;
p0x7f9f3730cde8 .port I0x60000304e160, L_0x600000124dc0;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730cde8;
p0x7f9f3730d1a8 .port I0x60000304e160, L_0x600000124f00;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730d1a8;
p0x7f9f3730d568 .port I0x60000304e160, L_0x600000125040;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730d568;
p0x7f9f3730d928 .port I0x60000304e160, L_0x600000125180;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730d928;
p0x7f9f3730dce8 .port I0x60000304e160, L_0x6000001252c0;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730dce8;
p0x7f9f3730e0a8 .port I0x60000304e160, L_0x600000125400;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730e0a8;
p0x7f9f3730e468 .port I0x60000304e160, L_0x600000125540;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730e468;
p0x7f9f3730e828 .port I0x60000304e160, L_0x600000125680;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730e828;
p0x7f9f3730ebe8 .port I0x60000304e160, L_0x6000001257c0;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730ebe8;
p0x7f9f3730efa8 .port I0x60000304e160, L_0x600000125900;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730efa8;
p0x7f9f3730f368 .port I0x60000304e160, L_0x600000125a40;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730f368;
p0x7f9f3730f728 .port I0x60000304e160, L_0x600000125b80;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730f728;
p0x7f9f3730fae8 .port I0x60000304e160, L_0x600000125cc0;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730fae8;
p0x7f9f3730fea8 .port I0x60000304e160, L_0x600000125e00;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3730fea8;
p0x7f9f3730c638 .port I0x600003101fe0, L_0x600000124be0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730c638;
p0x7f9f3730ca58 .port I0x600003101fe0, L_0x600000124d20;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730ca58;
p0x7f9f3730ce18 .port I0x600003101fe0, L_0x600000124e60;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730ce18;
p0x7f9f3730d1d8 .port I0x600003101fe0, L_0x600000124fa0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730d1d8;
p0x7f9f3730d598 .port I0x600003101fe0, L_0x6000001250e0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730d598;
p0x7f9f3730d958 .port I0x600003101fe0, L_0x600000125220;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730d958;
p0x7f9f3730dd18 .port I0x600003101fe0, L_0x600000125360;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730dd18;
p0x7f9f3730e0d8 .port I0x600003101fe0, L_0x6000001254a0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730e0d8;
p0x7f9f3730e498 .port I0x600003101fe0, L_0x6000001255e0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730e498;
p0x7f9f3730e858 .port I0x600003101fe0, L_0x600000125720;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730e858;
p0x7f9f3730ec18 .port I0x600003101fe0, L_0x600000125860;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730ec18;
p0x7f9f3730efd8 .port I0x600003101fe0, L_0x6000001259a0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730efd8;
p0x7f9f3730f398 .port I0x600003101fe0, L_0x600000125ae0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730f398;
p0x7f9f3730f758 .port I0x600003101fe0, L_0x600000125c20;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730f758;
p0x7f9f3730fb18 .port I0x600003101fe0, L_0x600000125d60;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730fb18;
p0x7f9f3730fed8 .port I0x600003101fe0, L_0x600000125ea0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3730fed8;
S_0x7f9f35f45070 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000021950_0 .net8 "Bitline1", 0 0, p0x7f9f3730c608;  1 drivers, strength-aware
v0x6000000219e0_0 .net8 "Bitline2", 0 0, p0x7f9f3730c638;  1 drivers, strength-aware
v0x600000021a70_0 .net "D", 0 0, L_0x600000125f40;  1 drivers
v0x600000021b00_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000021b90_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600000021c20_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730c6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000021cb0_0 name=_ivl_0
o0x7f9f3730c6f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000021d40_0 name=_ivl_4
v0x600000021dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000021e60_0 .net "dffOut", 0 0, v0x600000021830_0;  1 drivers
v0x600000021ef0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124b40 .functor MUXZ 1, o0x7f9f3730c6c8, v0x600000021830_0, L_0x60000012f2a0, C4<>;
L_0x600000124be0 .functor MUXZ 1, o0x7f9f3730c6f8, v0x600000021830_0, L_0x600000128460, C4<>;
S_0x7f9f35f451e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000215f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000021680_0 .net "d", 0 0, L_0x600000125f40;  alias, 1 drivers
v0x600000021710_0 .net "q", 0 0, v0x600000021830_0;  alias, 1 drivers
v0x6000000217a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000021830_0 .var "state", 0 0;
v0x6000000218c0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f45350 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000222e0_0 .net8 "Bitline1", 0 0, p0x7f9f3730ca28;  1 drivers, strength-aware
v0x600000022370_0 .net8 "Bitline2", 0 0, p0x7f9f3730ca58;  1 drivers, strength-aware
v0x600000022400_0 .net "D", 0 0, L_0x600000125fe0;  1 drivers
v0x600000022490_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000022520_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x6000000225b0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730ca88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000022640_0 name=_ivl_0
o0x7f9f3730cab8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000226d0_0 name=_ivl_4
v0x600000022760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000227f0_0 .net "dffOut", 0 0, v0x6000000221c0_0;  1 drivers
v0x600000022880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124c80 .functor MUXZ 1, o0x7f9f3730ca88, v0x6000000221c0_0, L_0x60000012f2a0, C4<>;
L_0x600000124d20 .functor MUXZ 1, o0x7f9f3730cab8, v0x6000000221c0_0, L_0x600000128460, C4<>;
S_0x7f9f35f454c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000021f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000022010_0 .net "d", 0 0, L_0x600000125fe0;  alias, 1 drivers
v0x6000000220a0_0 .net "q", 0 0, v0x6000000221c0_0;  alias, 1 drivers
v0x600000022130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000221c0_0 .var "state", 0 0;
v0x600000022250_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f45630 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000022c70_0 .net8 "Bitline1", 0 0, p0x7f9f3730cde8;  1 drivers, strength-aware
v0x600000022d00_0 .net8 "Bitline2", 0 0, p0x7f9f3730ce18;  1 drivers, strength-aware
v0x600000022d90_0 .net "D", 0 0, L_0x600000126080;  1 drivers
v0x600000022e20_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000022eb0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600000022f40_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730ce48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000022fd0_0 name=_ivl_0
o0x7f9f3730ce78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000023060_0 name=_ivl_4
v0x6000000230f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000023180_0 .net "dffOut", 0 0, v0x600000022b50_0;  1 drivers
v0x600000023210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124dc0 .functor MUXZ 1, o0x7f9f3730ce48, v0x600000022b50_0, L_0x60000012f2a0, C4<>;
L_0x600000124e60 .functor MUXZ 1, o0x7f9f3730ce78, v0x600000022b50_0, L_0x600000128460, C4<>;
S_0x7f9f35f457a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000022910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000229a0_0 .net "d", 0 0, L_0x600000126080;  alias, 1 drivers
v0x600000022a30_0 .net "q", 0 0, v0x600000022b50_0;  alias, 1 drivers
v0x600000022ac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000022b50_0 .var "state", 0 0;
v0x600000022be0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f45910 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000023600_0 .net8 "Bitline1", 0 0, p0x7f9f3730d1a8;  1 drivers, strength-aware
v0x600000023690_0 .net8 "Bitline2", 0 0, p0x7f9f3730d1d8;  1 drivers, strength-aware
v0x600000023720_0 .net "D", 0 0, L_0x600000126120;  1 drivers
v0x6000000237b0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000023840_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x6000000238d0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730d208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000023960_0 name=_ivl_0
o0x7f9f3730d238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000239f0_0 name=_ivl_4
v0x600000023a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000023b10_0 .net "dffOut", 0 0, v0x6000000234e0_0;  1 drivers
v0x600000023ba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000124f00 .functor MUXZ 1, o0x7f9f3730d208, v0x6000000234e0_0, L_0x60000012f2a0, C4<>;
L_0x600000124fa0 .functor MUXZ 1, o0x7f9f3730d238, v0x6000000234e0_0, L_0x600000128460, C4<>;
S_0x7f9f35f45a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000232a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000023330_0 .net "d", 0 0, L_0x600000126120;  alias, 1 drivers
v0x6000000233c0_0 .net "q", 0 0, v0x6000000234e0_0;  alias, 1 drivers
v0x600000023450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000234e0_0 .var "state", 0 0;
v0x600000023570_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f45bf0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002c000_0 .net8 "Bitline1", 0 0, p0x7f9f3730d568;  1 drivers, strength-aware
v0x60000002c090_0 .net8 "Bitline2", 0 0, p0x7f9f3730d598;  1 drivers, strength-aware
v0x60000002c120_0 .net "D", 0 0, L_0x6000001261c0;  1 drivers
v0x60000002c1b0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002c240_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002c2d0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730d5c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002c360_0 name=_ivl_0
o0x7f9f3730d5f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002c3f0_0 name=_ivl_4
v0x60000002c480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002c510_0 .net "dffOut", 0 0, v0x600000023e70_0;  1 drivers
v0x60000002c5a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125040 .functor MUXZ 1, o0x7f9f3730d5c8, v0x600000023e70_0, L_0x60000012f2a0, C4<>;
L_0x6000001250e0 .functor MUXZ 1, o0x7f9f3730d5f8, v0x600000023e70_0, L_0x600000128460, C4<>;
S_0x7f9f35f45d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000023c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000023cc0_0 .net "d", 0 0, L_0x6000001261c0;  alias, 1 drivers
v0x600000023d50_0 .net "q", 0 0, v0x600000023e70_0;  alias, 1 drivers
v0x600000023de0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000023e70_0 .var "state", 0 0;
v0x600000023f00_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f45ed0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002c990_0 .net8 "Bitline1", 0 0, p0x7f9f3730d928;  1 drivers, strength-aware
v0x60000002ca20_0 .net8 "Bitline2", 0 0, p0x7f9f3730d958;  1 drivers, strength-aware
v0x60000002cab0_0 .net "D", 0 0, L_0x600000126260;  1 drivers
v0x60000002cb40_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002cbd0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002cc60_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730d988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002ccf0_0 name=_ivl_0
o0x7f9f3730d9b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002cd80_0 name=_ivl_4
v0x60000002ce10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002cea0_0 .net "dffOut", 0 0, v0x60000002c870_0;  1 drivers
v0x60000002cf30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125180 .functor MUXZ 1, o0x7f9f3730d988, v0x60000002c870_0, L_0x60000012f2a0, C4<>;
L_0x600000125220 .functor MUXZ 1, o0x7f9f3730d9b8, v0x60000002c870_0, L_0x600000128460, C4<>;
S_0x7f9f35f46040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f45ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002c630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002c6c0_0 .net "d", 0 0, L_0x600000126260;  alias, 1 drivers
v0x60000002c750_0 .net "q", 0 0, v0x60000002c870_0;  alias, 1 drivers
v0x60000002c7e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002c870_0 .var "state", 0 0;
v0x60000002c900_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f461b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002d320_0 .net8 "Bitline1", 0 0, p0x7f9f3730dce8;  1 drivers, strength-aware
v0x60000002d3b0_0 .net8 "Bitline2", 0 0, p0x7f9f3730dd18;  1 drivers, strength-aware
v0x60000002d440_0 .net "D", 0 0, L_0x600000126300;  1 drivers
v0x60000002d4d0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002d560_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002d5f0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730dd48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002d680_0 name=_ivl_0
o0x7f9f3730dd78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002d710_0 name=_ivl_4
v0x60000002d7a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002d830_0 .net "dffOut", 0 0, v0x60000002d200_0;  1 drivers
v0x60000002d8c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001252c0 .functor MUXZ 1, o0x7f9f3730dd48, v0x60000002d200_0, L_0x60000012f2a0, C4<>;
L_0x600000125360 .functor MUXZ 1, o0x7f9f3730dd78, v0x60000002d200_0, L_0x600000128460, C4<>;
S_0x7f9f35f46320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f461b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002cfc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002d050_0 .net "d", 0 0, L_0x600000126300;  alias, 1 drivers
v0x60000002d0e0_0 .net "q", 0 0, v0x60000002d200_0;  alias, 1 drivers
v0x60000002d170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002d200_0 .var "state", 0 0;
v0x60000002d290_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f46490 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002dcb0_0 .net8 "Bitline1", 0 0, p0x7f9f3730e0a8;  1 drivers, strength-aware
v0x60000002dd40_0 .net8 "Bitline2", 0 0, p0x7f9f3730e0d8;  1 drivers, strength-aware
v0x60000002ddd0_0 .net "D", 0 0, L_0x6000001263a0;  1 drivers
v0x60000002de60_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002def0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002df80_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730e108 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e010_0 name=_ivl_0
o0x7f9f3730e138 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e0a0_0 name=_ivl_4
v0x60000002e130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002e1c0_0 .net "dffOut", 0 0, v0x60000002db90_0;  1 drivers
v0x60000002e250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125400 .functor MUXZ 1, o0x7f9f3730e108, v0x60000002db90_0, L_0x60000012f2a0, C4<>;
L_0x6000001254a0 .functor MUXZ 1, o0x7f9f3730e138, v0x60000002db90_0, L_0x600000128460, C4<>;
S_0x7f9f35f46600 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f46490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002d950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002d9e0_0 .net "d", 0 0, L_0x6000001263a0;  alias, 1 drivers
v0x60000002da70_0 .net "q", 0 0, v0x60000002db90_0;  alias, 1 drivers
v0x60000002db00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002db90_0 .var "state", 0 0;
v0x60000002dc20_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f46770 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002e640_0 .net8 "Bitline1", 0 0, p0x7f9f3730e468;  1 drivers, strength-aware
v0x60000002e6d0_0 .net8 "Bitline2", 0 0, p0x7f9f3730e498;  1 drivers, strength-aware
v0x60000002e760_0 .net "D", 0 0, L_0x600000126440;  1 drivers
v0x60000002e7f0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002e880_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002e910_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730e4c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002e9a0_0 name=_ivl_0
o0x7f9f3730e4f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002ea30_0 name=_ivl_4
v0x60000002eac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002eb50_0 .net "dffOut", 0 0, v0x60000002e520_0;  1 drivers
v0x60000002ebe0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125540 .functor MUXZ 1, o0x7f9f3730e4c8, v0x60000002e520_0, L_0x60000012f2a0, C4<>;
L_0x6000001255e0 .functor MUXZ 1, o0x7f9f3730e4f8, v0x60000002e520_0, L_0x600000128460, C4<>;
S_0x7f9f35f468e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f46770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002e2e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002e370_0 .net "d", 0 0, L_0x600000126440;  alias, 1 drivers
v0x60000002e400_0 .net "q", 0 0, v0x60000002e520_0;  alias, 1 drivers
v0x60000002e490_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002e520_0 .var "state", 0 0;
v0x60000002e5b0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f46c50 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002efd0_0 .net8 "Bitline1", 0 0, p0x7f9f3730e828;  1 drivers, strength-aware
v0x60000002f060_0 .net8 "Bitline2", 0 0, p0x7f9f3730e858;  1 drivers, strength-aware
v0x60000002f0f0_0 .net "D", 0 0, L_0x6000001264e0;  1 drivers
v0x60000002f180_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002f210_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002f2a0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730e888 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002f330_0 name=_ivl_0
o0x7f9f3730e8b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002f3c0_0 name=_ivl_4
v0x60000002f450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002f4e0_0 .net "dffOut", 0 0, v0x60000002eeb0_0;  1 drivers
v0x60000002f570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125680 .functor MUXZ 1, o0x7f9f3730e888, v0x60000002eeb0_0, L_0x60000012f2a0, C4<>;
L_0x600000125720 .functor MUXZ 1, o0x7f9f3730e8b8, v0x60000002eeb0_0, L_0x600000128460, C4<>;
S_0x7f9f35f46dc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f46c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002ec70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002ed00_0 .net "d", 0 0, L_0x6000001264e0;  alias, 1 drivers
v0x60000002ed90_0 .net "q", 0 0, v0x60000002eeb0_0;  alias, 1 drivers
v0x60000002ee20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002eeb0_0 .var "state", 0 0;
v0x60000002ef40_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f46f30 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002f960_0 .net8 "Bitline1", 0 0, p0x7f9f3730ebe8;  1 drivers, strength-aware
v0x60000002f9f0_0 .net8 "Bitline2", 0 0, p0x7f9f3730ec18;  1 drivers, strength-aware
v0x60000002fa80_0 .net "D", 0 0, L_0x600000126580;  1 drivers
v0x60000002fb10_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002fba0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002fc30_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730ec48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002fcc0_0 name=_ivl_0
o0x7f9f3730ec78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002fd50_0 name=_ivl_4
v0x60000002fde0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002fe70_0 .net "dffOut", 0 0, v0x60000002f840_0;  1 drivers
v0x60000002ff00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001257c0 .functor MUXZ 1, o0x7f9f3730ec48, v0x60000002f840_0, L_0x60000012f2a0, C4<>;
L_0x600000125860 .functor MUXZ 1, o0x7f9f3730ec78, v0x60000002f840_0, L_0x600000128460, C4<>;
S_0x7f9f35f470a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f46f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002f600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002f690_0 .net "d", 0 0, L_0x600000126580;  alias, 1 drivers
v0x60000002f720_0 .net "q", 0 0, v0x60000002f840_0;  alias, 1 drivers
v0x60000002f7b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002f840_0 .var "state", 0 0;
v0x60000002f8d0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f47210 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000028360_0 .net8 "Bitline1", 0 0, p0x7f9f3730efa8;  1 drivers, strength-aware
v0x6000000283f0_0 .net8 "Bitline2", 0 0, p0x7f9f3730efd8;  1 drivers, strength-aware
v0x600000028480_0 .net "D", 0 0, L_0x600000126620;  1 drivers
v0x600000028510_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x6000000285a0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600000028630_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730f008 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000286c0_0 name=_ivl_0
o0x7f9f3730f038 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000028750_0 name=_ivl_4
v0x6000000287e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000028870_0 .net "dffOut", 0 0, v0x600000028240_0;  1 drivers
v0x600000028900_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125900 .functor MUXZ 1, o0x7f9f3730f008, v0x600000028240_0, L_0x60000012f2a0, C4<>;
L_0x6000001259a0 .functor MUXZ 1, o0x7f9f3730f038, v0x600000028240_0, L_0x600000128460, C4<>;
S_0x7f9f35f47380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f47210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000028000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000028090_0 .net "d", 0 0, L_0x600000126620;  alias, 1 drivers
v0x600000028120_0 .net "q", 0 0, v0x600000028240_0;  alias, 1 drivers
v0x6000000281b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000028240_0 .var "state", 0 0;
v0x6000000282d0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f474f0 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000028cf0_0 .net8 "Bitline1", 0 0, p0x7f9f3730f368;  1 drivers, strength-aware
v0x600000028d80_0 .net8 "Bitline2", 0 0, p0x7f9f3730f398;  1 drivers, strength-aware
v0x600000028e10_0 .net "D", 0 0, L_0x6000001266c0;  1 drivers
v0x600000028ea0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x600000028f30_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600000028fc0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730f3c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000029050_0 name=_ivl_0
o0x7f9f3730f3f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000290e0_0 name=_ivl_4
v0x600000029170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000029200_0 .net "dffOut", 0 0, v0x600000028bd0_0;  1 drivers
v0x600000029290_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125a40 .functor MUXZ 1, o0x7f9f3730f3c8, v0x600000028bd0_0, L_0x60000012f2a0, C4<>;
L_0x600000125ae0 .functor MUXZ 1, o0x7f9f3730f3f8, v0x600000028bd0_0, L_0x600000128460, C4<>;
S_0x7f9f35f47660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f474f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000028990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000028a20_0 .net "d", 0 0, L_0x6000001266c0;  alias, 1 drivers
v0x600000028ab0_0 .net "q", 0 0, v0x600000028bd0_0;  alias, 1 drivers
v0x600000028b40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000028bd0_0 .var "state", 0 0;
v0x600000028c60_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f477d0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x600000029680_0 .net8 "Bitline1", 0 0, p0x7f9f3730f728;  1 drivers, strength-aware
v0x600000029710_0 .net8 "Bitline2", 0 0, p0x7f9f3730f758;  1 drivers, strength-aware
v0x6000000297a0_0 .net "D", 0 0, L_0x600000126760;  1 drivers
v0x600000029830_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x6000000298c0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600000029950_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730f788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000299e0_0 name=_ivl_0
o0x7f9f3730f7b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x600000029a70_0 name=_ivl_4
v0x600000029b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000029b90_0 .net "dffOut", 0 0, v0x600000029560_0;  1 drivers
v0x600000029c20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125b80 .functor MUXZ 1, o0x7f9f3730f788, v0x600000029560_0, L_0x60000012f2a0, C4<>;
L_0x600000125c20 .functor MUXZ 1, o0x7f9f3730f7b8, v0x600000029560_0, L_0x600000128460, C4<>;
S_0x7f9f35f47940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f477d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000029320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000293b0_0 .net "d", 0 0, L_0x600000126760;  alias, 1 drivers
v0x600000029440_0 .net "q", 0 0, v0x600000029560_0;  alias, 1 drivers
v0x6000000294d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000029560_0 .var "state", 0 0;
v0x6000000295f0_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f47ab0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002a010_0 .net8 "Bitline1", 0 0, p0x7f9f3730fae8;  1 drivers, strength-aware
v0x60000002a0a0_0 .net8 "Bitline2", 0 0, p0x7f9f3730fb18;  1 drivers, strength-aware
v0x60000002a130_0 .net "D", 0 0, L_0x600000126800;  1 drivers
v0x60000002a1c0_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002a250_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002a2e0_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730fb48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a370_0 name=_ivl_0
o0x7f9f3730fb78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002a400_0 name=_ivl_4
v0x60000002a490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002a520_0 .net "dffOut", 0 0, v0x600000029ef0_0;  1 drivers
v0x60000002a5b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125cc0 .functor MUXZ 1, o0x7f9f3730fb48, v0x600000029ef0_0, L_0x60000012f2a0, C4<>;
L_0x600000125d60 .functor MUXZ 1, o0x7f9f3730fb78, v0x600000029ef0_0, L_0x600000128460, C4<>;
S_0x7f9f35f47c20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f47ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x600000029cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x600000029d40_0 .net "d", 0 0, L_0x600000126800;  alias, 1 drivers
v0x600000029dd0_0 .net "q", 0 0, v0x600000029ef0_0;  alias, 1 drivers
v0x600000029e60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x600000029ef0_0 .var "state", 0 0;
v0x600000029f80_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f47d90 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f43650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002a9a0_0 .net8 "Bitline1", 0 0, p0x7f9f3730fea8;  1 drivers, strength-aware
v0x60000002aa30_0 .net8 "Bitline2", 0 0, p0x7f9f3730fed8;  1 drivers, strength-aware
v0x60000002aac0_0 .net "D", 0 0, L_0x6000001268a0;  1 drivers
v0x60000002ab50_0 .net "ReadEnable1", 0 0, L_0x60000012f2a0;  alias, 1 drivers
v0x60000002abe0_0 .net "ReadEnable2", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000002ac70_0 .net "WriteEnable", 0 0, L_0x60000012e8a0;  alias, 1 drivers
o0x7f9f3730ff08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002ad00_0 name=_ivl_0
o0x7f9f3730ff38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002ad90_0 name=_ivl_4
v0x60000002ae20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002aeb0_0 .net "dffOut", 0 0, v0x60000002a880_0;  1 drivers
v0x60000002af40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000125e00 .functor MUXZ 1, o0x7f9f3730ff08, v0x60000002a880_0, L_0x60000012f2a0, C4<>;
L_0x600000125ea0 .functor MUXZ 1, o0x7f9f3730ff38, v0x60000002a880_0, L_0x600000128460, C4<>;
S_0x7f9f35f47f00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f47d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002a640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002a6d0_0 .net "d", 0 0, L_0x6000001268a0;  alias, 1 drivers
v0x60000002a760_0 .net "q", 0 0, v0x60000002a880_0;  alias, 1 drivers
v0x60000002a7f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002a880_0 .var "state", 0 0;
v0x60000002a910_0 .net "wen", 0 0, L_0x60000012e8a0;  alias, 1 drivers
S_0x7f9f35f46a50 .scope module, "regArray[12]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000de760_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000de7f0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000de880_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000de910_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  1 drivers
v0x6000000de9a0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  1 drivers
v0x6000000dea30_0 .net "WriteReg", 0 0, L_0x60000012e940;  1 drivers
v0x6000000deac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000deb50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127d40 .part L_0x6000001cde00, 0, 1;
L_0x600000127de0 .part L_0x6000001cde00, 1, 1;
L_0x600000127e80 .part L_0x6000001cde00, 2, 1;
L_0x600000127f20 .part L_0x6000001cde00, 3, 1;
L_0x600000120000 .part L_0x6000001cde00, 4, 1;
L_0x6000001200a0 .part L_0x6000001cde00, 5, 1;
L_0x600000120140 .part L_0x6000001cde00, 6, 1;
L_0x6000001201e0 .part L_0x6000001cde00, 7, 1;
L_0x600000120280 .part L_0x6000001cde00, 8, 1;
L_0x600000120320 .part L_0x6000001cde00, 9, 1;
L_0x6000001203c0 .part L_0x6000001cde00, 10, 1;
L_0x600000120460 .part L_0x6000001cde00, 11, 1;
L_0x600000120500 .part L_0x6000001cde00, 12, 1;
L_0x6000001205a0 .part L_0x6000001cde00, 13, 1;
L_0x600000120640 .part L_0x6000001cde00, 14, 1;
L_0x6000001206e0 .part L_0x6000001cde00, 15, 1;
p0x7f9f37310418 .port I0x60000304e160, L_0x600000126940;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37310418;
p0x7f9f37310838 .port I0x60000304e160, L_0x600000126a80;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37310838;
p0x7f9f37310bf8 .port I0x60000304e160, L_0x600000126bc0;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37310bf8;
p0x7f9f37310fb8 .port I0x60000304e160, L_0x600000126d00;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37310fb8;
p0x7f9f37311378 .port I0x60000304e160, L_0x600000126e40;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37311378;
p0x7f9f37311738 .port I0x60000304e160, L_0x600000126f80;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37311738;
p0x7f9f37311af8 .port I0x60000304e160, L_0x6000001270c0;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37311af8;
p0x7f9f37311eb8 .port I0x60000304e160, L_0x600000127200;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37311eb8;
p0x7f9f37312278 .port I0x60000304e160, L_0x600000127340;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37312278;
p0x7f9f37312638 .port I0x60000304e160, L_0x600000127480;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37312638;
p0x7f9f373129f8 .port I0x60000304e160, L_0x6000001275c0;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373129f8;
p0x7f9f37312db8 .port I0x60000304e160, L_0x600000127700;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37312db8;
p0x7f9f37313178 .port I0x60000304e160, L_0x600000127840;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37313178;
p0x7f9f37313538 .port I0x60000304e160, L_0x600000127980;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37313538;
p0x7f9f373138f8 .port I0x60000304e160, L_0x600000127ac0;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f373138f8;
p0x7f9f37313cb8 .port I0x60000304e160, L_0x600000127c00;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37313cb8;
p0x7f9f37310448 .port I0x600003101fe0, L_0x6000001269e0;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37310448;
p0x7f9f37310868 .port I0x600003101fe0, L_0x600000126b20;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37310868;
p0x7f9f37310c28 .port I0x600003101fe0, L_0x600000126c60;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37310c28;
p0x7f9f37310fe8 .port I0x600003101fe0, L_0x600000126da0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37310fe8;
p0x7f9f373113a8 .port I0x600003101fe0, L_0x600000126ee0;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373113a8;
p0x7f9f37311768 .port I0x600003101fe0, L_0x600000127020;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37311768;
p0x7f9f37311b28 .port I0x600003101fe0, L_0x600000127160;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37311b28;
p0x7f9f37311ee8 .port I0x600003101fe0, L_0x6000001272a0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37311ee8;
p0x7f9f373122a8 .port I0x600003101fe0, L_0x6000001273e0;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373122a8;
p0x7f9f37312668 .port I0x600003101fe0, L_0x600000127520;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37312668;
p0x7f9f37312a28 .port I0x600003101fe0, L_0x600000127660;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37312a28;
p0x7f9f37312de8 .port I0x600003101fe0, L_0x6000001277a0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37312de8;
p0x7f9f373131a8 .port I0x600003101fe0, L_0x6000001278e0;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373131a8;
p0x7f9f37313568 .port I0x600003101fe0, L_0x600000127a20;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37313568;
p0x7f9f37313928 .port I0x600003101fe0, L_0x600000127b60;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37313928;
p0x7f9f37313ce8 .port I0x600003101fe0, L_0x600000127ca0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37313ce8;
S_0x7f9f35f48470 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000002b7b0_0 .net8 "Bitline1", 0 0, p0x7f9f37310418;  1 drivers, strength-aware
v0x60000002b840_0 .net8 "Bitline2", 0 0, p0x7f9f37310448;  1 drivers, strength-aware
v0x60000002b8d0_0 .net "D", 0 0, L_0x600000127d40;  1 drivers
v0x60000002b960_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x60000002b9f0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x60000002ba80_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f373104d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002bb10_0 name=_ivl_0
o0x7f9f37310508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000002bba0_0 name=_ivl_4
v0x60000002bc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002bcc0_0 .net "dffOut", 0 0, v0x60000002b690_0;  1 drivers
v0x60000002bd50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126940 .functor MUXZ 1, o0x7f9f373104d8, v0x60000002b690_0, L_0x60000012f340, C4<>;
L_0x6000001269e0 .functor MUXZ 1, o0x7f9f37310508, v0x60000002b690_0, L_0x600000128500, C4<>;
S_0x7f9f35f485e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f48470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002b450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002b4e0_0 .net "d", 0 0, L_0x600000127d40;  alias, 1 drivers
v0x60000002b570_0 .net "q", 0 0, v0x60000002b690_0;  alias, 1 drivers
v0x60000002b600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000002b690_0 .var "state", 0 0;
v0x60000002b720_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f48750 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d41b0_0 .net8 "Bitline1", 0 0, p0x7f9f37310838;  1 drivers, strength-aware
v0x6000000d4240_0 .net8 "Bitline2", 0 0, p0x7f9f37310868;  1 drivers, strength-aware
v0x6000000d42d0_0 .net "D", 0 0, L_0x600000127de0;  1 drivers
v0x6000000d4360_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d43f0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d4480_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37310898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4510_0 name=_ivl_0
o0x7f9f373108c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d45a0_0 name=_ivl_4
v0x6000000d4630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d46c0_0 .net "dffOut", 0 0, v0x6000000d4090_0;  1 drivers
v0x6000000d4750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126a80 .functor MUXZ 1, o0x7f9f37310898, v0x6000000d4090_0, L_0x60000012f340, C4<>;
L_0x600000126b20 .functor MUXZ 1, o0x7f9f373108c8, v0x6000000d4090_0, L_0x600000128500, C4<>;
S_0x7f9f35f488c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f48750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000002bde0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000002be70_0 .net "d", 0 0, L_0x600000127de0;  alias, 1 drivers
v0x60000002bf00_0 .net "q", 0 0, v0x6000000d4090_0;  alias, 1 drivers
v0x6000000d4000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d4090_0 .var "state", 0 0;
v0x6000000d4120_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f48a30 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d4b40_0 .net8 "Bitline1", 0 0, p0x7f9f37310bf8;  1 drivers, strength-aware
v0x6000000d4bd0_0 .net8 "Bitline2", 0 0, p0x7f9f37310c28;  1 drivers, strength-aware
v0x6000000d4c60_0 .net "D", 0 0, L_0x600000127e80;  1 drivers
v0x6000000d4cf0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d4d80_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d4e10_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37310c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4ea0_0 name=_ivl_0
o0x7f9f37310c88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d4f30_0 name=_ivl_4
v0x6000000d4fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d5050_0 .net "dffOut", 0 0, v0x6000000d4a20_0;  1 drivers
v0x6000000d50e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126bc0 .functor MUXZ 1, o0x7f9f37310c58, v0x6000000d4a20_0, L_0x60000012f340, C4<>;
L_0x600000126c60 .functor MUXZ 1, o0x7f9f37310c88, v0x6000000d4a20_0, L_0x600000128500, C4<>;
S_0x7f9f35f48ba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f48a30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d47e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d4870_0 .net "d", 0 0, L_0x600000127e80;  alias, 1 drivers
v0x6000000d4900_0 .net "q", 0 0, v0x6000000d4a20_0;  alias, 1 drivers
v0x6000000d4990_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d4a20_0 .var "state", 0 0;
v0x6000000d4ab0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f48d10 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d54d0_0 .net8 "Bitline1", 0 0, p0x7f9f37310fb8;  1 drivers, strength-aware
v0x6000000d5560_0 .net8 "Bitline2", 0 0, p0x7f9f37310fe8;  1 drivers, strength-aware
v0x6000000d55f0_0 .net "D", 0 0, L_0x600000127f20;  1 drivers
v0x6000000d5680_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d5710_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d57a0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37311018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d5830_0 name=_ivl_0
o0x7f9f37311048 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d58c0_0 name=_ivl_4
v0x6000000d5950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d59e0_0 .net "dffOut", 0 0, v0x6000000d53b0_0;  1 drivers
v0x6000000d5a70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126d00 .functor MUXZ 1, o0x7f9f37311018, v0x6000000d53b0_0, L_0x60000012f340, C4<>;
L_0x600000126da0 .functor MUXZ 1, o0x7f9f37311048, v0x6000000d53b0_0, L_0x600000128500, C4<>;
S_0x7f9f35f48e80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f48d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d5170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d5200_0 .net "d", 0 0, L_0x600000127f20;  alias, 1 drivers
v0x6000000d5290_0 .net "q", 0 0, v0x6000000d53b0_0;  alias, 1 drivers
v0x6000000d5320_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d53b0_0 .var "state", 0 0;
v0x6000000d5440_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f48ff0 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d5e60_0 .net8 "Bitline1", 0 0, p0x7f9f37311378;  1 drivers, strength-aware
v0x6000000d5ef0_0 .net8 "Bitline2", 0 0, p0x7f9f373113a8;  1 drivers, strength-aware
v0x6000000d5f80_0 .net "D", 0 0, L_0x600000120000;  1 drivers
v0x6000000d6010_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d60a0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d6130_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f373113d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d61c0_0 name=_ivl_0
o0x7f9f37311408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d6250_0 name=_ivl_4
v0x6000000d62e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d6370_0 .net "dffOut", 0 0, v0x6000000d5d40_0;  1 drivers
v0x6000000d6400_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126e40 .functor MUXZ 1, o0x7f9f373113d8, v0x6000000d5d40_0, L_0x60000012f340, C4<>;
L_0x600000126ee0 .functor MUXZ 1, o0x7f9f37311408, v0x6000000d5d40_0, L_0x600000128500, C4<>;
S_0x7f9f35f49160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f48ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d5b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d5b90_0 .net "d", 0 0, L_0x600000120000;  alias, 1 drivers
v0x6000000d5c20_0 .net "q", 0 0, v0x6000000d5d40_0;  alias, 1 drivers
v0x6000000d5cb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d5d40_0 .var "state", 0 0;
v0x6000000d5dd0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f492d0 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d67f0_0 .net8 "Bitline1", 0 0, p0x7f9f37311738;  1 drivers, strength-aware
v0x6000000d6880_0 .net8 "Bitline2", 0 0, p0x7f9f37311768;  1 drivers, strength-aware
v0x6000000d6910_0 .net "D", 0 0, L_0x6000001200a0;  1 drivers
v0x6000000d69a0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d6a30_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d6ac0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37311798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d6b50_0 name=_ivl_0
o0x7f9f373117c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d6be0_0 name=_ivl_4
v0x6000000d6c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d6d00_0 .net "dffOut", 0 0, v0x6000000d66d0_0;  1 drivers
v0x6000000d6d90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000126f80 .functor MUXZ 1, o0x7f9f37311798, v0x6000000d66d0_0, L_0x60000012f340, C4<>;
L_0x600000127020 .functor MUXZ 1, o0x7f9f373117c8, v0x6000000d66d0_0, L_0x600000128500, C4<>;
S_0x7f9f35f49440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f492d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d6490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d6520_0 .net "d", 0 0, L_0x6000001200a0;  alias, 1 drivers
v0x6000000d65b0_0 .net "q", 0 0, v0x6000000d66d0_0;  alias, 1 drivers
v0x6000000d6640_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d66d0_0 .var "state", 0 0;
v0x6000000d6760_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f495b0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d7180_0 .net8 "Bitline1", 0 0, p0x7f9f37311af8;  1 drivers, strength-aware
v0x6000000d7210_0 .net8 "Bitline2", 0 0, p0x7f9f37311b28;  1 drivers, strength-aware
v0x6000000d72a0_0 .net "D", 0 0, L_0x600000120140;  1 drivers
v0x6000000d7330_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d73c0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d7450_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37311b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d74e0_0 name=_ivl_0
o0x7f9f37311b88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7570_0 name=_ivl_4
v0x6000000d7600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d7690_0 .net "dffOut", 0 0, v0x6000000d7060_0;  1 drivers
v0x6000000d7720_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001270c0 .functor MUXZ 1, o0x7f9f37311b58, v0x6000000d7060_0, L_0x60000012f340, C4<>;
L_0x600000127160 .functor MUXZ 1, o0x7f9f37311b88, v0x6000000d7060_0, L_0x600000128500, C4<>;
S_0x7f9f35f49720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f495b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d6e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d6eb0_0 .net "d", 0 0, L_0x600000120140;  alias, 1 drivers
v0x6000000d6f40_0 .net "q", 0 0, v0x6000000d7060_0;  alias, 1 drivers
v0x6000000d6fd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d7060_0 .var "state", 0 0;
v0x6000000d70f0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f49890 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d7b10_0 .net8 "Bitline1", 0 0, p0x7f9f37311eb8;  1 drivers, strength-aware
v0x6000000d7ba0_0 .net8 "Bitline2", 0 0, p0x7f9f37311ee8;  1 drivers, strength-aware
v0x6000000d7c30_0 .net "D", 0 0, L_0x6000001201e0;  1 drivers
v0x6000000d7cc0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d7d50_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d7de0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37311f18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7e70_0 name=_ivl_0
o0x7f9f37311f48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d7f00_0 name=_ivl_4
v0x6000000d0000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d0090_0 .net "dffOut", 0 0, v0x6000000d79f0_0;  1 drivers
v0x6000000d0120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127200 .functor MUXZ 1, o0x7f9f37311f18, v0x6000000d79f0_0, L_0x60000012f340, C4<>;
L_0x6000001272a0 .functor MUXZ 1, o0x7f9f37311f48, v0x6000000d79f0_0, L_0x600000128500, C4<>;
S_0x7f9f35f49a00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f49890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d77b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d7840_0 .net "d", 0 0, L_0x6000001201e0;  alias, 1 drivers
v0x6000000d78d0_0 .net "q", 0 0, v0x6000000d79f0_0;  alias, 1 drivers
v0x6000000d7960_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d79f0_0 .var "state", 0 0;
v0x6000000d7a80_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f49b70 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d0510_0 .net8 "Bitline1", 0 0, p0x7f9f37312278;  1 drivers, strength-aware
v0x6000000d05a0_0 .net8 "Bitline2", 0 0, p0x7f9f373122a8;  1 drivers, strength-aware
v0x6000000d0630_0 .net "D", 0 0, L_0x600000120280;  1 drivers
v0x6000000d06c0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d0750_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d07e0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f373122d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0870_0 name=_ivl_0
o0x7f9f37312308 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d0900_0 name=_ivl_4
v0x6000000d0990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d0a20_0 .net "dffOut", 0 0, v0x6000000d03f0_0;  1 drivers
v0x6000000d0ab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127340 .functor MUXZ 1, o0x7f9f373122d8, v0x6000000d03f0_0, L_0x60000012f340, C4<>;
L_0x6000001273e0 .functor MUXZ 1, o0x7f9f37312308, v0x6000000d03f0_0, L_0x600000128500, C4<>;
S_0x7f9f35f49ce0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f49b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d01b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d0240_0 .net "d", 0 0, L_0x600000120280;  alias, 1 drivers
v0x6000000d02d0_0 .net "q", 0 0, v0x6000000d03f0_0;  alias, 1 drivers
v0x6000000d0360_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d03f0_0 .var "state", 0 0;
v0x6000000d0480_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f4a050 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d0ea0_0 .net8 "Bitline1", 0 0, p0x7f9f37312638;  1 drivers, strength-aware
v0x6000000d0f30_0 .net8 "Bitline2", 0 0, p0x7f9f37312668;  1 drivers, strength-aware
v0x6000000d0fc0_0 .net "D", 0 0, L_0x600000120320;  1 drivers
v0x6000000d1050_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000d10e0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000d1170_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37312698 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d1200_0 name=_ivl_0
o0x7f9f373126c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d1290_0 name=_ivl_4
v0x6000000d1320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d13b0_0 .net "dffOut", 0 0, v0x6000000d0d80_0;  1 drivers
v0x6000000d1440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127480 .functor MUXZ 1, o0x7f9f37312698, v0x6000000d0d80_0, L_0x60000012f340, C4<>;
L_0x600000127520 .functor MUXZ 1, o0x7f9f373126c8, v0x6000000d0d80_0, L_0x600000128500, C4<>;
S_0x7f9f35f4a1c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f4a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d0b40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d0bd0_0 .net "d", 0 0, L_0x600000120320;  alias, 1 drivers
v0x6000000d0c60_0 .net "q", 0 0, v0x6000000d0d80_0;  alias, 1 drivers
v0x6000000d0cf0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d0d80_0 .var "state", 0 0;
v0x6000000d0e10_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35f4a330 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000038b210_0 .net8 "Bitline1", 0 0, p0x7f9f373129f8;  1 drivers, strength-aware
v0x60000038b2a0_0 .net8 "Bitline2", 0 0, p0x7f9f37312a28;  1 drivers, strength-aware
v0x60000038b330_0 .net "D", 0 0, L_0x6000001203c0;  1 drivers
v0x60000038b3c0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x60000038b450_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x60000038b4e0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37312a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000038b570_0 name=_ivl_0
o0x7f9f37312a88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000038b600_0 name=_ivl_4
v0x60000038b690_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000025c120_0 .net "dffOut", 0 0, v0x60000038b0f0_0;  1 drivers
v0x60000025c1b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001275c0 .functor MUXZ 1, o0x7f9f37312a58, v0x60000038b0f0_0, L_0x60000012f340, C4<>;
L_0x600000127660 .functor MUXZ 1, o0x7f9f37312a88, v0x60000038b0f0_0, L_0x600000128500, C4<>;
S_0x7f9f35f4a4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35f4a330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d14d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d1560_0 .net "d", 0 0, L_0x6000001203c0;  alias, 1 drivers
v0x60000038afd0_0 .net "q", 0 0, v0x60000038b0f0_0;  alias, 1 drivers
v0x60000038b060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000038b0f0_0 .var "state", 0 0;
v0x60000038b180_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a04640 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x60000038ba80_0 .net8 "Bitline1", 0 0, p0x7f9f37312db8;  1 drivers, strength-aware
v0x60000038bb10_0 .net8 "Bitline2", 0 0, p0x7f9f37312de8;  1 drivers, strength-aware
v0x60000038bba0_0 .net "D", 0 0, L_0x600000120460;  1 drivers
v0x60000038bc30_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x60000038bcc0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x60000038bd50_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37312e18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000038bde0_0 name=_ivl_0
o0x7f9f37312e48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x60000038be70_0 name=_ivl_4
v0x60000038bf00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dc000_0 .net "dffOut", 0 0, v0x60000038b960_0;  1 drivers
v0x6000000dc090_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127700 .functor MUXZ 1, o0x7f9f37312e18, v0x60000038b960_0, L_0x60000012f340, C4<>;
L_0x6000001277a0 .functor MUXZ 1, o0x7f9f37312e48, v0x60000038b960_0, L_0x600000128500, C4<>;
S_0x7f9f35a047b0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a04640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x60000038b720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x60000038b7b0_0 .net "d", 0 0, L_0x600000120460;  alias, 1 drivers
v0x60000038b840_0 .net "q", 0 0, v0x60000038b960_0;  alias, 1 drivers
v0x60000038b8d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x60000038b960_0 .var "state", 0 0;
v0x60000038b9f0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a05500 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dc480_0 .net8 "Bitline1", 0 0, p0x7f9f37313178;  1 drivers, strength-aware
v0x6000000dc510_0 .net8 "Bitline2", 0 0, p0x7f9f373131a8;  1 drivers, strength-aware
v0x6000000dc5a0_0 .net "D", 0 0, L_0x600000120500;  1 drivers
v0x6000000dc630_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000dc6c0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000dc750_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f373131d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dc7e0_0 name=_ivl_0
o0x7f9f37313208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dc870_0 name=_ivl_4
v0x6000000dc900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dc990_0 .net "dffOut", 0 0, v0x6000000dc360_0;  1 drivers
v0x6000000dca20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127840 .functor MUXZ 1, o0x7f9f373131d8, v0x6000000dc360_0, L_0x60000012f340, C4<>;
L_0x6000001278e0 .functor MUXZ 1, o0x7f9f37313208, v0x6000000dc360_0, L_0x600000128500, C4<>;
S_0x7f9f35a05670 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a05500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dc120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dc1b0_0 .net "d", 0 0, L_0x600000120500;  alias, 1 drivers
v0x6000000dc240_0 .net "q", 0 0, v0x6000000dc360_0;  alias, 1 drivers
v0x6000000dc2d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000dc360_0 .var "state", 0 0;
v0x6000000dc3f0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a057e0 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dce10_0 .net8 "Bitline1", 0 0, p0x7f9f37313538;  1 drivers, strength-aware
v0x6000000dcea0_0 .net8 "Bitline2", 0 0, p0x7f9f37313568;  1 drivers, strength-aware
v0x6000000dcf30_0 .net "D", 0 0, L_0x6000001205a0;  1 drivers
v0x6000000dcfc0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000dd050_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000dd0e0_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37313598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dd170_0 name=_ivl_0
o0x7f9f373135c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dd200_0 name=_ivl_4
v0x6000000dd290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dd320_0 .net "dffOut", 0 0, v0x6000000dccf0_0;  1 drivers
v0x6000000dd3b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127980 .functor MUXZ 1, o0x7f9f37313598, v0x6000000dccf0_0, L_0x60000012f340, C4<>;
L_0x600000127a20 .functor MUXZ 1, o0x7f9f373135c8, v0x6000000dccf0_0, L_0x600000128500, C4<>;
S_0x7f9f35a05950 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a057e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dcab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dcb40_0 .net "d", 0 0, L_0x6000001205a0;  alias, 1 drivers
v0x6000000dcbd0_0 .net "q", 0 0, v0x6000000dccf0_0;  alias, 1 drivers
v0x6000000dcc60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000dccf0_0 .var "state", 0 0;
v0x6000000dcd80_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a05ac0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dd7a0_0 .net8 "Bitline1", 0 0, p0x7f9f373138f8;  1 drivers, strength-aware
v0x6000000dd830_0 .net8 "Bitline2", 0 0, p0x7f9f37313928;  1 drivers, strength-aware
v0x6000000dd8c0_0 .net "D", 0 0, L_0x600000120640;  1 drivers
v0x6000000dd950_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000dd9e0_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000dda70_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37313958 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ddb00_0 name=_ivl_0
o0x7f9f37313988 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ddb90_0 name=_ivl_4
v0x6000000ddc20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ddcb0_0 .net "dffOut", 0 0, v0x6000000dd680_0;  1 drivers
v0x6000000ddd40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127ac0 .functor MUXZ 1, o0x7f9f37313958, v0x6000000dd680_0, L_0x60000012f340, C4<>;
L_0x600000127b60 .functor MUXZ 1, o0x7f9f37313988, v0x6000000dd680_0, L_0x600000128500, C4<>;
S_0x7f9f35a05c30 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a05ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dd440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dd4d0_0 .net "d", 0 0, L_0x600000120640;  alias, 1 drivers
v0x6000000dd560_0 .net "q", 0 0, v0x6000000dd680_0;  alias, 1 drivers
v0x6000000dd5f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000dd680_0 .var "state", 0 0;
v0x6000000dd710_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a05da0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35f46a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000de130_0 .net8 "Bitline1", 0 0, p0x7f9f37313cb8;  1 drivers, strength-aware
v0x6000000de1c0_0 .net8 "Bitline2", 0 0, p0x7f9f37313ce8;  1 drivers, strength-aware
v0x6000000de250_0 .net "D", 0 0, L_0x6000001206e0;  1 drivers
v0x6000000de2e0_0 .net "ReadEnable1", 0 0, L_0x60000012f340;  alias, 1 drivers
v0x6000000de370_0 .net "ReadEnable2", 0 0, L_0x600000128500;  alias, 1 drivers
v0x6000000de400_0 .net "WriteEnable", 0 0, L_0x60000012e940;  alias, 1 drivers
o0x7f9f37313d18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000de490_0 name=_ivl_0
o0x7f9f37313d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000de520_0 name=_ivl_4
v0x6000000de5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000de640_0 .net "dffOut", 0 0, v0x6000000de010_0;  1 drivers
v0x6000000de6d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000127c00 .functor MUXZ 1, o0x7f9f37313d18, v0x6000000de010_0, L_0x60000012f340, C4<>;
L_0x600000127ca0 .functor MUXZ 1, o0x7f9f37313d48, v0x6000000de010_0, L_0x600000128500, C4<>;
S_0x7f9f35a05f10 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a05da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dddd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dde60_0 .net "d", 0 0, L_0x6000001206e0;  alias, 1 drivers
v0x6000000ddef0_0 .net "q", 0 0, v0x6000000de010_0;  alias, 1 drivers
v0x6000000ddf80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000de010_0 .var "state", 0 0;
v0x6000000de0a0_0 .net "wen", 0 0, L_0x60000012e940;  alias, 1 drivers
S_0x7f9f35a06480 .scope module, "regArray[13]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000c0630_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000c06c0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000c0750_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000c07e0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  1 drivers
v0x6000000c0870_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  1 drivers
v0x6000000c0900_0 .net "WriteReg", 0 0, L_0x60000012e9e0;  1 drivers
v0x6000000c0990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c0a20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121b80 .part L_0x6000001cde00, 0, 1;
L_0x600000121c20 .part L_0x6000001cde00, 1, 1;
L_0x600000121cc0 .part L_0x6000001cde00, 2, 1;
L_0x600000121d60 .part L_0x6000001cde00, 3, 1;
L_0x600000121e00 .part L_0x6000001cde00, 4, 1;
L_0x600000121ea0 .part L_0x6000001cde00, 5, 1;
L_0x600000121f40 .part L_0x6000001cde00, 6, 1;
L_0x600000121fe0 .part L_0x6000001cde00, 7, 1;
L_0x600000122080 .part L_0x6000001cde00, 8, 1;
L_0x600000122120 .part L_0x6000001cde00, 9, 1;
L_0x6000001221c0 .part L_0x6000001cde00, 10, 1;
L_0x600000122260 .part L_0x6000001cde00, 11, 1;
L_0x600000122300 .part L_0x6000001cde00, 12, 1;
L_0x6000001223a0 .part L_0x6000001cde00, 13, 1;
L_0x600000122440 .part L_0x6000001cde00, 14, 1;
L_0x6000001224e0 .part L_0x6000001cde00, 15, 1;
p0x7f9f37314228 .port I0x60000304e160, L_0x600000120780;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37314228;
p0x7f9f37314648 .port I0x60000304e160, L_0x6000001208c0;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37314648;
p0x7f9f37314a08 .port I0x60000304e160, L_0x600000120a00;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37314a08;
p0x7f9f37314dc8 .port I0x60000304e160, L_0x600000120b40;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37314dc8;
p0x7f9f37315188 .port I0x60000304e160, L_0x600000120c80;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37315188;
p0x7f9f37315548 .port I0x60000304e160, L_0x600000120dc0;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37315548;
p0x7f9f37315908 .port I0x60000304e160, L_0x600000120f00;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37315908;
p0x7f9f37315cc8 .port I0x60000304e160, L_0x600000121040;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37315cc8;
p0x7f9f37316088 .port I0x60000304e160, L_0x600000121180;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37316088;
p0x7f9f37316448 .port I0x60000304e160, L_0x6000001212c0;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37316448;
p0x7f9f37316808 .port I0x60000304e160, L_0x600000121400;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37316808;
p0x7f9f37316bc8 .port I0x60000304e160, L_0x600000121540;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37316bc8;
p0x7f9f37316f88 .port I0x60000304e160, L_0x600000121680;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37316f88;
p0x7f9f37317348 .port I0x60000304e160, L_0x6000001217c0;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37317348;
p0x7f9f37317708 .port I0x60000304e160, L_0x600000121900;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37317708;
p0x7f9f37317ac8 .port I0x60000304e160, L_0x600000121a40;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37317ac8;
p0x7f9f37314258 .port I0x600003101fe0, L_0x600000120820;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37314258;
p0x7f9f37314678 .port I0x600003101fe0, L_0x600000120960;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37314678;
p0x7f9f37314a38 .port I0x600003101fe0, L_0x600000120aa0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37314a38;
p0x7f9f37314df8 .port I0x600003101fe0, L_0x600000120be0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37314df8;
p0x7f9f373151b8 .port I0x600003101fe0, L_0x600000120d20;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373151b8;
p0x7f9f37315578 .port I0x600003101fe0, L_0x600000120e60;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37315578;
p0x7f9f37315938 .port I0x600003101fe0, L_0x600000120fa0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37315938;
p0x7f9f37315cf8 .port I0x600003101fe0, L_0x6000001210e0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37315cf8;
p0x7f9f373160b8 .port I0x600003101fe0, L_0x600000121220;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f373160b8;
p0x7f9f37316478 .port I0x600003101fe0, L_0x600000121360;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37316478;
p0x7f9f37316838 .port I0x600003101fe0, L_0x6000001214a0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37316838;
p0x7f9f37316bf8 .port I0x600003101fe0, L_0x6000001215e0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37316bf8;
p0x7f9f37316fb8 .port I0x600003101fe0, L_0x600000121720;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37316fb8;
p0x7f9f37317378 .port I0x600003101fe0, L_0x600000121860;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37317378;
p0x7f9f37317738 .port I0x600003101fe0, L_0x6000001219a0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37317738;
p0x7f9f37317af8 .port I0x600003101fe0, L_0x600000121ae0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37317af8;
S_0x7f9f35a065f0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000def40_0 .net8 "Bitline1", 0 0, p0x7f9f37314228;  1 drivers, strength-aware
v0x6000000defd0_0 .net8 "Bitline2", 0 0, p0x7f9f37314258;  1 drivers, strength-aware
v0x6000000df060_0 .net "D", 0 0, L_0x600000121b80;  1 drivers
v0x6000000df0f0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000df180_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000df210_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373142e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000df2a0_0 name=_ivl_0
o0x7f9f37314318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000df330_0 name=_ivl_4
v0x6000000df3c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000df450_0 .net "dffOut", 0 0, v0x6000000dee20_0;  1 drivers
v0x6000000df4e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120780 .functor MUXZ 1, o0x7f9f373142e8, v0x6000000dee20_0, L_0x60000012f3e0, C4<>;
L_0x600000120820 .functor MUXZ 1, o0x7f9f37314318, v0x6000000dee20_0, L_0x6000001285a0, C4<>;
S_0x7f9f35a06760 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a065f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000debe0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dec70_0 .net "d", 0 0, L_0x600000121b80;  alias, 1 drivers
v0x6000000ded00_0 .net "q", 0 0, v0x6000000dee20_0;  alias, 1 drivers
v0x6000000ded90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000dee20_0 .var "state", 0 0;
v0x6000000deeb0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35a068d0 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000df8d0_0 .net8 "Bitline1", 0 0, p0x7f9f37314648;  1 drivers, strength-aware
v0x6000000df960_0 .net8 "Bitline2", 0 0, p0x7f9f37314678;  1 drivers, strength-aware
v0x6000000df9f0_0 .net "D", 0 0, L_0x600000121c20;  1 drivers
v0x6000000dfa80_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000dfb10_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000dfba0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373146a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dfc30_0 name=_ivl_0
o0x7f9f373146d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dfcc0_0 name=_ivl_4
v0x6000000dfd50_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dfde0_0 .net "dffOut", 0 0, v0x6000000df7b0_0;  1 drivers
v0x6000000dfe70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001208c0 .functor MUXZ 1, o0x7f9f373146a8, v0x6000000df7b0_0, L_0x60000012f3e0, C4<>;
L_0x600000120960 .functor MUXZ 1, o0x7f9f373146d8, v0x6000000df7b0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35a06a40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a068d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000df570_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000df600_0 .net "d", 0 0, L_0x600000121c20;  alias, 1 drivers
v0x6000000df690_0 .net "q", 0 0, v0x6000000df7b0_0;  alias, 1 drivers
v0x6000000df720_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000df7b0_0 .var "state", 0 0;
v0x6000000df840_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35a06bb0 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d82d0_0 .net8 "Bitline1", 0 0, p0x7f9f37314a08;  1 drivers, strength-aware
v0x6000000d8360_0 .net8 "Bitline2", 0 0, p0x7f9f37314a38;  1 drivers, strength-aware
v0x6000000d83f0_0 .net "D", 0 0, L_0x600000121cc0;  1 drivers
v0x6000000d8480_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000d8510_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000d85a0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37314a68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d8630_0 name=_ivl_0
o0x7f9f37314a98 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d86c0_0 name=_ivl_4
v0x6000000d8750_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d87e0_0 .net "dffOut", 0 0, v0x6000000d81b0_0;  1 drivers
v0x6000000d8870_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120a00 .functor MUXZ 1, o0x7f9f37314a68, v0x6000000d81b0_0, L_0x60000012f3e0, C4<>;
L_0x600000120aa0 .functor MUXZ 1, o0x7f9f37314a98, v0x6000000d81b0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35a06d20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a06bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000dff00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d8000_0 .net "d", 0 0, L_0x600000121cc0;  alias, 1 drivers
v0x6000000d8090_0 .net "q", 0 0, v0x6000000d81b0_0;  alias, 1 drivers
v0x6000000d8120_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d81b0_0 .var "state", 0 0;
v0x6000000d8240_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35a06e90 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d8c60_0 .net8 "Bitline1", 0 0, p0x7f9f37314dc8;  1 drivers, strength-aware
v0x6000000d8cf0_0 .net8 "Bitline2", 0 0, p0x7f9f37314df8;  1 drivers, strength-aware
v0x6000000d8d80_0 .net "D", 0 0, L_0x600000121d60;  1 drivers
v0x6000000d8e10_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000d8ea0_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000d8f30_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37314e28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d8fc0_0 name=_ivl_0
o0x7f9f37314e58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d9050_0 name=_ivl_4
v0x6000000d90e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d9170_0 .net "dffOut", 0 0, v0x6000000d8b40_0;  1 drivers
v0x6000000d9200_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120b40 .functor MUXZ 1, o0x7f9f37314e28, v0x6000000d8b40_0, L_0x60000012f3e0, C4<>;
L_0x600000120be0 .functor MUXZ 1, o0x7f9f37314e58, v0x6000000d8b40_0, L_0x6000001285a0, C4<>;
S_0x7f9f35a07000 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a06e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d8900_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d8990_0 .net "d", 0 0, L_0x600000121d60;  alias, 1 drivers
v0x6000000d8a20_0 .net "q", 0 0, v0x6000000d8b40_0;  alias, 1 drivers
v0x6000000d8ab0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d8b40_0 .var "state", 0 0;
v0x6000000d8bd0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35a07170 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d95f0_0 .net8 "Bitline1", 0 0, p0x7f9f37315188;  1 drivers, strength-aware
v0x6000000d9680_0 .net8 "Bitline2", 0 0, p0x7f9f373151b8;  1 drivers, strength-aware
v0x6000000d9710_0 .net "D", 0 0, L_0x600000121e00;  1 drivers
v0x6000000d97a0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000d9830_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000d98c0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373151e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d9950_0 name=_ivl_0
o0x7f9f37315218 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000d99e0_0 name=_ivl_4
v0x6000000d9a70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d9b00_0 .net "dffOut", 0 0, v0x6000000d94d0_0;  1 drivers
v0x6000000d9b90_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120c80 .functor MUXZ 1, o0x7f9f373151e8, v0x6000000d94d0_0, L_0x60000012f3e0, C4<>;
L_0x600000120d20 .functor MUXZ 1, o0x7f9f37315218, v0x6000000d94d0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad63a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35a07170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d9290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d9320_0 .net "d", 0 0, L_0x600000121e00;  alias, 1 drivers
v0x6000000d93b0_0 .net "q", 0 0, v0x6000000d94d0_0;  alias, 1 drivers
v0x6000000d9440_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d94d0_0 .var "state", 0 0;
v0x6000000d9560_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad6510 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000d9f80_0 .net8 "Bitline1", 0 0, p0x7f9f37315548;  1 drivers, strength-aware
v0x6000000da010_0 .net8 "Bitline2", 0 0, p0x7f9f37315578;  1 drivers, strength-aware
v0x6000000da0a0_0 .net "D", 0 0, L_0x600000121ea0;  1 drivers
v0x6000000da130_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000da1c0_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000da250_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373155a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000da2e0_0 name=_ivl_0
o0x7f9f373155d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000da370_0 name=_ivl_4
v0x6000000da400_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000da490_0 .net "dffOut", 0 0, v0x6000000d9e60_0;  1 drivers
v0x6000000da520_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120dc0 .functor MUXZ 1, o0x7f9f373155a8, v0x6000000d9e60_0, L_0x60000012f3e0, C4<>;
L_0x600000120e60 .functor MUXZ 1, o0x7f9f373155d8, v0x6000000d9e60_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad6680 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad6510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000d9c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000d9cb0_0 .net "d", 0 0, L_0x600000121ea0;  alias, 1 drivers
v0x6000000d9d40_0 .net "q", 0 0, v0x6000000d9e60_0;  alias, 1 drivers
v0x6000000d9dd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000d9e60_0 .var "state", 0 0;
v0x6000000d9ef0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad67f0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000da910_0 .net8 "Bitline1", 0 0, p0x7f9f37315908;  1 drivers, strength-aware
v0x6000000da9a0_0 .net8 "Bitline2", 0 0, p0x7f9f37315938;  1 drivers, strength-aware
v0x6000000daa30_0 .net "D", 0 0, L_0x600000121f40;  1 drivers
v0x6000000daac0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000dab50_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000dabe0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37315968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dac70_0 name=_ivl_0
o0x7f9f37315998 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000dad00_0 name=_ivl_4
v0x6000000dad90_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dae20_0 .net "dffOut", 0 0, v0x6000000da7f0_0;  1 drivers
v0x6000000daeb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000120f00 .functor MUXZ 1, o0x7f9f37315968, v0x6000000da7f0_0, L_0x60000012f3e0, C4<>;
L_0x600000120fa0 .functor MUXZ 1, o0x7f9f37315998, v0x6000000da7f0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad6960 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad67f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000da5b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000da640_0 .net "d", 0 0, L_0x600000121f40;  alias, 1 drivers
v0x6000000da6d0_0 .net "q", 0 0, v0x6000000da7f0_0;  alias, 1 drivers
v0x6000000da760_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000da7f0_0 .var "state", 0 0;
v0x6000000da880_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad6ad0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000db2a0_0 .net8 "Bitline1", 0 0, p0x7f9f37315cc8;  1 drivers, strength-aware
v0x6000000db330_0 .net8 "Bitline2", 0 0, p0x7f9f37315cf8;  1 drivers, strength-aware
v0x6000000db3c0_0 .net "D", 0 0, L_0x600000121fe0;  1 drivers
v0x6000000db450_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000db4e0_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000db570_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37315d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000db600_0 name=_ivl_0
o0x7f9f37315d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000db690_0 name=_ivl_4
v0x6000000db720_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000db7b0_0 .net "dffOut", 0 0, v0x6000000db180_0;  1 drivers
v0x6000000db840_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121040 .functor MUXZ 1, o0x7f9f37315d28, v0x6000000db180_0, L_0x60000012f3e0, C4<>;
L_0x6000001210e0 .functor MUXZ 1, o0x7f9f37315d58, v0x6000000db180_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad6c40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad6ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000daf40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000dafd0_0 .net "d", 0 0, L_0x600000121fe0;  alias, 1 drivers
v0x6000000db060_0 .net "q", 0 0, v0x6000000db180_0;  alias, 1 drivers
v0x6000000db0f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000db180_0 .var "state", 0 0;
v0x6000000db210_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad6db0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000dbc30_0 .net8 "Bitline1", 0 0, p0x7f9f37316088;  1 drivers, strength-aware
v0x6000000dbcc0_0 .net8 "Bitline2", 0 0, p0x7f9f373160b8;  1 drivers, strength-aware
v0x6000000dbd50_0 .net "D", 0 0, L_0x600000122080;  1 drivers
v0x6000000dbde0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000dbe70_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000dbf00_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373160e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4000_0 name=_ivl_0
o0x7f9f37316118 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4090_0 name=_ivl_4
v0x6000000c4120_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c41b0_0 .net "dffOut", 0 0, v0x6000000dbb10_0;  1 drivers
v0x6000000c4240_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121180 .functor MUXZ 1, o0x7f9f373160e8, v0x6000000dbb10_0, L_0x60000012f3e0, C4<>;
L_0x600000121220 .functor MUXZ 1, o0x7f9f37316118, v0x6000000dbb10_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad6f20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad6db0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000db8d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000db960_0 .net "d", 0 0, L_0x600000122080;  alias, 1 drivers
v0x6000000db9f0_0 .net "q", 0 0, v0x6000000dbb10_0;  alias, 1 drivers
v0x6000000dba80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000dbb10_0 .var "state", 0 0;
v0x6000000dbba0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7290 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c4630_0 .net8 "Bitline1", 0 0, p0x7f9f37316448;  1 drivers, strength-aware
v0x6000000c46c0_0 .net8 "Bitline2", 0 0, p0x7f9f37316478;  1 drivers, strength-aware
v0x6000000c4750_0 .net "D", 0 0, L_0x600000122120;  1 drivers
v0x6000000c47e0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c4870_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c4900_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373164a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4990_0 name=_ivl_0
o0x7f9f373164d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c4a20_0 name=_ivl_4
v0x6000000c4ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c4b40_0 .net "dffOut", 0 0, v0x6000000c4510_0;  1 drivers
v0x6000000c4bd0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001212c0 .functor MUXZ 1, o0x7f9f373164a8, v0x6000000c4510_0, L_0x60000012f3e0, C4<>;
L_0x600000121360 .functor MUXZ 1, o0x7f9f373164d8, v0x6000000c4510_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad7400 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad7290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c42d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c4360_0 .net "d", 0 0, L_0x600000122120;  alias, 1 drivers
v0x6000000c43f0_0 .net "q", 0 0, v0x6000000c4510_0;  alias, 1 drivers
v0x6000000c4480_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c4510_0 .var "state", 0 0;
v0x6000000c45a0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7570 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c4fc0_0 .net8 "Bitline1", 0 0, p0x7f9f37316808;  1 drivers, strength-aware
v0x6000000c5050_0 .net8 "Bitline2", 0 0, p0x7f9f37316838;  1 drivers, strength-aware
v0x6000000c50e0_0 .net "D", 0 0, L_0x6000001221c0;  1 drivers
v0x6000000c5170_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c5200_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c5290_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37316868 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5320_0 name=_ivl_0
o0x7f9f37316898 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c53b0_0 name=_ivl_4
v0x6000000c5440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c54d0_0 .net "dffOut", 0 0, v0x6000000c4ea0_0;  1 drivers
v0x6000000c5560_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121400 .functor MUXZ 1, o0x7f9f37316868, v0x6000000c4ea0_0, L_0x60000012f3e0, C4<>;
L_0x6000001214a0 .functor MUXZ 1, o0x7f9f37316898, v0x6000000c4ea0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad76e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad7570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c4c60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c4cf0_0 .net "d", 0 0, L_0x6000001221c0;  alias, 1 drivers
v0x6000000c4d80_0 .net "q", 0 0, v0x6000000c4ea0_0;  alias, 1 drivers
v0x6000000c4e10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c4ea0_0 .var "state", 0 0;
v0x6000000c4f30_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7850 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c5950_0 .net8 "Bitline1", 0 0, p0x7f9f37316bc8;  1 drivers, strength-aware
v0x6000000c59e0_0 .net8 "Bitline2", 0 0, p0x7f9f37316bf8;  1 drivers, strength-aware
v0x6000000c5a70_0 .net "D", 0 0, L_0x600000122260;  1 drivers
v0x6000000c5b00_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c5b90_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c5c20_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37316c28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5cb0_0 name=_ivl_0
o0x7f9f37316c58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c5d40_0 name=_ivl_4
v0x6000000c5dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c5e60_0 .net "dffOut", 0 0, v0x6000000c5830_0;  1 drivers
v0x6000000c5ef0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121540 .functor MUXZ 1, o0x7f9f37316c28, v0x6000000c5830_0, L_0x60000012f3e0, C4<>;
L_0x6000001215e0 .functor MUXZ 1, o0x7f9f37316c58, v0x6000000c5830_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad79c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad7850;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c55f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c5680_0 .net "d", 0 0, L_0x600000122260;  alias, 1 drivers
v0x6000000c5710_0 .net "q", 0 0, v0x6000000c5830_0;  alias, 1 drivers
v0x6000000c57a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c5830_0 .var "state", 0 0;
v0x6000000c58c0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7b30 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c62e0_0 .net8 "Bitline1", 0 0, p0x7f9f37316f88;  1 drivers, strength-aware
v0x6000000c6370_0 .net8 "Bitline2", 0 0, p0x7f9f37316fb8;  1 drivers, strength-aware
v0x6000000c6400_0 .net "D", 0 0, L_0x600000122300;  1 drivers
v0x6000000c6490_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c6520_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c65b0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37316fe8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c6640_0 name=_ivl_0
o0x7f9f37317018 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c66d0_0 name=_ivl_4
v0x6000000c6760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c67f0_0 .net "dffOut", 0 0, v0x6000000c61c0_0;  1 drivers
v0x6000000c6880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121680 .functor MUXZ 1, o0x7f9f37316fe8, v0x6000000c61c0_0, L_0x60000012f3e0, C4<>;
L_0x600000121720 .functor MUXZ 1, o0x7f9f37317018, v0x6000000c61c0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad7ca0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad7b30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c5f80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c6010_0 .net "d", 0 0, L_0x600000122300;  alias, 1 drivers
v0x6000000c60a0_0 .net "q", 0 0, v0x6000000c61c0_0;  alias, 1 drivers
v0x6000000c6130_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c61c0_0 .var "state", 0 0;
v0x6000000c6250_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7e10 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c6c70_0 .net8 "Bitline1", 0 0, p0x7f9f37317348;  1 drivers, strength-aware
v0x6000000c6d00_0 .net8 "Bitline2", 0 0, p0x7f9f37317378;  1 drivers, strength-aware
v0x6000000c6d90_0 .net "D", 0 0, L_0x6000001223a0;  1 drivers
v0x6000000c6e20_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c6eb0_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c6f40_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f373173a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c6fd0_0 name=_ivl_0
o0x7f9f373173d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c7060_0 name=_ivl_4
v0x6000000c70f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c7180_0 .net "dffOut", 0 0, v0x6000000c6b50_0;  1 drivers
v0x6000000c7210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001217c0 .functor MUXZ 1, o0x7f9f373173a8, v0x6000000c6b50_0, L_0x60000012f3e0, C4<>;
L_0x600000121860 .functor MUXZ 1, o0x7f9f373173d8, v0x6000000c6b50_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad7f80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad7e10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c6910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c69a0_0 .net "d", 0 0, L_0x6000001223a0;  alias, 1 drivers
v0x6000000c6a30_0 .net "q", 0 0, v0x6000000c6b50_0;  alias, 1 drivers
v0x6000000c6ac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c6b50_0 .var "state", 0 0;
v0x6000000c6be0_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad80f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c7600_0 .net8 "Bitline1", 0 0, p0x7f9f37317708;  1 drivers, strength-aware
v0x6000000c7690_0 .net8 "Bitline2", 0 0, p0x7f9f37317738;  1 drivers, strength-aware
v0x6000000c7720_0 .net "D", 0 0, L_0x600000122440;  1 drivers
v0x6000000c77b0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c7840_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c78d0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37317768 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c7960_0 name=_ivl_0
o0x7f9f37317798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c79f0_0 name=_ivl_4
v0x6000000c7a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c7b10_0 .net "dffOut", 0 0, v0x6000000c74e0_0;  1 drivers
v0x6000000c7ba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121900 .functor MUXZ 1, o0x7f9f37317768, v0x6000000c74e0_0, L_0x60000012f3e0, C4<>;
L_0x6000001219a0 .functor MUXZ 1, o0x7f9f37317798, v0x6000000c74e0_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad8260 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad80f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c72a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c7330_0 .net "d", 0 0, L_0x600000122440;  alias, 1 drivers
v0x6000000c73c0_0 .net "q", 0 0, v0x6000000c74e0_0;  alias, 1 drivers
v0x6000000c7450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c74e0_0 .var "state", 0 0;
v0x6000000c7570_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad83d0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35a06480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c0000_0 .net8 "Bitline1", 0 0, p0x7f9f37317ac8;  1 drivers, strength-aware
v0x6000000c0090_0 .net8 "Bitline2", 0 0, p0x7f9f37317af8;  1 drivers, strength-aware
v0x6000000c0120_0 .net "D", 0 0, L_0x6000001224e0;  1 drivers
v0x6000000c01b0_0 .net "ReadEnable1", 0 0, L_0x60000012f3e0;  alias, 1 drivers
v0x6000000c0240_0 .net "ReadEnable2", 0 0, L_0x6000001285a0;  alias, 1 drivers
v0x6000000c02d0_0 .net "WriteEnable", 0 0, L_0x60000012e9e0;  alias, 1 drivers
o0x7f9f37317b28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c0360_0 name=_ivl_0
o0x7f9f37317b58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c03f0_0 name=_ivl_4
v0x6000000c0480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c0510_0 .net "dffOut", 0 0, v0x6000000c7e70_0;  1 drivers
v0x6000000c05a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000121a40 .functor MUXZ 1, o0x7f9f37317b28, v0x6000000c7e70_0, L_0x60000012f3e0, C4<>;
L_0x600000121ae0 .functor MUXZ 1, o0x7f9f37317b58, v0x6000000c7e70_0, L_0x6000001285a0, C4<>;
S_0x7f9f35ad8540 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad83d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c7c30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c7cc0_0 .net "d", 0 0, L_0x6000001224e0;  alias, 1 drivers
v0x6000000c7d50_0 .net "q", 0 0, v0x6000000c7e70_0;  alias, 1 drivers
v0x6000000c7de0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c7e70_0 .var "state", 0 0;
v0x6000000c7f00_0 .net "wen", 0 0, L_0x60000012e9e0;  alias, 1 drivers
S_0x7f9f35ad7090 .scope module, "regArray[14]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000ca490_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000ca520_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000ca5b0_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000ca640_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  1 drivers
v0x6000000ca6d0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  1 drivers
v0x6000000ca760_0 .net "WriteReg", 0 0, L_0x60000012ea80;  1 drivers
v0x6000000ca7f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ca880_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123980 .part L_0x6000001cde00, 0, 1;
L_0x600000123a20 .part L_0x6000001cde00, 1, 1;
L_0x600000123ac0 .part L_0x6000001cde00, 2, 1;
L_0x600000123b60 .part L_0x6000001cde00, 3, 1;
L_0x600000123c00 .part L_0x6000001cde00, 4, 1;
L_0x600000123ca0 .part L_0x6000001cde00, 5, 1;
L_0x600000123d40 .part L_0x6000001cde00, 6, 1;
L_0x600000123de0 .part L_0x6000001cde00, 7, 1;
L_0x600000123e80 .part L_0x6000001cde00, 8, 1;
L_0x600000123f20 .part L_0x6000001cde00, 9, 1;
L_0x60000012c000 .part L_0x6000001cde00, 10, 1;
L_0x60000012c0a0 .part L_0x6000001cde00, 11, 1;
L_0x60000012c140 .part L_0x6000001cde00, 12, 1;
L_0x60000012c1e0 .part L_0x6000001cde00, 13, 1;
L_0x60000012c280 .part L_0x6000001cde00, 14, 1;
L_0x60000012c320 .part L_0x6000001cde00, 15, 1;
p0x7f9f37318038 .port I0x60000304e160, L_0x600000122580;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37318038;
p0x7f9f37318458 .port I0x60000304e160, L_0x6000001226c0;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37318458;
p0x7f9f37318818 .port I0x60000304e160, L_0x600000122800;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37318818;
p0x7f9f37318bd8 .port I0x60000304e160, L_0x600000122940;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37318bd8;
p0x7f9f37318f98 .port I0x60000304e160, L_0x600000122a80;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37318f98;
p0x7f9f37319358 .port I0x60000304e160, L_0x600000122bc0;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37319358;
p0x7f9f37319718 .port I0x60000304e160, L_0x600000122d00;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37319718;
p0x7f9f37319ad8 .port I0x60000304e160, L_0x600000122e40;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37319ad8;
p0x7f9f37319e98 .port I0x60000304e160, L_0x600000122f80;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f37319e98;
p0x7f9f3731a258 .port I0x60000304e160, L_0x6000001230c0;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731a258;
p0x7f9f3731a618 .port I0x60000304e160, L_0x600000123200;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731a618;
p0x7f9f3731a9d8 .port I0x60000304e160, L_0x600000123340;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731a9d8;
p0x7f9f3731ad98 .port I0x60000304e160, L_0x600000123480;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731ad98;
p0x7f9f3731b158 .port I0x60000304e160, L_0x6000001235c0;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731b158;
p0x7f9f3731b518 .port I0x60000304e160, L_0x600000123700;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731b518;
p0x7f9f3731b8d8 .port I0x60000304e160, L_0x600000123840;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731b8d8;
p0x7f9f37318068 .port I0x600003101fe0, L_0x600000122620;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37318068;
p0x7f9f37318488 .port I0x600003101fe0, L_0x600000122760;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37318488;
p0x7f9f37318848 .port I0x600003101fe0, L_0x6000001228a0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37318848;
p0x7f9f37318c08 .port I0x600003101fe0, L_0x6000001229e0;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37318c08;
p0x7f9f37318fc8 .port I0x600003101fe0, L_0x600000122b20;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37318fc8;
p0x7f9f37319388 .port I0x600003101fe0, L_0x600000122c60;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37319388;
p0x7f9f37319748 .port I0x600003101fe0, L_0x600000122da0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37319748;
p0x7f9f37319b08 .port I0x600003101fe0, L_0x600000122ee0;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37319b08;
p0x7f9f37319ec8 .port I0x600003101fe0, L_0x600000123020;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f37319ec8;
p0x7f9f3731a288 .port I0x600003101fe0, L_0x600000123160;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731a288;
p0x7f9f3731a648 .port I0x600003101fe0, L_0x6000001232a0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731a648;
p0x7f9f3731aa08 .port I0x600003101fe0, L_0x6000001233e0;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731aa08;
p0x7f9f3731adc8 .port I0x600003101fe0, L_0x600000123520;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731adc8;
p0x7f9f3731b188 .port I0x600003101fe0, L_0x600000123660;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731b188;
p0x7f9f3731b548 .port I0x600003101fe0, L_0x6000001237a0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731b548;
p0x7f9f3731b908 .port I0x600003101fe0, L_0x6000001238e0;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731b908;
S_0x7f9f35ad8ab0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c0e10_0 .net8 "Bitline1", 0 0, p0x7f9f37318038;  1 drivers, strength-aware
v0x6000000c0ea0_0 .net8 "Bitline2", 0 0, p0x7f9f37318068;  1 drivers, strength-aware
v0x6000000c0f30_0 .net "D", 0 0, L_0x600000123980;  1 drivers
v0x6000000c0fc0_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c1050_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c10e0_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f373180f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1170_0 name=_ivl_0
o0x7f9f37318128 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1200_0 name=_ivl_4
v0x6000000c1290_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c1320_0 .net "dffOut", 0 0, v0x6000000c0cf0_0;  1 drivers
v0x6000000c13b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122580 .functor MUXZ 1, o0x7f9f373180f8, v0x6000000c0cf0_0, L_0x60000010c000, C4<>;
L_0x600000122620 .functor MUXZ 1, o0x7f9f37318128, v0x6000000c0cf0_0, L_0x600000128640, C4<>;
S_0x7f9f35ad8c20 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad8ab0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c0ab0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c0b40_0 .net "d", 0 0, L_0x600000123980;  alias, 1 drivers
v0x6000000c0bd0_0 .net "q", 0 0, v0x6000000c0cf0_0;  alias, 1 drivers
v0x6000000c0c60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c0cf0_0 .var "state", 0 0;
v0x6000000c0d80_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad8d90 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c17a0_0 .net8 "Bitline1", 0 0, p0x7f9f37318458;  1 drivers, strength-aware
v0x6000000c1830_0 .net8 "Bitline2", 0 0, p0x7f9f37318488;  1 drivers, strength-aware
v0x6000000c18c0_0 .net "D", 0 0, L_0x600000123a20;  1 drivers
v0x6000000c1950_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c19e0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c1a70_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f373184b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1b00_0 name=_ivl_0
o0x7f9f373184e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c1b90_0 name=_ivl_4
v0x6000000c1c20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c1cb0_0 .net "dffOut", 0 0, v0x6000000c1680_0;  1 drivers
v0x6000000c1d40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001226c0 .functor MUXZ 1, o0x7f9f373184b8, v0x6000000c1680_0, L_0x60000010c000, C4<>;
L_0x600000122760 .functor MUXZ 1, o0x7f9f373184e8, v0x6000000c1680_0, L_0x600000128640, C4<>;
S_0x7f9f35ad8f00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad8d90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c1440_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c14d0_0 .net "d", 0 0, L_0x600000123a20;  alias, 1 drivers
v0x6000000c1560_0 .net "q", 0 0, v0x6000000c1680_0;  alias, 1 drivers
v0x6000000c15f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c1680_0 .var "state", 0 0;
v0x6000000c1710_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9070 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c2130_0 .net8 "Bitline1", 0 0, p0x7f9f37318818;  1 drivers, strength-aware
v0x6000000c21c0_0 .net8 "Bitline2", 0 0, p0x7f9f37318848;  1 drivers, strength-aware
v0x6000000c2250_0 .net "D", 0 0, L_0x600000123ac0;  1 drivers
v0x6000000c22e0_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c2370_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c2400_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37318878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2490_0 name=_ivl_0
o0x7f9f373188a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2520_0 name=_ivl_4
v0x6000000c25b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c2640_0 .net "dffOut", 0 0, v0x6000000c2010_0;  1 drivers
v0x6000000c26d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122800 .functor MUXZ 1, o0x7f9f37318878, v0x6000000c2010_0, L_0x60000010c000, C4<>;
L_0x6000001228a0 .functor MUXZ 1, o0x7f9f373188a8, v0x6000000c2010_0, L_0x600000128640, C4<>;
S_0x7f9f35ad91e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c1dd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c1e60_0 .net "d", 0 0, L_0x600000123ac0;  alias, 1 drivers
v0x6000000c1ef0_0 .net "q", 0 0, v0x6000000c2010_0;  alias, 1 drivers
v0x6000000c1f80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c2010_0 .var "state", 0 0;
v0x6000000c20a0_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9350 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c2ac0_0 .net8 "Bitline1", 0 0, p0x7f9f37318bd8;  1 drivers, strength-aware
v0x6000000c2b50_0 .net8 "Bitline2", 0 0, p0x7f9f37318c08;  1 drivers, strength-aware
v0x6000000c2be0_0 .net "D", 0 0, L_0x600000123b60;  1 drivers
v0x6000000c2c70_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c2d00_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c2d90_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37318c38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2e20_0 name=_ivl_0
o0x7f9f37318c68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c2eb0_0 name=_ivl_4
v0x6000000c2f40_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c2fd0_0 .net "dffOut", 0 0, v0x6000000c29a0_0;  1 drivers
v0x6000000c3060_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122940 .functor MUXZ 1, o0x7f9f37318c38, v0x6000000c29a0_0, L_0x60000010c000, C4<>;
L_0x6000001229e0 .functor MUXZ 1, o0x7f9f37318c68, v0x6000000c29a0_0, L_0x600000128640, C4<>;
S_0x7f9f35ad94c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c2760_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c27f0_0 .net "d", 0 0, L_0x600000123b60;  alias, 1 drivers
v0x6000000c2880_0 .net "q", 0 0, v0x6000000c29a0_0;  alias, 1 drivers
v0x6000000c2910_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c29a0_0 .var "state", 0 0;
v0x6000000c2a30_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9630 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c3450_0 .net8 "Bitline1", 0 0, p0x7f9f37318f98;  1 drivers, strength-aware
v0x6000000c34e0_0 .net8 "Bitline2", 0 0, p0x7f9f37318fc8;  1 drivers, strength-aware
v0x6000000c3570_0 .net "D", 0 0, L_0x600000123c00;  1 drivers
v0x6000000c3600_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c3690_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c3720_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37318ff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c37b0_0 name=_ivl_0
o0x7f9f37319028 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c3840_0 name=_ivl_4
v0x6000000c38d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c3960_0 .net "dffOut", 0 0, v0x6000000c3330_0;  1 drivers
v0x6000000c39f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122a80 .functor MUXZ 1, o0x7f9f37318ff8, v0x6000000c3330_0, L_0x60000010c000, C4<>;
L_0x600000122b20 .functor MUXZ 1, o0x7f9f37319028, v0x6000000c3330_0, L_0x600000128640, C4<>;
S_0x7f9f35ad97a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c30f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c3180_0 .net "d", 0 0, L_0x600000123c00;  alias, 1 drivers
v0x6000000c3210_0 .net "q", 0 0, v0x6000000c3330_0;  alias, 1 drivers
v0x6000000c32a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c3330_0 .var "state", 0 0;
v0x6000000c33c0_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9910 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c3de0_0 .net8 "Bitline1", 0 0, p0x7f9f37319358;  1 drivers, strength-aware
v0x6000000c3e70_0 .net8 "Bitline2", 0 0, p0x7f9f37319388;  1 drivers, strength-aware
v0x6000000c3f00_0 .net "D", 0 0, L_0x600000123ca0;  1 drivers
v0x6000000cc000_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cc090_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000cc120_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f373193b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cc1b0_0 name=_ivl_0
o0x7f9f373193e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cc240_0 name=_ivl_4
v0x6000000cc2d0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cc360_0 .net "dffOut", 0 0, v0x6000000c3cc0_0;  1 drivers
v0x6000000cc3f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122bc0 .functor MUXZ 1, o0x7f9f373193b8, v0x6000000c3cc0_0, L_0x60000010c000, C4<>;
L_0x600000122c60 .functor MUXZ 1, o0x7f9f373193e8, v0x6000000c3cc0_0, L_0x600000128640, C4<>;
S_0x7f9f35ad9a80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c3a80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c3b10_0 .net "d", 0 0, L_0x600000123ca0;  alias, 1 drivers
v0x6000000c3ba0_0 .net "q", 0 0, v0x6000000c3cc0_0;  alias, 1 drivers
v0x6000000c3c30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c3cc0_0 .var "state", 0 0;
v0x6000000c3d50_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9bf0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cc7e0_0 .net8 "Bitline1", 0 0, p0x7f9f37319718;  1 drivers, strength-aware
v0x6000000cc870_0 .net8 "Bitline2", 0 0, p0x7f9f37319748;  1 drivers, strength-aware
v0x6000000cc900_0 .net "D", 0 0, L_0x600000123d40;  1 drivers
v0x6000000cc990_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cca20_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000ccab0_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37319778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ccb40_0 name=_ivl_0
o0x7f9f373197a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ccbd0_0 name=_ivl_4
v0x6000000ccc60_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cccf0_0 .net "dffOut", 0 0, v0x6000000cc6c0_0;  1 drivers
v0x6000000ccd80_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122d00 .functor MUXZ 1, o0x7f9f37319778, v0x6000000cc6c0_0, L_0x60000010c000, C4<>;
L_0x600000122da0 .functor MUXZ 1, o0x7f9f373197a8, v0x6000000cc6c0_0, L_0x600000128640, C4<>;
S_0x7f9f35ad9d60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cc480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cc510_0 .net "d", 0 0, L_0x600000123d40;  alias, 1 drivers
v0x6000000cc5a0_0 .net "q", 0 0, v0x6000000cc6c0_0;  alias, 1 drivers
v0x6000000cc630_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cc6c0_0 .var "state", 0 0;
v0x6000000cc750_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ad9ed0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cd170_0 .net8 "Bitline1", 0 0, p0x7f9f37319ad8;  1 drivers, strength-aware
v0x6000000cd200_0 .net8 "Bitline2", 0 0, p0x7f9f37319b08;  1 drivers, strength-aware
v0x6000000cd290_0 .net "D", 0 0, L_0x600000123de0;  1 drivers
v0x6000000cd320_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cd3b0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000cd440_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37319b38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cd4d0_0 name=_ivl_0
o0x7f9f37319b68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cd560_0 name=_ivl_4
v0x6000000cd5f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cd680_0 .net "dffOut", 0 0, v0x6000000cd050_0;  1 drivers
v0x6000000cd710_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122e40 .functor MUXZ 1, o0x7f9f37319b38, v0x6000000cd050_0, L_0x60000010c000, C4<>;
L_0x600000122ee0 .functor MUXZ 1, o0x7f9f37319b68, v0x6000000cd050_0, L_0x600000128640, C4<>;
S_0x7f9f35ada040 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ad9ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cce10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ccea0_0 .net "d", 0 0, L_0x600000123de0;  alias, 1 drivers
v0x6000000ccf30_0 .net "q", 0 0, v0x6000000cd050_0;  alias, 1 drivers
v0x6000000ccfc0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cd050_0 .var "state", 0 0;
v0x6000000cd0e0_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ada1b0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cdb00_0 .net8 "Bitline1", 0 0, p0x7f9f37319e98;  1 drivers, strength-aware
v0x6000000cdb90_0 .net8 "Bitline2", 0 0, p0x7f9f37319ec8;  1 drivers, strength-aware
v0x6000000cdc20_0 .net "D", 0 0, L_0x600000123e80;  1 drivers
v0x6000000cdcb0_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cdd40_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000cddd0_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f37319ef8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cde60_0 name=_ivl_0
o0x7f9f37319f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cdef0_0 name=_ivl_4
v0x6000000cdf80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ce010_0 .net "dffOut", 0 0, v0x6000000cd9e0_0;  1 drivers
v0x6000000ce0a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000122f80 .functor MUXZ 1, o0x7f9f37319ef8, v0x6000000cd9e0_0, L_0x60000010c000, C4<>;
L_0x600000123020 .functor MUXZ 1, o0x7f9f37319f28, v0x6000000cd9e0_0, L_0x600000128640, C4<>;
S_0x7f9f35ada320 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ada1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cd7a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cd830_0 .net "d", 0 0, L_0x600000123e80;  alias, 1 drivers
v0x6000000cd8c0_0 .net "q", 0 0, v0x6000000cd9e0_0;  alias, 1 drivers
v0x6000000cd950_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cd9e0_0 .var "state", 0 0;
v0x6000000cda70_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ada690 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000ce490_0 .net8 "Bitline1", 0 0, p0x7f9f3731a258;  1 drivers, strength-aware
v0x6000000ce520_0 .net8 "Bitline2", 0 0, p0x7f9f3731a288;  1 drivers, strength-aware
v0x6000000ce5b0_0 .net "D", 0 0, L_0x600000123f20;  1 drivers
v0x6000000ce640_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000ce6d0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000ce760_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731a2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ce7f0_0 name=_ivl_0
o0x7f9f3731a2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ce880_0 name=_ivl_4
v0x6000000ce910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ce9a0_0 .net "dffOut", 0 0, v0x6000000ce370_0;  1 drivers
v0x6000000cea30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001230c0 .functor MUXZ 1, o0x7f9f3731a2b8, v0x6000000ce370_0, L_0x60000010c000, C4<>;
L_0x600000123160 .functor MUXZ 1, o0x7f9f3731a2e8, v0x6000000ce370_0, L_0x600000128640, C4<>;
S_0x7f9f35ada800 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ada690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ce130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ce1c0_0 .net "d", 0 0, L_0x600000123f20;  alias, 1 drivers
v0x6000000ce250_0 .net "q", 0 0, v0x6000000ce370_0;  alias, 1 drivers
v0x6000000ce2e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000ce370_0 .var "state", 0 0;
v0x6000000ce400_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ada970 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cee20_0 .net8 "Bitline1", 0 0, p0x7f9f3731a618;  1 drivers, strength-aware
v0x6000000ceeb0_0 .net8 "Bitline2", 0 0, p0x7f9f3731a648;  1 drivers, strength-aware
v0x6000000cef40_0 .net "D", 0 0, L_0x60000012c000;  1 drivers
v0x6000000cefd0_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cf060_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000cf0f0_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731a678 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cf180_0 name=_ivl_0
o0x7f9f3731a6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cf210_0 name=_ivl_4
v0x6000000cf2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cf330_0 .net "dffOut", 0 0, v0x6000000ced00_0;  1 drivers
v0x6000000cf3c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123200 .functor MUXZ 1, o0x7f9f3731a678, v0x6000000ced00_0, L_0x60000010c000, C4<>;
L_0x6000001232a0 .functor MUXZ 1, o0x7f9f3731a6a8, v0x6000000ced00_0, L_0x600000128640, C4<>;
S_0x7f9f35adaae0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ada970;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ceac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ceb50_0 .net "d", 0 0, L_0x60000012c000;  alias, 1 drivers
v0x6000000cebe0_0 .net "q", 0 0, v0x6000000ced00_0;  alias, 1 drivers
v0x6000000cec70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000ced00_0 .var "state", 0 0;
v0x6000000ced90_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35adac50 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cf7b0_0 .net8 "Bitline1", 0 0, p0x7f9f3731a9d8;  1 drivers, strength-aware
v0x6000000cf840_0 .net8 "Bitline2", 0 0, p0x7f9f3731aa08;  1 drivers, strength-aware
v0x6000000cf8d0_0 .net "D", 0 0, L_0x60000012c0a0;  1 drivers
v0x6000000cf960_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000cf9f0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000cfa80_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731aa38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cfb10_0 name=_ivl_0
o0x7f9f3731aa68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cfba0_0 name=_ivl_4
v0x6000000cfc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cfcc0_0 .net "dffOut", 0 0, v0x6000000cf690_0;  1 drivers
v0x6000000cfd50_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123340 .functor MUXZ 1, o0x7f9f3731aa38, v0x6000000cf690_0, L_0x60000010c000, C4<>;
L_0x6000001233e0 .functor MUXZ 1, o0x7f9f3731aa68, v0x6000000cf690_0, L_0x600000128640, C4<>;
S_0x7f9f35adadc0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adac50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cf450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cf4e0_0 .net "d", 0 0, L_0x60000012c0a0;  alias, 1 drivers
v0x6000000cf570_0 .net "q", 0 0, v0x6000000cf690_0;  alias, 1 drivers
v0x6000000cf600_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cf690_0 .var "state", 0 0;
v0x6000000cf720_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35adaf30 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c81b0_0 .net8 "Bitline1", 0 0, p0x7f9f3731ad98;  1 drivers, strength-aware
v0x6000000c8240_0 .net8 "Bitline2", 0 0, p0x7f9f3731adc8;  1 drivers, strength-aware
v0x6000000c82d0_0 .net "D", 0 0, L_0x60000012c140;  1 drivers
v0x6000000c8360_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c83f0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c8480_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731adf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c8510_0 name=_ivl_0
o0x7f9f3731ae28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c85a0_0 name=_ivl_4
v0x6000000c8630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c86c0_0 .net "dffOut", 0 0, v0x6000000c8090_0;  1 drivers
v0x6000000c8750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123480 .functor MUXZ 1, o0x7f9f3731adf8, v0x6000000c8090_0, L_0x60000010c000, C4<>;
L_0x600000123520 .functor MUXZ 1, o0x7f9f3731ae28, v0x6000000c8090_0, L_0x600000128640, C4<>;
S_0x7f9f35adb0a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adaf30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cfde0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cfe70_0 .net "d", 0 0, L_0x60000012c140;  alias, 1 drivers
v0x6000000cff00_0 .net "q", 0 0, v0x6000000c8090_0;  alias, 1 drivers
v0x6000000c8000_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c8090_0 .var "state", 0 0;
v0x6000000c8120_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35adb210 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c8b40_0 .net8 "Bitline1", 0 0, p0x7f9f3731b158;  1 drivers, strength-aware
v0x6000000c8bd0_0 .net8 "Bitline2", 0 0, p0x7f9f3731b188;  1 drivers, strength-aware
v0x6000000c8c60_0 .net "D", 0 0, L_0x60000012c1e0;  1 drivers
v0x6000000c8cf0_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c8d80_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c8e10_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731b1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c8ea0_0 name=_ivl_0
o0x7f9f3731b1e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c8f30_0 name=_ivl_4
v0x6000000c8fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c9050_0 .net "dffOut", 0 0, v0x6000000c8a20_0;  1 drivers
v0x6000000c90e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x6000001235c0 .functor MUXZ 1, o0x7f9f3731b1b8, v0x6000000c8a20_0, L_0x60000010c000, C4<>;
L_0x600000123660 .functor MUXZ 1, o0x7f9f3731b1e8, v0x6000000c8a20_0, L_0x600000128640, C4<>;
S_0x7f9f35adb380 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adb210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c87e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c8870_0 .net "d", 0 0, L_0x60000012c1e0;  alias, 1 drivers
v0x6000000c8900_0 .net "q", 0 0, v0x6000000c8a20_0;  alias, 1 drivers
v0x6000000c8990_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c8a20_0 .var "state", 0 0;
v0x6000000c8ab0_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35adb4f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c94d0_0 .net8 "Bitline1", 0 0, p0x7f9f3731b518;  1 drivers, strength-aware
v0x6000000c9560_0 .net8 "Bitline2", 0 0, p0x7f9f3731b548;  1 drivers, strength-aware
v0x6000000c95f0_0 .net "D", 0 0, L_0x60000012c280;  1 drivers
v0x6000000c9680_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000c9710_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000c97a0_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731b578 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c9830_0 name=_ivl_0
o0x7f9f3731b5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000c98c0_0 name=_ivl_4
v0x6000000c9950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c99e0_0 .net "dffOut", 0 0, v0x6000000c93b0_0;  1 drivers
v0x6000000c9a70_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123700 .functor MUXZ 1, o0x7f9f3731b578, v0x6000000c93b0_0, L_0x60000010c000, C4<>;
L_0x6000001237a0 .functor MUXZ 1, o0x7f9f3731b5a8, v0x6000000c93b0_0, L_0x600000128640, C4<>;
S_0x7f9f35adb660 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adb4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c9170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c9200_0 .net "d", 0 0, L_0x60000012c280;  alias, 1 drivers
v0x6000000c9290_0 .net "q", 0 0, v0x6000000c93b0_0;  alias, 1 drivers
v0x6000000c9320_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c93b0_0 .var "state", 0 0;
v0x6000000c9440_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35adb7d0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ad7090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000c9e60_0 .net8 "Bitline1", 0 0, p0x7f9f3731b8d8;  1 drivers, strength-aware
v0x6000000c9ef0_0 .net8 "Bitline2", 0 0, p0x7f9f3731b908;  1 drivers, strength-aware
v0x6000000c9f80_0 .net "D", 0 0, L_0x60000012c320;  1 drivers
v0x6000000ca010_0 .net "ReadEnable1", 0 0, L_0x60000010c000;  alias, 1 drivers
v0x6000000ca0a0_0 .net "ReadEnable2", 0 0, L_0x600000128640;  alias, 1 drivers
v0x6000000ca130_0 .net "WriteEnable", 0 0, L_0x60000012ea80;  alias, 1 drivers
o0x7f9f3731b938 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ca1c0_0 name=_ivl_0
o0x7f9f3731b968 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000ca250_0 name=_ivl_4
v0x6000000ca2e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ca370_0 .net "dffOut", 0 0, v0x6000000c9d40_0;  1 drivers
v0x6000000ca400_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x600000123840 .functor MUXZ 1, o0x7f9f3731b938, v0x6000000c9d40_0, L_0x60000010c000, C4<>;
L_0x6000001238e0 .functor MUXZ 1, o0x7f9f3731b968, v0x6000000c9d40_0, L_0x600000128640, C4<>;
S_0x7f9f35adb940 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adb7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000c9b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000c9b90_0 .net "d", 0 0, L_0x60000012c320;  alias, 1 drivers
v0x6000000c9c20_0 .net "q", 0 0, v0x6000000c9d40_0;  alias, 1 drivers
v0x6000000c9cb0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000c9d40_0 .var "state", 0 0;
v0x6000000c9dd0_0 .net "wen", 0 0, L_0x60000012ea80;  alias, 1 drivers
S_0x7f9f35ada490 .scope module, "regArray[15]" "Register" 26 24, 14 100 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "D";
    .port_info 3 /INPUT 1 "WriteReg";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 16 "Bitline1";
    .port_info 7 /INOUT 16 "Bitline2";
v0x6000000fc360_0 .net8 "Bitline1", 15 0, p0x7f9f358b95a8;  alias, 0 drivers, strength-aware
v0x6000000fc3f0_0 .net8 "Bitline2", 15 0, p0x7f9f358b95d8;  alias, 0 drivers, strength-aware
v0x6000000fc480_0 .net "D", 15 0, L_0x6000001cde00;  alias, 1 drivers
v0x6000000fc510_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  1 drivers
v0x6000000fc5a0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  1 drivers
v0x6000000fc630_0 .net "WriteReg", 0 0, L_0x60000012eb20;  1 drivers
v0x6000000fc6c0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000fc750_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d7c0 .part L_0x6000001cde00, 0, 1;
L_0x60000012d860 .part L_0x6000001cde00, 1, 1;
L_0x60000012d900 .part L_0x6000001cde00, 2, 1;
L_0x60000012d9a0 .part L_0x6000001cde00, 3, 1;
L_0x60000012da40 .part L_0x6000001cde00, 4, 1;
L_0x60000012dae0 .part L_0x6000001cde00, 5, 1;
L_0x60000012db80 .part L_0x6000001cde00, 6, 1;
L_0x60000012dc20 .part L_0x6000001cde00, 7, 1;
L_0x60000012dcc0 .part L_0x6000001cde00, 8, 1;
L_0x60000012dd60 .part L_0x6000001cde00, 9, 1;
L_0x60000012de00 .part L_0x6000001cde00, 10, 1;
L_0x60000012dea0 .part L_0x6000001cde00, 11, 1;
L_0x60000012df40 .part L_0x6000001cde00, 12, 1;
L_0x60000012dfe0 .part L_0x6000001cde00, 13, 1;
L_0x60000012e080 .part L_0x6000001cde00, 14, 1;
L_0x60000012e120 .part L_0x6000001cde00, 15, 1;
p0x7f9f3731be48 .port I0x60000304e160, L_0x60000012c3c0;
 .tranvp 16 1 0, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731be48;
p0x7f9f3731c268 .port I0x60000304e160, L_0x60000012c500;
 .tranvp 16 1 1, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731c268;
p0x7f9f3731c628 .port I0x60000304e160, L_0x60000012c640;
 .tranvp 16 1 2, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731c628;
p0x7f9f3731c9e8 .port I0x60000304e160, L_0x60000012c780;
 .tranvp 16 1 3, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731c9e8;
p0x7f9f3731cda8 .port I0x60000304e160, L_0x60000012c8c0;
 .tranvp 16 1 4, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731cda8;
p0x7f9f3731d168 .port I0x60000304e160, L_0x60000012ca00;
 .tranvp 16 1 5, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731d168;
p0x7f9f3731d528 .port I0x60000304e160, L_0x60000012cb40;
 .tranvp 16 1 6, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731d528;
p0x7f9f3731d8e8 .port I0x60000304e160, L_0x60000012cc80;
 .tranvp 16 1 7, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731d8e8;
p0x7f9f3731dca8 .port I0x60000304e160, L_0x60000012cdc0;
 .tranvp 16 1 8, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731dca8;
p0x7f9f3731e068 .port I0x60000304e160, L_0x60000012cf00;
 .tranvp 16 1 9, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731e068;
p0x7f9f3731e428 .port I0x60000304e160, L_0x60000012d040;
 .tranvp 16 1 10, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731e428;
p0x7f9f3731e7e8 .port I0x60000304e160, L_0x60000012d180;
 .tranvp 16 1 11, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731e7e8;
p0x7f9f3731eba8 .port I0x60000304e160, L_0x60000012d2c0;
 .tranvp 16 1 12, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731eba8;
p0x7f9f3731ef68 .port I0x60000304e160, L_0x60000012d400;
 .tranvp 16 1 13, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731ef68;
p0x7f9f3731f328 .port I0x60000304e160, L_0x60000012d540;
 .tranvp 16 1 14, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731f328;
p0x7f9f3731f6e8 .port I0x60000304e160, L_0x60000012d680;
 .tranvp 16 1 15, I0x60000304e160, p0x7f9f358b95a8 p0x7f9f3731f6e8;
p0x7f9f3731be78 .port I0x600003101fe0, L_0x60000012c460;
 .tranvp 16 1 0, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731be78;
p0x7f9f3731c298 .port I0x600003101fe0, L_0x60000012c5a0;
 .tranvp 16 1 1, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731c298;
p0x7f9f3731c658 .port I0x600003101fe0, L_0x60000012c6e0;
 .tranvp 16 1 2, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731c658;
p0x7f9f3731ca18 .port I0x600003101fe0, L_0x60000012c820;
 .tranvp 16 1 3, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731ca18;
p0x7f9f3731cdd8 .port I0x600003101fe0, L_0x60000012c960;
 .tranvp 16 1 4, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731cdd8;
p0x7f9f3731d198 .port I0x600003101fe0, L_0x60000012caa0;
 .tranvp 16 1 5, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731d198;
p0x7f9f3731d558 .port I0x600003101fe0, L_0x60000012cbe0;
 .tranvp 16 1 6, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731d558;
p0x7f9f3731d918 .port I0x600003101fe0, L_0x60000012cd20;
 .tranvp 16 1 7, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731d918;
p0x7f9f3731dcd8 .port I0x600003101fe0, L_0x60000012ce60;
 .tranvp 16 1 8, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731dcd8;
p0x7f9f3731e098 .port I0x600003101fe0, L_0x60000012cfa0;
 .tranvp 16 1 9, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731e098;
p0x7f9f3731e458 .port I0x600003101fe0, L_0x60000012d0e0;
 .tranvp 16 1 10, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731e458;
p0x7f9f3731e818 .port I0x600003101fe0, L_0x60000012d220;
 .tranvp 16 1 11, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731e818;
p0x7f9f3731ebd8 .port I0x600003101fe0, L_0x60000012d360;
 .tranvp 16 1 12, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731ebd8;
p0x7f9f3731ef98 .port I0x600003101fe0, L_0x60000012d4a0;
 .tranvp 16 1 13, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731ef98;
p0x7f9f3731f358 .port I0x600003101fe0, L_0x60000012d5e0;
 .tranvp 16 1 14, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731f358;
p0x7f9f3731f718 .port I0x600003101fe0, L_0x60000012d720;
 .tranvp 16 1 15, I0x600003101fe0, p0x7f9f358b95d8 p0x7f9f3731f718;
S_0x7f9f35adbeb0 .scope module, "bitArray[0]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cac70_0 .net8 "Bitline1", 0 0, p0x7f9f3731be48;  1 drivers, strength-aware
v0x6000000cad00_0 .net8 "Bitline2", 0 0, p0x7f9f3731be78;  1 drivers, strength-aware
v0x6000000cad90_0 .net "D", 0 0, L_0x60000012d7c0;  1 drivers
v0x6000000cae20_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000caeb0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000caf40_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731bf08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cafd0_0 name=_ivl_0
o0x7f9f3731bf38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cb060_0 name=_ivl_4
v0x6000000cb0f0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cb180_0 .net "dffOut", 0 0, v0x6000000cab50_0;  1 drivers
v0x6000000cb210_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012c3c0 .functor MUXZ 1, o0x7f9f3731bf08, v0x6000000cab50_0, L_0x60000010c0a0, C4<>;
L_0x60000012c460 .functor MUXZ 1, o0x7f9f3731bf38, v0x6000000cab50_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adc020 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adbeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000ca910_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000ca9a0_0 .net "d", 0 0, L_0x60000012d7c0;  alias, 1 drivers
v0x6000000caa30_0 .net "q", 0 0, v0x6000000cab50_0;  alias, 1 drivers
v0x6000000caac0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cab50_0 .var "state", 0 0;
v0x6000000cabe0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adc190 .scope module, "bitArray[1]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000cb600_0 .net8 "Bitline1", 0 0, p0x7f9f3731c268;  1 drivers, strength-aware
v0x6000000cb690_0 .net8 "Bitline2", 0 0, p0x7f9f3731c298;  1 drivers, strength-aware
v0x6000000cb720_0 .net "D", 0 0, L_0x60000012d860;  1 drivers
v0x6000000cb7b0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000cb840_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000cb8d0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731c2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cb960_0 name=_ivl_0
o0x7f9f3731c2f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000cb9f0_0 name=_ivl_4
v0x6000000cba80_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cbb10_0 .net "dffOut", 0 0, v0x6000000cb4e0_0;  1 drivers
v0x6000000cbba0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012c500 .functor MUXZ 1, o0x7f9f3731c2c8, v0x6000000cb4e0_0, L_0x60000010c0a0, C4<>;
L_0x60000012c5a0 .functor MUXZ 1, o0x7f9f3731c2f8, v0x6000000cb4e0_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adc300 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adc190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cb2a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cb330_0 .net "d", 0 0, L_0x60000012d860;  alias, 1 drivers
v0x6000000cb3c0_0 .net "q", 0 0, v0x6000000cb4e0_0;  alias, 1 drivers
v0x6000000cb450_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cb4e0_0 .var "state", 0 0;
v0x6000000cb570_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adc470 .scope module, "bitArray[2]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f4000_0 .net8 "Bitline1", 0 0, p0x7f9f3731c628;  1 drivers, strength-aware
v0x6000000f4090_0 .net8 "Bitline2", 0 0, p0x7f9f3731c658;  1 drivers, strength-aware
v0x6000000f4120_0 .net "D", 0 0, L_0x60000012d900;  1 drivers
v0x6000000f41b0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f4240_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f42d0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731c688 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f4360_0 name=_ivl_0
o0x7f9f3731c6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f43f0_0 name=_ivl_4
v0x6000000f4480_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f4510_0 .net "dffOut", 0 0, v0x6000000cbe70_0;  1 drivers
v0x6000000f45a0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012c640 .functor MUXZ 1, o0x7f9f3731c688, v0x6000000cbe70_0, L_0x60000010c0a0, C4<>;
L_0x60000012c6e0 .functor MUXZ 1, o0x7f9f3731c6b8, v0x6000000cbe70_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adc5e0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adc470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000cbc30_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000cbcc0_0 .net "d", 0 0, L_0x60000012d900;  alias, 1 drivers
v0x6000000cbd50_0 .net "q", 0 0, v0x6000000cbe70_0;  alias, 1 drivers
v0x6000000cbde0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000cbe70_0 .var "state", 0 0;
v0x6000000cbf00_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adc750 .scope module, "bitArray[3]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f4990_0 .net8 "Bitline1", 0 0, p0x7f9f3731c9e8;  1 drivers, strength-aware
v0x6000000f4a20_0 .net8 "Bitline2", 0 0, p0x7f9f3731ca18;  1 drivers, strength-aware
v0x6000000f4ab0_0 .net "D", 0 0, L_0x60000012d9a0;  1 drivers
v0x6000000f4b40_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f4bd0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f4c60_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731ca48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f4cf0_0 name=_ivl_0
o0x7f9f3731ca78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f4d80_0 name=_ivl_4
v0x6000000f4e10_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f4ea0_0 .net "dffOut", 0 0, v0x6000000f4870_0;  1 drivers
v0x6000000f4f30_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012c780 .functor MUXZ 1, o0x7f9f3731ca48, v0x6000000f4870_0, L_0x60000010c0a0, C4<>;
L_0x60000012c820 .functor MUXZ 1, o0x7f9f3731ca78, v0x6000000f4870_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adc8c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adc750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f4630_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f46c0_0 .net "d", 0 0, L_0x60000012d9a0;  alias, 1 drivers
v0x6000000f4750_0 .net "q", 0 0, v0x6000000f4870_0;  alias, 1 drivers
v0x6000000f47e0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f4870_0 .var "state", 0 0;
v0x6000000f4900_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adca30 .scope module, "bitArray[4]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f5320_0 .net8 "Bitline1", 0 0, p0x7f9f3731cda8;  1 drivers, strength-aware
v0x6000000f53b0_0 .net8 "Bitline2", 0 0, p0x7f9f3731cdd8;  1 drivers, strength-aware
v0x6000000f5440_0 .net "D", 0 0, L_0x60000012da40;  1 drivers
v0x6000000f54d0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f5560_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f55f0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731ce08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f5680_0 name=_ivl_0
o0x7f9f3731ce38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f5710_0 name=_ivl_4
v0x6000000f57a0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f5830_0 .net "dffOut", 0 0, v0x6000000f5200_0;  1 drivers
v0x6000000f58c0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012c8c0 .functor MUXZ 1, o0x7f9f3731ce08, v0x6000000f5200_0, L_0x60000010c0a0, C4<>;
L_0x60000012c960 .functor MUXZ 1, o0x7f9f3731ce38, v0x6000000f5200_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adcba0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adca30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f4fc0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f5050_0 .net "d", 0 0, L_0x60000012da40;  alias, 1 drivers
v0x6000000f50e0_0 .net "q", 0 0, v0x6000000f5200_0;  alias, 1 drivers
v0x6000000f5170_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f5200_0 .var "state", 0 0;
v0x6000000f5290_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adcd10 .scope module, "bitArray[5]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f5cb0_0 .net8 "Bitline1", 0 0, p0x7f9f3731d168;  1 drivers, strength-aware
v0x6000000f5d40_0 .net8 "Bitline2", 0 0, p0x7f9f3731d198;  1 drivers, strength-aware
v0x6000000f5dd0_0 .net "D", 0 0, L_0x60000012dae0;  1 drivers
v0x6000000f5e60_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f5ef0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f5f80_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731d1c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f6010_0 name=_ivl_0
o0x7f9f3731d1f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f60a0_0 name=_ivl_4
v0x6000000f6130_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f61c0_0 .net "dffOut", 0 0, v0x6000000f5b90_0;  1 drivers
v0x6000000f6250_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012ca00 .functor MUXZ 1, o0x7f9f3731d1c8, v0x6000000f5b90_0, L_0x60000010c0a0, C4<>;
L_0x60000012caa0 .functor MUXZ 1, o0x7f9f3731d1f8, v0x6000000f5b90_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adce80 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adcd10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f5950_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f59e0_0 .net "d", 0 0, L_0x60000012dae0;  alias, 1 drivers
v0x6000000f5a70_0 .net "q", 0 0, v0x6000000f5b90_0;  alias, 1 drivers
v0x6000000f5b00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f5b90_0 .var "state", 0 0;
v0x6000000f5c20_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adcff0 .scope module, "bitArray[6]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f6640_0 .net8 "Bitline1", 0 0, p0x7f9f3731d528;  1 drivers, strength-aware
v0x6000000f66d0_0 .net8 "Bitline2", 0 0, p0x7f9f3731d558;  1 drivers, strength-aware
v0x6000000f6760_0 .net "D", 0 0, L_0x60000012db80;  1 drivers
v0x6000000f67f0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f6880_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f6910_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731d588 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f69a0_0 name=_ivl_0
o0x7f9f3731d5b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f6a30_0 name=_ivl_4
v0x6000000f6ac0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f6b50_0 .net "dffOut", 0 0, v0x6000000f6520_0;  1 drivers
v0x6000000f6be0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012cb40 .functor MUXZ 1, o0x7f9f3731d588, v0x6000000f6520_0, L_0x60000010c0a0, C4<>;
L_0x60000012cbe0 .functor MUXZ 1, o0x7f9f3731d5b8, v0x6000000f6520_0, L_0x6000001286e0, C4<>;
S_0x7f9f35add160 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adcff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f62e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f6370_0 .net "d", 0 0, L_0x60000012db80;  alias, 1 drivers
v0x6000000f6400_0 .net "q", 0 0, v0x6000000f6520_0;  alias, 1 drivers
v0x6000000f6490_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f6520_0 .var "state", 0 0;
v0x6000000f65b0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35add2d0 .scope module, "bitArray[7]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f6fd0_0 .net8 "Bitline1", 0 0, p0x7f9f3731d8e8;  1 drivers, strength-aware
v0x6000000f7060_0 .net8 "Bitline2", 0 0, p0x7f9f3731d918;  1 drivers, strength-aware
v0x6000000f70f0_0 .net "D", 0 0, L_0x60000012dc20;  1 drivers
v0x6000000f7180_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f7210_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f72a0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731d948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f7330_0 name=_ivl_0
o0x7f9f3731d978 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f73c0_0 name=_ivl_4
v0x6000000f7450_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f74e0_0 .net "dffOut", 0 0, v0x6000000f6eb0_0;  1 drivers
v0x6000000f7570_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012cc80 .functor MUXZ 1, o0x7f9f3731d948, v0x6000000f6eb0_0, L_0x60000010c0a0, C4<>;
L_0x60000012cd20 .functor MUXZ 1, o0x7f9f3731d978, v0x6000000f6eb0_0, L_0x6000001286e0, C4<>;
S_0x7f9f35add440 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35add2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f6c70_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f6d00_0 .net "d", 0 0, L_0x60000012dc20;  alias, 1 drivers
v0x6000000f6d90_0 .net "q", 0 0, v0x6000000f6eb0_0;  alias, 1 drivers
v0x6000000f6e20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f6eb0_0 .var "state", 0 0;
v0x6000000f6f40_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35add5b0 .scope module, "bitArray[8]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f7960_0 .net8 "Bitline1", 0 0, p0x7f9f3731dca8;  1 drivers, strength-aware
v0x6000000f79f0_0 .net8 "Bitline2", 0 0, p0x7f9f3731dcd8;  1 drivers, strength-aware
v0x6000000f7a80_0 .net "D", 0 0, L_0x60000012dcc0;  1 drivers
v0x6000000f7b10_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f7ba0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f7c30_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731dd08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f7cc0_0 name=_ivl_0
o0x7f9f3731dd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f7d50_0 name=_ivl_4
v0x6000000f7de0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f7e70_0 .net "dffOut", 0 0, v0x6000000f7840_0;  1 drivers
v0x6000000f7f00_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012cdc0 .functor MUXZ 1, o0x7f9f3731dd08, v0x6000000f7840_0, L_0x60000010c0a0, C4<>;
L_0x60000012ce60 .functor MUXZ 1, o0x7f9f3731dd38, v0x6000000f7840_0, L_0x6000001286e0, C4<>;
S_0x7f9f35add720 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35add5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f7600_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f7690_0 .net "d", 0 0, L_0x60000012dcc0;  alias, 1 drivers
v0x6000000f7720_0 .net "q", 0 0, v0x6000000f7840_0;  alias, 1 drivers
v0x6000000f77b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f7840_0 .var "state", 0 0;
v0x6000000f78d0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adda90 .scope module, "bitArray[9]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f0360_0 .net8 "Bitline1", 0 0, p0x7f9f3731e068;  1 drivers, strength-aware
v0x6000000f03f0_0 .net8 "Bitline2", 0 0, p0x7f9f3731e098;  1 drivers, strength-aware
v0x6000000f0480_0 .net "D", 0 0, L_0x60000012dd60;  1 drivers
v0x6000000f0510_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f05a0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f0630_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731e0c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f06c0_0 name=_ivl_0
o0x7f9f3731e0f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f0750_0 name=_ivl_4
v0x6000000f07e0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f0870_0 .net "dffOut", 0 0, v0x6000000f0240_0;  1 drivers
v0x6000000f0900_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012cf00 .functor MUXZ 1, o0x7f9f3731e0c8, v0x6000000f0240_0, L_0x60000010c0a0, C4<>;
L_0x60000012cfa0 .functor MUXZ 1, o0x7f9f3731e0f8, v0x6000000f0240_0, L_0x6000001286e0, C4<>;
S_0x7f9f35addc00 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adda90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f0000_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f0090_0 .net "d", 0 0, L_0x60000012dd60;  alias, 1 drivers
v0x6000000f0120_0 .net "q", 0 0, v0x6000000f0240_0;  alias, 1 drivers
v0x6000000f01b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f0240_0 .var "state", 0 0;
v0x6000000f02d0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35addd70 .scope module, "bitArray[10]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f0cf0_0 .net8 "Bitline1", 0 0, p0x7f9f3731e428;  1 drivers, strength-aware
v0x6000000f0d80_0 .net8 "Bitline2", 0 0, p0x7f9f3731e458;  1 drivers, strength-aware
v0x6000000f0e10_0 .net "D", 0 0, L_0x60000012de00;  1 drivers
v0x6000000f0ea0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f0f30_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f0fc0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731e488 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f1050_0 name=_ivl_0
o0x7f9f3731e4b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f10e0_0 name=_ivl_4
v0x6000000f1170_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f1200_0 .net "dffOut", 0 0, v0x6000000f0bd0_0;  1 drivers
v0x6000000f1290_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d040 .functor MUXZ 1, o0x7f9f3731e488, v0x6000000f0bd0_0, L_0x60000010c0a0, C4<>;
L_0x60000012d0e0 .functor MUXZ 1, o0x7f9f3731e4b8, v0x6000000f0bd0_0, L_0x6000001286e0, C4<>;
S_0x7f9f35addee0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35addd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f0990_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f0a20_0 .net "d", 0 0, L_0x60000012de00;  alias, 1 drivers
v0x6000000f0ab0_0 .net "q", 0 0, v0x6000000f0bd0_0;  alias, 1 drivers
v0x6000000f0b40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f0bd0_0 .var "state", 0 0;
v0x6000000f0c60_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35ade050 .scope module, "bitArray[11]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f1680_0 .net8 "Bitline1", 0 0, p0x7f9f3731e7e8;  1 drivers, strength-aware
v0x6000000f1710_0 .net8 "Bitline2", 0 0, p0x7f9f3731e818;  1 drivers, strength-aware
v0x6000000f17a0_0 .net "D", 0 0, L_0x60000012dea0;  1 drivers
v0x6000000f1830_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f18c0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f1950_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731e848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f19e0_0 name=_ivl_0
o0x7f9f3731e878 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f1a70_0 name=_ivl_4
v0x6000000f1b00_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f1b90_0 .net "dffOut", 0 0, v0x6000000f1560_0;  1 drivers
v0x6000000f1c20_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d180 .functor MUXZ 1, o0x7f9f3731e848, v0x6000000f1560_0, L_0x60000010c0a0, C4<>;
L_0x60000012d220 .functor MUXZ 1, o0x7f9f3731e878, v0x6000000f1560_0, L_0x6000001286e0, C4<>;
S_0x7f9f35ade1c0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ade050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f1320_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f13b0_0 .net "d", 0 0, L_0x60000012dea0;  alias, 1 drivers
v0x6000000f1440_0 .net "q", 0 0, v0x6000000f1560_0;  alias, 1 drivers
v0x6000000f14d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f1560_0 .var "state", 0 0;
v0x6000000f15f0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35ade330 .scope module, "bitArray[12]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f2010_0 .net8 "Bitline1", 0 0, p0x7f9f3731eba8;  1 drivers, strength-aware
v0x6000000f20a0_0 .net8 "Bitline2", 0 0, p0x7f9f3731ebd8;  1 drivers, strength-aware
v0x6000000f2130_0 .net "D", 0 0, L_0x60000012df40;  1 drivers
v0x6000000f21c0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f2250_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f22e0_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731ec08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f2370_0 name=_ivl_0
o0x7f9f3731ec38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f2400_0 name=_ivl_4
v0x6000000f2490_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f2520_0 .net "dffOut", 0 0, v0x6000000f1ef0_0;  1 drivers
v0x6000000f25b0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d2c0 .functor MUXZ 1, o0x7f9f3731ec08, v0x6000000f1ef0_0, L_0x60000010c0a0, C4<>;
L_0x60000012d360 .functor MUXZ 1, o0x7f9f3731ec38, v0x6000000f1ef0_0, L_0x6000001286e0, C4<>;
S_0x7f9f35ade4a0 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ade330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f1cb0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f1d40_0 .net "d", 0 0, L_0x60000012df40;  alias, 1 drivers
v0x6000000f1dd0_0 .net "q", 0 0, v0x6000000f1ef0_0;  alias, 1 drivers
v0x6000000f1e60_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f1ef0_0 .var "state", 0 0;
v0x6000000f1f80_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35ade610 .scope module, "bitArray[13]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f29a0_0 .net8 "Bitline1", 0 0, p0x7f9f3731ef68;  1 drivers, strength-aware
v0x6000000f2a30_0 .net8 "Bitline2", 0 0, p0x7f9f3731ef98;  1 drivers, strength-aware
v0x6000000f2ac0_0 .net "D", 0 0, L_0x60000012dfe0;  1 drivers
v0x6000000f2b50_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f2be0_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f2c70_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731efc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f2d00_0 name=_ivl_0
o0x7f9f3731eff8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f2d90_0 name=_ivl_4
v0x6000000f2e20_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f2eb0_0 .net "dffOut", 0 0, v0x6000000f2880_0;  1 drivers
v0x6000000f2f40_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d400 .functor MUXZ 1, o0x7f9f3731efc8, v0x6000000f2880_0, L_0x60000010c0a0, C4<>;
L_0x60000012d4a0 .functor MUXZ 1, o0x7f9f3731eff8, v0x6000000f2880_0, L_0x6000001286e0, C4<>;
S_0x7f9f35ade780 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ade610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f2640_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f26d0_0 .net "d", 0 0, L_0x60000012dfe0;  alias, 1 drivers
v0x6000000f2760_0 .net "q", 0 0, v0x6000000f2880_0;  alias, 1 drivers
v0x6000000f27f0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f2880_0 .var "state", 0 0;
v0x6000000f2910_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35ade8f0 .scope module, "bitArray[14]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f3330_0 .net8 "Bitline1", 0 0, p0x7f9f3731f328;  1 drivers, strength-aware
v0x6000000f33c0_0 .net8 "Bitline2", 0 0, p0x7f9f3731f358;  1 drivers, strength-aware
v0x6000000f3450_0 .net "D", 0 0, L_0x60000012e080;  1 drivers
v0x6000000f34e0_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f3570_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000f3600_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731f388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f3690_0 name=_ivl_0
o0x7f9f3731f3b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000f3720_0 name=_ivl_4
v0x6000000f37b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f3840_0 .net "dffOut", 0 0, v0x6000000f3210_0;  1 drivers
v0x6000000f38d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d540 .functor MUXZ 1, o0x7f9f3731f388, v0x6000000f3210_0, L_0x60000010c0a0, C4<>;
L_0x60000012d5e0 .functor MUXZ 1, o0x7f9f3731f3b8, v0x6000000f3210_0, L_0x6000001286e0, C4<>;
S_0x7f9f35adea60 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35ade8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f2fd0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f3060_0 .net "d", 0 0, L_0x60000012e080;  alias, 1 drivers
v0x6000000f30f0_0 .net "q", 0 0, v0x6000000f3210_0;  alias, 1 drivers
v0x6000000f3180_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f3210_0 .var "state", 0 0;
v0x6000000f32a0_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35adebd0 .scope module, "bitArray[15]" "BitCell" 14 115, 14 31 0, S_0x7f9f35ada490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "D";
    .port_info 3 /INPUT 1 "WriteEnable";
    .port_info 4 /INPUT 1 "ReadEnable1";
    .port_info 5 /INPUT 1 "ReadEnable2";
    .port_info 6 /INOUT 1 "Bitline1";
    .port_info 7 /INOUT 1 "Bitline2";
v0x6000000f3cc0_0 .net8 "Bitline1", 0 0, p0x7f9f3731f6e8;  1 drivers, strength-aware
v0x6000000f3d50_0 .net8 "Bitline2", 0 0, p0x7f9f3731f718;  1 drivers, strength-aware
v0x6000000f3de0_0 .net "D", 0 0, L_0x60000012e120;  1 drivers
v0x6000000f3e70_0 .net "ReadEnable1", 0 0, L_0x60000010c0a0;  alias, 1 drivers
v0x6000000f3f00_0 .net "ReadEnable2", 0 0, L_0x6000001286e0;  alias, 1 drivers
v0x6000000fc000_0 .net "WriteEnable", 0 0, L_0x60000012eb20;  alias, 1 drivers
o0x7f9f3731f748 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fc090_0 name=_ivl_0
o0x7f9f3731f778 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x6000000fc120_0 name=_ivl_4
v0x6000000fc1b0_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000fc240_0 .net "dffOut", 0 0, v0x6000000f3ba0_0;  1 drivers
v0x6000000fc2d0_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
L_0x60000012d680 .functor MUXZ 1, o0x7f9f3731f748, v0x6000000f3ba0_0, L_0x60000010c0a0, C4<>;
L_0x60000012d720 .functor MUXZ 1, o0x7f9f3731f778, v0x6000000f3ba0_0, L_0x6000001286e0, C4<>;
S_0x7f9f35aded40 .scope module, "floppy" "dff" 14 43, 14 2 0, S_0x7f9f35adebd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "wen";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v0x6000000f3960_0 .net "clk", 0 0, v0x6000000e0fc0_0;  alias, 1 drivers
v0x6000000f39f0_0 .net "d", 0 0, L_0x60000012e120;  alias, 1 drivers
v0x6000000f3a80_0 .net "q", 0 0, v0x6000000f3ba0_0;  alias, 1 drivers
v0x6000000f3b10_0 .net "rst", 0 0, L_0x600001b4fa30;  alias, 1 drivers
v0x6000000f3ba0_0 .var "state", 0 0;
v0x6000000f3c30_0 .net "wen", 0 0, L_0x60000012eb20;  alias, 1 drivers
S_0x7f9f35add890 .scope module, "writeDecoder2" "WriteDecoder_4_16" 26 20, 14 76 0, S_0x7f9f35b71790;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "RegId";
    .port_info 1 /INPUT 1 "WriteReg";
    .port_info 2 /OUTPUT 16 "Wordline";
L_0x600001b4fc60 .functor AND 1, L_0x6000001541e0, L_0x600000154140, C4<1>, C4<1>;
L_0x600001b4fbf0 .functor AND 1, L_0x600001b4fc60, L_0x6000001540a0, C4<1>, C4<1>;
L_0x600001b4ff70 .functor AND 1, L_0x600001b4fbf0, L_0x600000156940, C4<1>, C4<1>;
L_0x600001b4ff00 .functor AND 1, L_0x600001b4ff70, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b4fe90 .functor AND 1, L_0x6000001568a0, L_0x600000156800, C4<1>, C4<1>;
L_0x600001b4fe20 .functor AND 1, L_0x600001b4fe90, L_0x600000156760, C4<1>, C4<1>;
L_0x600001b4fdb0 .functor AND 1, L_0x600001b4fe20, L_0x600000156620, C4<1>, C4<1>;
L_0x600001b4fd40 .functor AND 1, L_0x600001b4fdb0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b4fb10 .functor AND 1, L_0x600000156580, L_0x6000001564e0, C4<1>, C4<1>;
L_0x600001b4f950 .functor AND 1, L_0x600001b4fb10, L_0x6000001563a0, C4<1>, C4<1>;
L_0x600001b4faa0 .functor AND 1, L_0x600001b4f950, L_0x600000156300, C4<1>, C4<1>;
L_0x600001b4f800 .functor AND 1, L_0x600001b4faa0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b4f9c0 .functor AND 1, L_0x600000156260, L_0x6000001561c0, C4<1>, C4<1>;
L_0x600001b4f790 .functor AND 1, L_0x600001b4f9c0, L_0x600000156080, C4<1>, C4<1>;
L_0x600001b4f8e0 .functor AND 1, L_0x600001b4f790, L_0x600000157de0, C4<1>, C4<1>;
L_0x600001b10070 .functor AND 1, L_0x600001b4f8e0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b100e0 .functor AND 1, L_0x600000101680, L_0x600000101540, C4<1>, C4<1>;
L_0x600001b10150 .functor AND 1, L_0x600001b100e0, L_0x6000001014a0, C4<1>, C4<1>;
L_0x600001b101c0 .functor AND 1, L_0x600001b10150, L_0x600000101400, C4<1>, C4<1>;
L_0x600001b10230 .functor AND 1, L_0x600001b101c0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b102a0 .functor AND 1, L_0x6000001012c0, L_0x600000101180, C4<1>, C4<1>;
L_0x600001b10310 .functor AND 1, L_0x600001b102a0, L_0x600000101360, C4<1>, C4<1>;
L_0x600001b10380 .functor AND 1, L_0x600001b10310, L_0x600000101040, C4<1>, C4<1>;
L_0x600001b103f0 .functor AND 1, L_0x600001b10380, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b10460 .functor AND 1, L_0x600000100fa0, L_0x6000001017c0, C4<1>, C4<1>;
L_0x600001b104d0 .functor AND 1, L_0x600001b10460, L_0x600000101900, C4<1>, C4<1>;
L_0x600001b10540 .functor AND 1, L_0x600001b104d0, L_0x6000001019a0, C4<1>, C4<1>;
L_0x600001b105b0 .functor AND 1, L_0x600001b10540, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b10620 .functor AND 1, L_0x600000101a40, L_0x600000101b80, C4<1>, C4<1>;
L_0x600001b10690 .functor AND 1, L_0x600001b10620, L_0x600000101cc0, C4<1>, C4<1>;
L_0x600001b10700 .functor AND 1, L_0x600001b10690, L_0x600000101e00, C4<1>, C4<1>;
L_0x600001b10770 .functor AND 1, L_0x600001b10700, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b107e0 .functor AND 1, L_0x600000101f40, L_0x600000101fe0, C4<1>, C4<1>;
L_0x600001b10850 .functor AND 1, L_0x600001b107e0, L_0x600000102080, C4<1>, C4<1>;
L_0x600001b108c0 .functor AND 1, L_0x600001b10850, L_0x600000102120, C4<1>, C4<1>;
L_0x600001b10930 .functor AND 1, L_0x600001b108c0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b109a0 .functor AND 1, L_0x600000102260, L_0x600000102300, C4<1>, C4<1>;
L_0x600001b10a10 .functor AND 1, L_0x600001b109a0, L_0x6000001023a0, C4<1>, C4<1>;
L_0x600001b10a80 .functor AND 1, L_0x600001b10a10, L_0x6000001024e0, C4<1>, C4<1>;
L_0x600001b10af0 .functor AND 1, L_0x600001b10a80, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b10b60 .functor AND 1, L_0x600000102620, L_0x6000001026c0, C4<1>, C4<1>;
L_0x600001b10bd0 .functor AND 1, L_0x600001b10b60, L_0x600000102800, C4<1>, C4<1>;
L_0x600001b10c40 .functor AND 1, L_0x600001b10bd0, L_0x6000001028a0, C4<1>, C4<1>;
L_0x600001b10cb0 .functor AND 1, L_0x600001b10c40, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b10d20 .functor AND 1, L_0x6000001029e0, L_0x600000102a80, C4<1>, C4<1>;
L_0x600001b10d90 .functor AND 1, L_0x600001b10d20, L_0x600000102bc0, C4<1>, C4<1>;
L_0x600001b10e00 .functor AND 1, L_0x600001b10d90, L_0x600000102d00, C4<1>, C4<1>;
L_0x600001b10e70 .functor AND 1, L_0x600001b10e00, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b10ee0 .functor AND 1, L_0x600000102e40, L_0x600000102f80, C4<1>, C4<1>;
L_0x600001b10f50 .functor AND 1, L_0x600001b10ee0, L_0x600000103020, C4<1>, C4<1>;
L_0x600001b10fc0 .functor AND 1, L_0x600001b10f50, L_0x6000001030c0, C4<1>, C4<1>;
L_0x600001b11030 .functor AND 1, L_0x600001b10fc0, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b110a0 .functor AND 1, L_0x600000103200, L_0x600000103340, C4<1>, C4<1>;
L_0x600001b11110 .functor AND 1, L_0x600001b110a0, L_0x6000001033e0, C4<1>, C4<1>;
L_0x600001b11180 .functor AND 1, L_0x600001b11110, L_0x600000103520, C4<1>, C4<1>;
L_0x600001b111f0 .functor AND 1, L_0x600001b11180, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b11260 .functor AND 1, L_0x600000103660, L_0x6000001037a0, C4<1>, C4<1>;
L_0x600001b112d0 .functor AND 1, L_0x600001b11260, L_0x6000001038e0, C4<1>, C4<1>;
L_0x600001b11340 .functor AND 1, L_0x600001b112d0, L_0x600000103980, C4<1>, C4<1>;
L_0x600001b113b0 .functor AND 1, L_0x600001b11340, v0x600000300a20_0, C4<1>, C4<1>;
L_0x600001b11420 .functor AND 1, L_0x600000103b60, L_0x600000103ca0, C4<1>, C4<1>;
L_0x600001b11490 .functor AND 1, L_0x600001b11420, L_0x600000103de0, C4<1>, C4<1>;
L_0x600001b11500 .functor AND 1, L_0x600001b11490, L_0x600000103f20, C4<1>, C4<1>;
L_0x600001b11570 .functor AND 1, L_0x600001b11500, v0x600000300a20_0, C4<1>, C4<1>;
v0x6000000fc7e0_0 .net "RegId", 3 0, L_0x6000001c24e0;  alias, 1 drivers
v0x6000000fc870_0 .net "Wordline", 15 0, L_0x600000103a20;  alias, 1 drivers
v0x6000000fc900_0 .net "WriteReg", 0 0, v0x600000300a20_0;  alias, 1 drivers
v0x6000000fc990_0 .net *"_ivl_103", 0 0, L_0x6000001012c0;  1 drivers
v0x6000000fca20_0 .net *"_ivl_105", 0 0, L_0x600000101220;  1 drivers
v0x6000000fcab0_0 .net *"_ivl_107", 0 0, L_0x600000101180;  1 drivers
v0x6000000fcb40_0 .net *"_ivl_109", 0 0, L_0x600001b102a0;  1 drivers
v0x6000000fcbd0_0 .net *"_ivl_11", 0 0, L_0x600001b4fbf0;  1 drivers
v0x6000000fcc60_0 .net *"_ivl_111", 0 0, L_0x600000101360;  1 drivers
v0x6000000fccf0_0 .net *"_ivl_113", 0 0, L_0x600001b10310;  1 drivers
v0x6000000fcd80_0 .net *"_ivl_115", 0 0, L_0x6000001010e0;  1 drivers
v0x6000000fce10_0 .net *"_ivl_117", 0 0, L_0x600000101040;  1 drivers
v0x6000000fcea0_0 .net *"_ivl_119", 0 0, L_0x600001b10380;  1 drivers
v0x6000000fcf30_0 .net *"_ivl_121", 0 0, L_0x600001b103f0;  1 drivers
v0x6000000fcfc0_0 .net *"_ivl_125", 0 0, L_0x600000100fa0;  1 drivers
v0x6000000fd050_0 .net *"_ivl_127", 0 0, L_0x600000100f00;  1 drivers
v0x6000000fd0e0_0 .net *"_ivl_129", 0 0, L_0x6000001017c0;  1 drivers
v0x6000000fd170_0 .net *"_ivl_13", 0 0, L_0x600000156940;  1 drivers
v0x6000000fd200_0 .net *"_ivl_131", 0 0, L_0x600001b10460;  1 drivers
v0x6000000fd290_0 .net *"_ivl_133", 0 0, L_0x600000101860;  1 drivers
v0x6000000fd320_0 .net *"_ivl_135", 0 0, L_0x600000101900;  1 drivers
v0x6000000fd3b0_0 .net *"_ivl_137", 0 0, L_0x600001b104d0;  1 drivers
v0x6000000fd440_0 .net *"_ivl_139", 0 0, L_0x6000001019a0;  1 drivers
v0x6000000fd4d0_0 .net *"_ivl_141", 0 0, L_0x600001b10540;  1 drivers
v0x6000000fd560_0 .net *"_ivl_143", 0 0, L_0x600001b105b0;  1 drivers
v0x6000000fd5f0_0 .net *"_ivl_147", 0 0, L_0x600000101a40;  1 drivers
v0x6000000fd680_0 .net *"_ivl_149", 0 0, L_0x600000101ae0;  1 drivers
v0x6000000fd710_0 .net *"_ivl_15", 0 0, L_0x600001b4ff70;  1 drivers
v0x6000000fd7a0_0 .net *"_ivl_151", 0 0, L_0x600000101b80;  1 drivers
v0x6000000fd830_0 .net *"_ivl_153", 0 0, L_0x600001b10620;  1 drivers
v0x6000000fd8c0_0 .net *"_ivl_155", 0 0, L_0x600000101c20;  1 drivers
v0x6000000fd950_0 .net *"_ivl_157", 0 0, L_0x600000101cc0;  1 drivers
v0x6000000fd9e0_0 .net *"_ivl_159", 0 0, L_0x600001b10690;  1 drivers
v0x6000000fda70_0 .net *"_ivl_161", 0 0, L_0x600000101d60;  1 drivers
v0x6000000fdb00_0 .net *"_ivl_163", 0 0, L_0x600000101e00;  1 drivers
v0x6000000fdb90_0 .net *"_ivl_165", 0 0, L_0x600001b10700;  1 drivers
v0x6000000fdc20_0 .net *"_ivl_167", 0 0, L_0x600001b10770;  1 drivers
v0x6000000fdcb0_0 .net *"_ivl_17", 0 0, L_0x600001b4ff00;  1 drivers
v0x6000000fdd40_0 .net *"_ivl_171", 0 0, L_0x600000101ea0;  1 drivers
v0x6000000fddd0_0 .net *"_ivl_173", 0 0, L_0x600000101f40;  1 drivers
v0x6000000fde60_0 .net *"_ivl_175", 0 0, L_0x600000101fe0;  1 drivers
v0x6000000fdef0_0 .net *"_ivl_177", 0 0, L_0x600001b107e0;  1 drivers
v0x6000000fdf80_0 .net *"_ivl_179", 0 0, L_0x600000102080;  1 drivers
v0x6000000fe010_0 .net *"_ivl_181", 0 0, L_0x600001b10850;  1 drivers
v0x6000000fe0a0_0 .net *"_ivl_183", 0 0, L_0x600000102120;  1 drivers
v0x6000000fe130_0 .net *"_ivl_185", 0 0, L_0x600001b108c0;  1 drivers
v0x6000000fe1c0_0 .net *"_ivl_187", 0 0, L_0x600001b10930;  1 drivers
v0x6000000fe250_0 .net *"_ivl_191", 0 0, L_0x6000001021c0;  1 drivers
v0x6000000fe2e0_0 .net *"_ivl_193", 0 0, L_0x600000102260;  1 drivers
v0x6000000fe370_0 .net *"_ivl_195", 0 0, L_0x600000102300;  1 drivers
v0x6000000fe400_0 .net *"_ivl_197", 0 0, L_0x600001b109a0;  1 drivers
v0x6000000fe490_0 .net *"_ivl_199", 0 0, L_0x6000001023a0;  1 drivers
v0x6000000fe520_0 .net *"_ivl_201", 0 0, L_0x600001b10a10;  1 drivers
v0x6000000fe5b0_0 .net *"_ivl_203", 0 0, L_0x600000102440;  1 drivers
v0x6000000fe640_0 .net *"_ivl_205", 0 0, L_0x6000001024e0;  1 drivers
v0x6000000fe6d0_0 .net *"_ivl_207", 0 0, L_0x600001b10a80;  1 drivers
v0x6000000fe760_0 .net *"_ivl_209", 0 0, L_0x600001b10af0;  1 drivers
v0x6000000fe7f0_0 .net *"_ivl_21", 0 0, L_0x6000001568a0;  1 drivers
v0x6000000fe880_0 .net *"_ivl_213", 0 0, L_0x600000102580;  1 drivers
v0x6000000fe910_0 .net *"_ivl_215", 0 0, L_0x600000102620;  1 drivers
v0x6000000fe9a0_0 .net *"_ivl_217", 0 0, L_0x6000001026c0;  1 drivers
v0x6000000fea30_0 .net *"_ivl_219", 0 0, L_0x600001b10b60;  1 drivers
v0x6000000feac0_0 .net *"_ivl_221", 0 0, L_0x600000102760;  1 drivers
v0x6000000feb50_0 .net *"_ivl_223", 0 0, L_0x600000102800;  1 drivers
v0x6000000febe0_0 .net *"_ivl_225", 0 0, L_0x600001b10bd0;  1 drivers
v0x6000000fec70_0 .net *"_ivl_227", 0 0, L_0x6000001028a0;  1 drivers
v0x6000000fed00_0 .net *"_ivl_229", 0 0, L_0x600001b10c40;  1 drivers
v0x6000000fed90_0 .net *"_ivl_23", 0 0, L_0x600000156800;  1 drivers
v0x6000000fee20_0 .net *"_ivl_231", 0 0, L_0x600001b10cb0;  1 drivers
v0x6000000feeb0_0 .net *"_ivl_235", 0 0, L_0x600000102940;  1 drivers
v0x6000000fef40_0 .net *"_ivl_237", 0 0, L_0x6000001029e0;  1 drivers
v0x6000000fefd0_0 .net *"_ivl_239", 0 0, L_0x600000102a80;  1 drivers
v0x6000000ff060_0 .net *"_ivl_241", 0 0, L_0x600001b10d20;  1 drivers
v0x6000000ff0f0_0 .net *"_ivl_243", 0 0, L_0x600000102b20;  1 drivers
v0x6000000ff180_0 .net *"_ivl_245", 0 0, L_0x600000102bc0;  1 drivers
v0x6000000ff210_0 .net *"_ivl_247", 0 0, L_0x600001b10d90;  1 drivers
v0x6000000ff2a0_0 .net *"_ivl_249", 0 0, L_0x600000102c60;  1 drivers
v0x6000000ff330_0 .net *"_ivl_25", 0 0, L_0x600001b4fe90;  1 drivers
v0x6000000ff3c0_0 .net *"_ivl_251", 0 0, L_0x600000102d00;  1 drivers
v0x6000000ff450_0 .net *"_ivl_253", 0 0, L_0x600001b10e00;  1 drivers
v0x6000000ff4e0_0 .net *"_ivl_255", 0 0, L_0x600001b10e70;  1 drivers
v0x6000000ff570_0 .net *"_ivl_259", 0 0, L_0x600000102da0;  1 drivers
v0x6000000ff600_0 .net *"_ivl_261", 0 0, L_0x600000102e40;  1 drivers
v0x6000000ff690_0 .net *"_ivl_263", 0 0, L_0x600000102ee0;  1 drivers
v0x6000000ff720_0 .net *"_ivl_265", 0 0, L_0x600000102f80;  1 drivers
v0x6000000ff7b0_0 .net *"_ivl_267", 0 0, L_0x600001b10ee0;  1 drivers
v0x6000000ff840_0 .net *"_ivl_269", 0 0, L_0x600000103020;  1 drivers
v0x6000000ff8d0_0 .net *"_ivl_27", 0 0, L_0x600000156760;  1 drivers
v0x6000000ff960_0 .net *"_ivl_271", 0 0, L_0x600001b10f50;  1 drivers
v0x6000000ff9f0_0 .net *"_ivl_273", 0 0, L_0x6000001030c0;  1 drivers
v0x6000000ffa80_0 .net *"_ivl_275", 0 0, L_0x600001b10fc0;  1 drivers
v0x6000000ffb10_0 .net *"_ivl_277", 0 0, L_0x600001b11030;  1 drivers
v0x6000000ffba0_0 .net *"_ivl_281", 0 0, L_0x600000103160;  1 drivers
v0x6000000ffc30_0 .net *"_ivl_283", 0 0, L_0x600000103200;  1 drivers
v0x6000000ffcc0_0 .net *"_ivl_285", 0 0, L_0x6000001032a0;  1 drivers
v0x6000000ffd50_0 .net *"_ivl_287", 0 0, L_0x600000103340;  1 drivers
v0x6000000ffde0_0 .net *"_ivl_289", 0 0, L_0x600001b110a0;  1 drivers
v0x6000000ffe70_0 .net *"_ivl_29", 0 0, L_0x600001b4fe20;  1 drivers
v0x6000000fff00_0 .net *"_ivl_291", 0 0, L_0x6000001033e0;  1 drivers
v0x6000000f8000_0 .net *"_ivl_293", 0 0, L_0x600001b11110;  1 drivers
v0x6000000f8090_0 .net *"_ivl_295", 0 0, L_0x600000103480;  1 drivers
v0x6000000f8120_0 .net *"_ivl_297", 0 0, L_0x600000103520;  1 drivers
v0x6000000f81b0_0 .net *"_ivl_299", 0 0, L_0x600001b11180;  1 drivers
v0x6000000f8240_0 .net *"_ivl_3", 0 0, L_0x6000001541e0;  1 drivers
v0x6000000f82d0_0 .net *"_ivl_301", 0 0, L_0x600001b111f0;  1 drivers
v0x6000000f8360_0 .net *"_ivl_305", 0 0, L_0x6000001035c0;  1 drivers
v0x6000000f83f0_0 .net *"_ivl_307", 0 0, L_0x600000103660;  1 drivers
v0x6000000f8480_0 .net *"_ivl_309", 0 0, L_0x600000103700;  1 drivers
v0x6000000f8510_0 .net *"_ivl_31", 0 0, L_0x6000001566c0;  1 drivers
v0x6000000f85a0_0 .net *"_ivl_311", 0 0, L_0x6000001037a0;  1 drivers
v0x6000000f8630_0 .net *"_ivl_313", 0 0, L_0x600001b11260;  1 drivers
v0x6000000f86c0_0 .net *"_ivl_315", 0 0, L_0x600000103840;  1 drivers
v0x6000000f8750_0 .net *"_ivl_317", 0 0, L_0x6000001038e0;  1 drivers
v0x6000000f87e0_0 .net *"_ivl_319", 0 0, L_0x600001b112d0;  1 drivers
v0x6000000f8870_0 .net *"_ivl_321", 0 0, L_0x600000103980;  1 drivers
v0x6000000f8900_0 .net *"_ivl_323", 0 0, L_0x600001b11340;  1 drivers
v0x6000000f8990_0 .net *"_ivl_325", 0 0, L_0x600001b113b0;  1 drivers
v0x6000000f8a20_0 .net *"_ivl_33", 0 0, L_0x600000156620;  1 drivers
v0x6000000f8ab0_0 .net *"_ivl_330", 0 0, L_0x600000103ac0;  1 drivers
v0x6000000f8b40_0 .net *"_ivl_332", 0 0, L_0x600000103b60;  1 drivers
v0x6000000f8bd0_0 .net *"_ivl_334", 0 0, L_0x600000103c00;  1 drivers
v0x6000000f8c60_0 .net *"_ivl_336", 0 0, L_0x600000103ca0;  1 drivers
v0x6000000f8cf0_0 .net *"_ivl_338", 0 0, L_0x600001b11420;  1 drivers
v0x6000000f8d80_0 .net *"_ivl_340", 0 0, L_0x600000103d40;  1 drivers
v0x6000000f8e10_0 .net *"_ivl_342", 0 0, L_0x600000103de0;  1 drivers
v0x6000000f8ea0_0 .net *"_ivl_344", 0 0, L_0x600001b11490;  1 drivers
v0x6000000f8f30_0 .net *"_ivl_346", 0 0, L_0x600000103e80;  1 drivers
v0x6000000f8fc0_0 .net *"_ivl_348", 0 0, L_0x600000103f20;  1 drivers
v0x6000000f9050_0 .net *"_ivl_35", 0 0, L_0x600001b4fdb0;  1 drivers
v0x6000000f90e0_0 .net *"_ivl_350", 0 0, L_0x600001b11500;  1 drivers
v0x6000000f9170_0 .net *"_ivl_352", 0 0, L_0x600001b11570;  1 drivers
v0x6000000f9200_0 .net *"_ivl_37", 0 0, L_0x600001b4fd40;  1 drivers
v0x6000000f9290_0 .net *"_ivl_41", 0 0, L_0x600000156580;  1 drivers
v0x6000000f9320_0 .net *"_ivl_43", 0 0, L_0x6000001564e0;  1 drivers
v0x6000000f93b0_0 .net *"_ivl_45", 0 0, L_0x600001b4fb10;  1 drivers
v0x6000000f9440_0 .net *"_ivl_47", 0 0, L_0x600000156440;  1 drivers
v0x6000000f94d0_0 .net *"_ivl_49", 0 0, L_0x6000001563a0;  1 drivers
v0x6000000f9560_0 .net *"_ivl_5", 0 0, L_0x600000154140;  1 drivers
v0x6000000f95f0_0 .net *"_ivl_51", 0 0, L_0x600001b4f950;  1 drivers
v0x6000000f9680_0 .net *"_ivl_53", 0 0, L_0x600000156300;  1 drivers
v0x6000000f9710_0 .net *"_ivl_55", 0 0, L_0x600001b4faa0;  1 drivers
v0x6000000f97a0_0 .net *"_ivl_57", 0 0, L_0x600001b4f800;  1 drivers
v0x6000000f9830_0 .net *"_ivl_61", 0 0, L_0x600000156260;  1 drivers
v0x6000000f98c0_0 .net *"_ivl_63", 0 0, L_0x6000001561c0;  1 drivers
v0x6000000f9950_0 .net *"_ivl_65", 0 0, L_0x600001b4f9c0;  1 drivers
v0x6000000f99e0_0 .net *"_ivl_67", 0 0, L_0x600000156120;  1 drivers
v0x6000000f9a70_0 .net *"_ivl_69", 0 0, L_0x600000156080;  1 drivers
v0x6000000f9b00_0 .net *"_ivl_7", 0 0, L_0x600001b4fc60;  1 drivers
v0x6000000f9b90_0 .net *"_ivl_71", 0 0, L_0x600001b4f790;  1 drivers
v0x6000000f9c20_0 .net *"_ivl_73", 0 0, L_0x600000157f20;  1 drivers
v0x6000000f9cb0_0 .net *"_ivl_75", 0 0, L_0x600000157de0;  1 drivers
v0x6000000f9d40_0 .net *"_ivl_77", 0 0, L_0x600001b4f8e0;  1 drivers
v0x6000000f9dd0_0 .net *"_ivl_79", 0 0, L_0x600001b10070;  1 drivers
v0x6000000f9e60_0 .net *"_ivl_83", 0 0, L_0x600000101680;  1 drivers
v0x6000000f9ef0_0 .net *"_ivl_85", 0 0, L_0x6000001015e0;  1 drivers
v0x6000000f9f80_0 .net *"_ivl_87", 0 0, L_0x600000101540;  1 drivers
v0x6000000fa010_0 .net *"_ivl_89", 0 0, L_0x600001b100e0;  1 drivers
v0x6000000fa0a0_0 .net *"_ivl_9", 0 0, L_0x6000001540a0;  1 drivers
v0x6000000fa130_0 .net *"_ivl_91", 0 0, L_0x6000001014a0;  1 drivers
v0x6000000fa1c0_0 .net *"_ivl_93", 0 0, L_0x600001b10150;  1 drivers
v0x6000000fa250_0 .net *"_ivl_95", 0 0, L_0x600000101400;  1 drivers
v0x6000000fa2e0_0 .net *"_ivl_97", 0 0, L_0x600001b101c0;  1 drivers
v0x6000000fa370_0 .net *"_ivl_99", 0 0, L_0x600001b10230;  1 drivers
L_0x6000001541e0 .part L_0x6000001c24e0, 3, 1;
L_0x600000154140 .part L_0x6000001c24e0, 2, 1;
L_0x6000001540a0 .part L_0x6000001c24e0, 1, 1;
L_0x600000156940 .part L_0x6000001c24e0, 0, 1;
L_0x6000001568a0 .part L_0x6000001c24e0, 3, 1;
L_0x600000156800 .part L_0x6000001c24e0, 2, 1;
L_0x600000156760 .part L_0x6000001c24e0, 1, 1;
L_0x6000001566c0 .part L_0x6000001c24e0, 0, 1;
L_0x600000156620 .reduce/nor L_0x6000001566c0;
L_0x600000156580 .part L_0x6000001c24e0, 3, 1;
L_0x6000001564e0 .part L_0x6000001c24e0, 2, 1;
L_0x600000156440 .part L_0x6000001c24e0, 1, 1;
L_0x6000001563a0 .reduce/nor L_0x600000156440;
L_0x600000156300 .part L_0x6000001c24e0, 0, 1;
L_0x600000156260 .part L_0x6000001c24e0, 3, 1;
L_0x6000001561c0 .part L_0x6000001c24e0, 2, 1;
L_0x600000156120 .part L_0x6000001c24e0, 1, 1;
L_0x600000156080 .reduce/nor L_0x600000156120;
L_0x600000157f20 .part L_0x6000001c24e0, 0, 1;
L_0x600000157de0 .reduce/nor L_0x600000157f20;
L_0x600000101680 .part L_0x6000001c24e0, 3, 1;
L_0x6000001015e0 .part L_0x6000001c24e0, 2, 1;
L_0x600000101540 .reduce/nor L_0x6000001015e0;
L_0x6000001014a0 .part L_0x6000001c24e0, 1, 1;
L_0x600000101400 .part L_0x6000001c24e0, 0, 1;
L_0x6000001012c0 .part L_0x6000001c24e0, 3, 1;
L_0x600000101220 .part L_0x6000001c24e0, 2, 1;
L_0x600000101180 .reduce/nor L_0x600000101220;
L_0x600000101360 .part L_0x6000001c24e0, 1, 1;
L_0x6000001010e0 .part L_0x6000001c24e0, 0, 1;
L_0x600000101040 .reduce/nor L_0x6000001010e0;
L_0x600000100fa0 .part L_0x6000001c24e0, 3, 1;
L_0x600000100f00 .part L_0x6000001c24e0, 2, 1;
L_0x6000001017c0 .reduce/nor L_0x600000100f00;
L_0x600000101860 .part L_0x6000001c24e0, 1, 1;
L_0x600000101900 .reduce/nor L_0x600000101860;
L_0x6000001019a0 .part L_0x6000001c24e0, 0, 1;
L_0x600000101a40 .part L_0x6000001c24e0, 3, 1;
L_0x600000101ae0 .part L_0x6000001c24e0, 2, 1;
L_0x600000101b80 .reduce/nor L_0x600000101ae0;
L_0x600000101c20 .part L_0x6000001c24e0, 1, 1;
L_0x600000101cc0 .reduce/nor L_0x600000101c20;
L_0x600000101d60 .part L_0x6000001c24e0, 0, 1;
L_0x600000101e00 .reduce/nor L_0x600000101d60;
L_0x600000101ea0 .part L_0x6000001c24e0, 3, 1;
L_0x600000101f40 .reduce/nor L_0x600000101ea0;
L_0x600000101fe0 .part L_0x6000001c24e0, 2, 1;
L_0x600000102080 .part L_0x6000001c24e0, 1, 1;
L_0x600000102120 .part L_0x6000001c24e0, 0, 1;
L_0x6000001021c0 .part L_0x6000001c24e0, 3, 1;
L_0x600000102260 .reduce/nor L_0x6000001021c0;
L_0x600000102300 .part L_0x6000001c24e0, 2, 1;
L_0x6000001023a0 .part L_0x6000001c24e0, 1, 1;
L_0x600000102440 .part L_0x6000001c24e0, 0, 1;
L_0x6000001024e0 .reduce/nor L_0x600000102440;
L_0x600000102580 .part L_0x6000001c24e0, 3, 1;
L_0x600000102620 .reduce/nor L_0x600000102580;
L_0x6000001026c0 .part L_0x6000001c24e0, 2, 1;
L_0x600000102760 .part L_0x6000001c24e0, 1, 1;
L_0x600000102800 .reduce/nor L_0x600000102760;
L_0x6000001028a0 .part L_0x6000001c24e0, 0, 1;
L_0x600000102940 .part L_0x6000001c24e0, 3, 1;
L_0x6000001029e0 .reduce/nor L_0x600000102940;
L_0x600000102a80 .part L_0x6000001c24e0, 2, 1;
L_0x600000102b20 .part L_0x6000001c24e0, 1, 1;
L_0x600000102bc0 .reduce/nor L_0x600000102b20;
L_0x600000102c60 .part L_0x6000001c24e0, 0, 1;
L_0x600000102d00 .reduce/nor L_0x600000102c60;
L_0x600000102da0 .part L_0x6000001c24e0, 3, 1;
L_0x600000102e40 .reduce/nor L_0x600000102da0;
L_0x600000102ee0 .part L_0x6000001c24e0, 2, 1;
L_0x600000102f80 .reduce/nor L_0x600000102ee0;
L_0x600000103020 .part L_0x6000001c24e0, 1, 1;
L_0x6000001030c0 .part L_0x6000001c24e0, 0, 1;
L_0x600000103160 .part L_0x6000001c24e0, 3, 1;
L_0x600000103200 .reduce/nor L_0x600000103160;
L_0x6000001032a0 .part L_0x6000001c24e0, 2, 1;
L_0x600000103340 .reduce/nor L_0x6000001032a0;
L_0x6000001033e0 .part L_0x6000001c24e0, 1, 1;
L_0x600000103480 .part L_0x6000001c24e0, 0, 1;
L_0x600000103520 .reduce/nor L_0x600000103480;
L_0x6000001035c0 .part L_0x6000001c24e0, 3, 1;
L_0x600000103660 .reduce/nor L_0x6000001035c0;
L_0x600000103700 .part L_0x6000001c24e0, 2, 1;
L_0x6000001037a0 .reduce/nor L_0x600000103700;
L_0x600000103840 .part L_0x6000001c24e0, 1, 1;
L_0x6000001038e0 .reduce/nor L_0x600000103840;
L_0x600000103980 .part L_0x6000001c24e0, 0, 1;
LS_0x600000103a20_0_0 .concat8 [ 1 1 1 1], L_0x600001b11570, L_0x600001b113b0, L_0x600001b111f0, L_0x600001b11030;
LS_0x600000103a20_0_4 .concat8 [ 1 1 1 1], L_0x600001b10e70, L_0x600001b10cb0, L_0x600001b10af0, L_0x600001b10930;
LS_0x600000103a20_0_8 .concat8 [ 1 1 1 1], L_0x600001b10770, L_0x600001b105b0, L_0x600001b103f0, L_0x600001b10230;
LS_0x600000103a20_0_12 .concat8 [ 1 1 1 1], L_0x600001b10070, L_0x600001b4f800, L_0x600001b4fd40, L_0x600001b4ff00;
L_0x600000103a20 .concat8 [ 4 4 4 4], LS_0x600000103a20_0_0, LS_0x600000103a20_0_4, LS_0x600000103a20_0_8, LS_0x600000103a20_0_12;
L_0x600000103ac0 .part L_0x6000001c24e0, 3, 1;
L_0x600000103b60 .reduce/nor L_0x600000103ac0;
L_0x600000103c00 .part L_0x6000001c24e0, 2, 1;
L_0x600000103ca0 .reduce/nor L_0x600000103c00;
L_0x600000103d40 .part L_0x6000001c24e0, 1, 1;
L_0x600000103de0 .reduce/nor L_0x600000103d40;
L_0x600000103e80 .part L_0x6000001c24e0, 0, 1;
L_0x600000103f20 .reduce/nor L_0x600000103e80;
    .scope S_0x7f9f35a84940;
T_0 ;
    %wait E_0x600002a6fb40;
    %load/vec4 v0x60000039d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x60000039d710_0;
    %flag_set/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x60000039d4d0_0;
    %jmp/1 T_0.3, 9;
T_0.2 ; End of true expr.
    %load/vec4 v0x60000039d680_0;
    %jmp/0 T_0.3, 9;
 ; End of false expr.
    %blend;
T_0.3;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x60000039d680_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9f35a84280;
T_1 ;
    %wait E_0x600002a6fc80;
    %load/vec4 v0x60000039d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x60000039da70_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x60000039d830_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v0x60000039d9e0_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x60000039d9e0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9f35a83ea0;
T_2 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039e010_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x60000039e130_0;
    %flag_set/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x60000039def0_0;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v0x60000039e0a0_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x60000039e0a0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9f35a83950;
T_3 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x60000039ea30_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x60000039e7f0_0;
    %jmp/1 T_3.3, 9;
T_3.2 ; End of true expr.
    %load/vec4 v0x60000039e9a0_0;
    %jmp/0 T_3.3, 9;
 ; End of false expr.
    %blend;
T_3.3;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x60000039e9a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9f35a83400;
T_4 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039f210_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x60000039f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x60000039f0f0_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x60000039f2a0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x60000039f2a0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9f35a82eb0;
T_5 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039fb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x60000039fc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x60000039f9f0_0;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v0x60000039fba0_0;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x60000039fba0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9f35a82960;
T_6 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000398480_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x6000003985a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x600000398360_0;
    %jmp/1 T_6.3, 9;
T_6.2 ; End of true expr.
    %load/vec4 v0x600000398510_0;
    %jmp/0 T_6.3, 9;
 ; End of false expr.
    %blend;
T_6.3;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x600000398510_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9f35a93410;
T_7 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000398d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x600000398ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x600000398c60_0;
    %jmp/1 T_7.3, 9;
T_7.2 ; End of true expr.
    %load/vec4 v0x600000398e10_0;
    %jmp/0 T_7.3, 9;
 ; End of false expr.
    %blend;
T_7.3;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x600000398e10_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9f35a92ec0;
T_8 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000399680_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x6000003997a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x600000399560_0;
    %jmp/1 T_8.3, 9;
T_8.2 ; End of true expr.
    %load/vec4 v0x600000399710_0;
    %jmp/0 T_8.3, 9;
 ; End of false expr.
    %blend;
T_8.3;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x600000399710_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9f35a91cb0;
T_9 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000399f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x60000039a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x600000399e60_0;
    %jmp/1 T_9.3, 9;
T_9.2 ; End of true expr.
    %load/vec4 v0x60000039a010_0;
    %jmp/0 T_9.3, 9;
 ; End of false expr.
    %blend;
T_9.3;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x60000039a010_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9f35a91760;
T_10 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x60000039a9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x60000039a760_0;
    %jmp/1 T_10.3, 9;
T_10.2 ; End of true expr.
    %load/vec4 v0x60000039a910_0;
    %jmp/0 T_10.3, 9;
 ; End of false expr.
    %blend;
T_10.3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x60000039a910_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f9f35a91210;
T_11 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039b180_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0x60000039b2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x60000039b060_0;
    %jmp/1 T_11.3, 9;
T_11.2 ; End of true expr.
    %load/vec4 v0x60000039b210_0;
    %jmp/0 T_11.3, 9;
 ; End of false expr.
    %blend;
T_11.3;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x60000039b210_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f9f35a90cc0;
T_12 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039ba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x60000039bba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x60000039b960_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x60000039bb10_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x60000039bb10_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9f35a90770;
T_13 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003843f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x600000384510_0;
    %flag_set/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v0x6000003842d0_0;
    %jmp/1 T_13.3, 9;
T_13.2 ; End of true expr.
    %load/vec4 v0x600000384480_0;
    %jmp/0 T_13.3, 9;
 ; End of false expr.
    %blend;
T_13.3;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0x600000384480_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f9f35a90220;
T_14 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000384cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0x600000384e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x600000384bd0_0;
    %jmp/1 T_14.3, 9;
T_14.2 ; End of true expr.
    %load/vec4 v0x600000384d80_0;
    %jmp/0 T_14.3, 9;
 ; End of false expr.
    %blend;
T_14.3;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0x600000384d80_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9f35a8fcd0;
T_15 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003855f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x600000385710_0;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x6000003854d0_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x600000385680_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x600000385680_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f9f35a8f780;
T_16 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000385ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x600000386010_0;
    %flag_set/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x600000385dd0_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x600000385f80_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x600000385f80_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9f35a92970;
T_17 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003867f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x600000386910_0;
    %flag_set/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x6000003866d0_0;
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x600000386880_0;
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %store/vec4 v0x600000386880_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f9f35a885d0;
T_18 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000388b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x600000388c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x600000388a20_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x600000388bd0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %store/vec4 v0x600000388bd0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9f35a88080;
T_19 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000389440_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_19.1, 8;
T_19.0 ; End of true expr.
    %load/vec4 v0x600000389560_0;
    %flag_set/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x600000389320_0;
    %jmp/1 T_19.3, 9;
T_19.2 ; End of true expr.
    %load/vec4 v0x6000003894d0_0;
    %jmp/0 T_19.3, 9;
 ; End of false expr.
    %blend;
T_19.3;
    %jmp/0 T_19.1, 8;
 ; End of false expr.
    %blend;
T_19.1;
    %store/vec4 v0x6000003894d0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f9f35a87b30;
T_20 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000389d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x600000389e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x600000389c20_0;
    %jmp/1 T_20.3, 9;
T_20.2 ; End of true expr.
    %load/vec4 v0x600000389dd0_0;
    %jmp/0 T_20.3, 9;
 ; End of false expr.
    %blend;
T_20.3;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x600000389dd0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9f35a041f0;
T_21 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038a640_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x60000038a760_0;
    %flag_set/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x60000038a520_0;
    %jmp/1 T_21.3, 9;
T_21.2 ; End of true expr.
    %load/vec4 v0x60000038a6d0_0;
    %jmp/0 T_21.3, 9;
 ; End of false expr.
    %blend;
T_21.3;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v0x60000038a6d0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f9f35a044d0;
T_22 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x60000032db90_0;
    %flag_set/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x60000038ae20_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %load/vec4 v0x60000032db00_0;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x60000032db00_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f9f35b7b4d0;
T_23 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032e370_0;
    %flag_set/vec4 8;
    %jmp/0 T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x60000032e490_0;
    %flag_set/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x60000032e250_0;
    %jmp/1 T_23.3, 9;
T_23.2 ; End of true expr.
    %load/vec4 v0x60000032e400_0;
    %jmp/0 T_23.3, 9;
 ; End of false expr.
    %blend;
T_23.3;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %store/vec4 v0x60000032e400_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f9f35b7aa30;
T_24 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x60000032ed90_0;
    %flag_set/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0x60000032eb50_0;
    %jmp/1 T_24.3, 9;
T_24.2 ; End of true expr.
    %load/vec4 v0x60000032ed00_0;
    %jmp/0 T_24.3, 9;
 ; End of false expr.
    %blend;
T_24.3;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x60000032ed00_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f9f35f211e0;
T_25 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030aeb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_25.1, 8;
T_25.0 ; End of true expr.
    %load/vec4 v0x60000030afd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_25.2, 9;
    %load/vec4 v0x60000030ad90_0;
    %jmp/1 T_25.3, 9;
T_25.2 ; End of true expr.
    %load/vec4 v0x60000030af40_0;
    %jmp/0 T_25.3, 9;
 ; End of false expr.
    %blend;
T_25.3;
    %jmp/0 T_25.1, 8;
 ; End of false expr.
    %blend;
T_25.1;
    %store/vec4 v0x60000030af40_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f9f35f214c0;
T_26 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030b7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x60000030b8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x60000030b690_0;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %load/vec4 v0x60000030b840_0;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x60000030b840_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f9f35f217a0;
T_27 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b4120_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v0x6000003b4240_0;
    %flag_set/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x6000003b4000_0;
    %jmp/1 T_27.3, 9;
T_27.2 ; End of true expr.
    %load/vec4 v0x6000003b41b0_0;
    %jmp/0 T_27.3, 9;
 ; End of false expr.
    %blend;
T_27.3;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v0x6000003b41b0_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f9f35f21a80;
T_28 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b4a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %load/vec4 v0x6000003b4b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_28.2, 9;
    %load/vec4 v0x6000003b4900_0;
    %jmp/1 T_28.3, 9;
T_28.2 ; End of true expr.
    %load/vec4 v0x6000003b4ab0_0;
    %jmp/0 T_28.3, 9;
 ; End of false expr.
    %blend;
T_28.3;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x6000003b4ab0_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f9f35f21d60;
T_29 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b5320_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x6000003b5440_0;
    %flag_set/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x6000003b5200_0;
    %jmp/1 T_29.3, 9;
T_29.2 ; End of true expr.
    %load/vec4 v0x6000003b53b0_0;
    %jmp/0 T_29.3, 9;
 ; End of false expr.
    %blend;
T_29.3;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x6000003b53b0_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f9f35f22040;
T_30 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b5c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x6000003b5d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x6000003b5b00_0;
    %jmp/1 T_30.3, 9;
T_30.2 ; End of true expr.
    %load/vec4 v0x6000003b5cb0_0;
    %jmp/0 T_30.3, 9;
 ; End of false expr.
    %blend;
T_30.3;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x6000003b5cb0_0, 0, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f9f35f22320;
T_31 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b6520_0;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %load/vec4 v0x6000003b6640_0;
    %flag_set/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x6000003b6400_0;
    %jmp/1 T_31.3, 9;
T_31.2 ; End of true expr.
    %load/vec4 v0x6000003b65b0_0;
    %jmp/0 T_31.3, 9;
 ; End of false expr.
    %blend;
T_31.3;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %store/vec4 v0x6000003b65b0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9f35f22600;
T_32 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x6000003b6f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x6000003b6d00_0;
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x6000003b6eb0_0;
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %store/vec4 v0x6000003b6eb0_0, 0, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7f9f35f228e0;
T_33 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003b7720_0;
    %flag_set/vec4 8;
    %jmp/0 T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_33.1, 8;
T_33.0 ; End of true expr.
    %load/vec4 v0x6000003b7840_0;
    %flag_set/vec4 9;
    %jmp/0 T_33.2, 9;
    %load/vec4 v0x6000003b7600_0;
    %jmp/1 T_33.3, 9;
T_33.2 ; End of true expr.
    %load/vec4 v0x6000003b77b0_0;
    %jmp/0 T_33.3, 9;
 ; End of false expr.
    %blend;
T_33.3;
    %jmp/0 T_33.1, 8;
 ; End of false expr.
    %blend;
T_33.1;
    %store/vec4 v0x6000003b77b0_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f9f35a8e620;
T_34 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000387570_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_34.1, 8;
T_34.0 ; End of true expr.
    %load/vec4 v0x600000387690_0;
    %flag_set/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v0x600000387450_0;
    %jmp/1 T_34.3, 9;
T_34.2 ; End of true expr.
    %load/vec4 v0x600000387600_0;
    %jmp/0 T_34.3, 9;
 ; End of false expr.
    %blend;
T_34.3;
    %jmp/0 T_34.1, 8;
 ; End of false expr.
    %blend;
T_34.1;
    %store/vec4 v0x600000387600_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7f9f35a8e0d0;
T_35 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000387e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %load/vec4 v0x600000380000_0;
    %flag_set/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x600000387d50_0;
    %jmp/1 T_35.3, 9;
T_35.2 ; End of true expr.
    %load/vec4 v0x600000387f00_0;
    %jmp/0 T_35.3, 9;
 ; End of false expr.
    %blend;
T_35.3;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %store/vec4 v0x600000387f00_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7f9f35a8db80;
T_36 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003807e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_36.1, 8;
T_36.0 ; End of true expr.
    %load/vec4 v0x600000380900_0;
    %flag_set/vec4 9;
    %jmp/0 T_36.2, 9;
    %load/vec4 v0x6000003806c0_0;
    %jmp/1 T_36.3, 9;
T_36.2 ; End of true expr.
    %load/vec4 v0x600000380870_0;
    %jmp/0 T_36.3, 9;
 ; End of false expr.
    %blend;
T_36.3;
    %jmp/0 T_36.1, 8;
 ; End of false expr.
    %blend;
T_36.1;
    %store/vec4 v0x600000380870_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f9f35a8d630;
T_37 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003810e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_37.1, 8;
T_37.0 ; End of true expr.
    %load/vec4 v0x600000381200_0;
    %flag_set/vec4 9;
    %jmp/0 T_37.2, 9;
    %load/vec4 v0x600000380fc0_0;
    %jmp/1 T_37.3, 9;
T_37.2 ; End of true expr.
    %load/vec4 v0x600000381170_0;
    %jmp/0 T_37.3, 9;
 ; End of false expr.
    %blend;
T_37.3;
    %jmp/0 T_37.1, 8;
 ; End of false expr.
    %blend;
T_37.1;
    %store/vec4 v0x600000381170_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7f9f35a8d0e0;
T_38 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003819e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x600000381b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x6000003818c0_0;
    %jmp/1 T_38.3, 9;
T_38.2 ; End of true expr.
    %load/vec4 v0x600000381a70_0;
    %jmp/0 T_38.3, 9;
 ; End of false expr.
    %blend;
T_38.3;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x600000381a70_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f9f35a8c420;
T_39 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003822e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_39.1, 8;
T_39.0 ; End of true expr.
    %load/vec4 v0x600000382400_0;
    %flag_set/vec4 9;
    %jmp/0 T_39.2, 9;
    %load/vec4 v0x6000003821c0_0;
    %jmp/1 T_39.3, 9;
T_39.2 ; End of true expr.
    %load/vec4 v0x600000382370_0;
    %jmp/0 T_39.3, 9;
 ; End of false expr.
    %blend;
T_39.3;
    %jmp/0 T_39.1, 8;
 ; End of false expr.
    %blend;
T_39.1;
    %store/vec4 v0x600000382370_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7f9f35a8bed0;
T_40 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000382be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x600000382d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_40.2, 9;
    %load/vec4 v0x600000382ac0_0;
    %jmp/1 T_40.3, 9;
T_40.2 ; End of true expr.
    %load/vec4 v0x600000382c70_0;
    %jmp/0 T_40.3, 9;
 ; End of false expr.
    %blend;
T_40.3;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %store/vec4 v0x600000382c70_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7f9f35a8b980;
T_41 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003834e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %load/vec4 v0x600000383600_0;
    %flag_set/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x6000003833c0_0;
    %jmp/1 T_41.3, 9;
T_41.2 ; End of true expr.
    %load/vec4 v0x600000383570_0;
    %jmp/0 T_41.3, 9;
 ; End of false expr.
    %blend;
T_41.3;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x600000383570_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f9f35a8b430;
T_42 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000383de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_42.1, 8;
T_42.0 ; End of true expr.
    %load/vec4 v0x600000383f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_42.2, 9;
    %load/vec4 v0x600000383cc0_0;
    %jmp/1 T_42.3, 9;
T_42.2 ; End of true expr.
    %load/vec4 v0x600000383e70_0;
    %jmp/0 T_42.3, 9;
 ; End of false expr.
    %blend;
T_42.3;
    %jmp/0 T_42.1, 8;
 ; End of false expr.
    %blend;
T_42.1;
    %store/vec4 v0x600000383e70_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7f9f35a8aee0;
T_43 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038c750_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_43.1, 8;
T_43.0 ; End of true expr.
    %load/vec4 v0x60000038c870_0;
    %flag_set/vec4 9;
    %jmp/0 T_43.2, 9;
    %load/vec4 v0x60000038c630_0;
    %jmp/1 T_43.3, 9;
T_43.2 ; End of true expr.
    %load/vec4 v0x60000038c7e0_0;
    %jmp/0 T_43.3, 9;
 ; End of false expr.
    %blend;
T_43.3;
    %jmp/0 T_43.1, 8;
 ; End of false expr.
    %blend;
T_43.1;
    %store/vec4 v0x60000038c7e0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f9f35a8a990;
T_44 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038d050_0;
    %flag_set/vec4 8;
    %jmp/0 T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_44.1, 8;
T_44.0 ; End of true expr.
    %load/vec4 v0x60000038d170_0;
    %flag_set/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x60000038cf30_0;
    %jmp/1 T_44.3, 9;
T_44.2 ; End of true expr.
    %load/vec4 v0x60000038d0e0_0;
    %jmp/0 T_44.3, 9;
 ; End of false expr.
    %blend;
T_44.3;
    %jmp/0 T_44.1, 8;
 ; End of false expr.
    %blend;
T_44.1;
    %store/vec4 v0x60000038d0e0_0, 0, 1;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7f9f35a8a440;
T_45 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038d950_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %load/vec4 v0x60000038da70_0;
    %flag_set/vec4 9;
    %jmp/0 T_45.2, 9;
    %load/vec4 v0x60000038d830_0;
    %jmp/1 T_45.3, 9;
T_45.2 ; End of true expr.
    %load/vec4 v0x60000038d9e0_0;
    %jmp/0 T_45.3, 9;
 ; End of false expr.
    %blend;
T_45.3;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x60000038d9e0_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f9f35a89ef0;
T_46 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_46.1, 8;
T_46.0 ; End of true expr.
    %load/vec4 v0x60000038e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_46.2, 9;
    %load/vec4 v0x60000038e130_0;
    %jmp/1 T_46.3, 9;
T_46.2 ; End of true expr.
    %load/vec4 v0x60000038e2e0_0;
    %jmp/0 T_46.3, 9;
 ; End of false expr.
    %blend;
T_46.3;
    %jmp/0 T_46.1, 8;
 ; End of false expr.
    %blend;
T_46.1;
    %store/vec4 v0x60000038e2e0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f9f35a899a0;
T_47 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038eb50_0;
    %flag_set/vec4 8;
    %jmp/0 T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_47.1, 8;
T_47.0 ; End of true expr.
    %load/vec4 v0x60000038ec70_0;
    %flag_set/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x60000038ea30_0;
    %jmp/1 T_47.3, 9;
T_47.2 ; End of true expr.
    %load/vec4 v0x60000038ebe0_0;
    %jmp/0 T_47.3, 9;
 ; End of false expr.
    %blend;
T_47.3;
    %jmp/0 T_47.1, 8;
 ; End of false expr.
    %blend;
T_47.1;
    %store/vec4 v0x60000038ebe0_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7f9f35a89450;
T_48 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x60000038f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_48.2, 9;
    %load/vec4 v0x60000038f330_0;
    %jmp/1 T_48.3, 9;
T_48.2 ; End of true expr.
    %load/vec4 v0x60000038f4e0_0;
    %jmp/0 T_48.3, 9;
 ; End of false expr.
    %blend;
T_48.3;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x60000038f4e0_0, 0, 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f9f35a88f00;
T_49 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038fd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x60000038fe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_49.2, 9;
    %load/vec4 v0x60000038fc30_0;
    %jmp/1 T_49.3, 9;
T_49.2 ; End of true expr.
    %load/vec4 v0x60000038fde0_0;
    %jmp/0 T_49.3, 9;
 ; End of false expr.
    %blend;
T_49.3;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x60000038fde0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7f9f35f24750;
T_50 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003be2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_50.1, 8;
T_50.0 ; End of true expr.
    %load/vec4 v0x6000003be400_0;
    %flag_set/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x6000003be1c0_0;
    %jmp/1 T_50.3, 9;
T_50.2 ; End of true expr.
    %load/vec4 v0x6000003be370_0;
    %jmp/0 T_50.3, 9;
 ; End of false expr.
    %blend;
T_50.3;
    %jmp/0 T_50.1, 8;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0x6000003be370_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7f9f35f24a30;
T_51 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_51.1, 8;
T_51.0 ; End of true expr.
    %load/vec4 v0x6000003bed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_51.2, 9;
    %load/vec4 v0x6000003beac0_0;
    %jmp/1 T_51.3, 9;
T_51.2 ; End of true expr.
    %load/vec4 v0x6000003bec70_0;
    %jmp/0 T_51.3, 9;
 ; End of false expr.
    %blend;
T_51.3;
    %jmp/0 T_51.1, 8;
 ; End of false expr.
    %blend;
T_51.1;
    %store/vec4 v0x6000003bec70_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7f9f35f24d10;
T_52 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bf4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_52.1, 8;
T_52.0 ; End of true expr.
    %load/vec4 v0x6000003bf600_0;
    %flag_set/vec4 9;
    %jmp/0 T_52.2, 9;
    %load/vec4 v0x6000003bf3c0_0;
    %jmp/1 T_52.3, 9;
T_52.2 ; End of true expr.
    %load/vec4 v0x6000003bf570_0;
    %jmp/0 T_52.3, 9;
 ; End of false expr.
    %blend;
T_52.3;
    %jmp/0 T_52.1, 8;
 ; End of false expr.
    %blend;
T_52.1;
    %store/vec4 v0x6000003bf570_0, 0, 1;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7f9f35f24ff0;
T_53 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bfde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_53.1, 8;
T_53.0 ; End of true expr.
    %load/vec4 v0x6000003bff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x6000003bfcc0_0;
    %jmp/1 T_53.3, 9;
T_53.2 ; End of true expr.
    %load/vec4 v0x6000003bfe70_0;
    %jmp/0 T_53.3, 9;
 ; End of false expr.
    %blend;
T_53.3;
    %jmp/0 T_53.1, 8;
 ; End of false expr.
    %blend;
T_53.1;
    %store/vec4 v0x6000003bfe70_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7f9f35f252d0;
T_54 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003b8750_0;
    %flag_set/vec4 8;
    %jmp/0 T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_54.1, 8;
T_54.0 ; End of true expr.
    %load/vec4 v0x6000003b8870_0;
    %flag_set/vec4 9;
    %jmp/0 T_54.2, 9;
    %load/vec4 v0x6000003b8630_0;
    %jmp/1 T_54.3, 9;
T_54.2 ; End of true expr.
    %load/vec4 v0x6000003b87e0_0;
    %jmp/0 T_54.3, 9;
 ; End of false expr.
    %blend;
T_54.3;
    %jmp/0 T_54.1, 8;
 ; End of false expr.
    %blend;
T_54.1;
    %store/vec4 v0x6000003b87e0_0, 0, 1;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7f9f35f255b0;
T_55 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003b9050_0;
    %flag_set/vec4 8;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x6000003b9170_0;
    %flag_set/vec4 9;
    %jmp/0 T_55.2, 9;
    %load/vec4 v0x6000003b8f30_0;
    %jmp/1 T_55.3, 9;
T_55.2 ; End of true expr.
    %load/vec4 v0x6000003b90e0_0;
    %jmp/0 T_55.3, 9;
 ; End of false expr.
    %blend;
T_55.3;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %store/vec4 v0x6000003b90e0_0, 0, 1;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7f9f35f25890;
T_56 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003b9950_0;
    %flag_set/vec4 8;
    %jmp/0 T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_56.1, 8;
T_56.0 ; End of true expr.
    %load/vec4 v0x6000003b9a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x6000003b9830_0;
    %jmp/1 T_56.3, 9;
T_56.2 ; End of true expr.
    %load/vec4 v0x6000003b99e0_0;
    %jmp/0 T_56.3, 9;
 ; End of false expr.
    %blend;
T_56.3;
    %jmp/0 T_56.1, 8;
 ; End of false expr.
    %blend;
T_56.1;
    %store/vec4 v0x6000003b99e0_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7f9f35f25b70;
T_57 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003ba250_0;
    %flag_set/vec4 8;
    %jmp/0 T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_57.1, 8;
T_57.0 ; End of true expr.
    %load/vec4 v0x6000003ba370_0;
    %flag_set/vec4 9;
    %jmp/0 T_57.2, 9;
    %load/vec4 v0x6000003ba130_0;
    %jmp/1 T_57.3, 9;
T_57.2 ; End of true expr.
    %load/vec4 v0x6000003ba2e0_0;
    %jmp/0 T_57.3, 9;
 ; End of false expr.
    %blend;
T_57.3;
    %jmp/0 T_57.1, 8;
 ; End of false expr.
    %blend;
T_57.1;
    %store/vec4 v0x6000003ba2e0_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x7f9f35f25e50;
T_58 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %load/vec4 v0x6000003bac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_58.2, 9;
    %load/vec4 v0x6000003baa30_0;
    %jmp/1 T_58.3, 9;
T_58.2 ; End of true expr.
    %load/vec4 v0x6000003babe0_0;
    %jmp/0 T_58.3, 9;
 ; End of false expr.
    %blend;
T_58.3;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x6000003babe0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x7f9f35f26730;
T_59 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_59.1, 8;
T_59.0 ; End of true expr.
    %load/vec4 v0x6000003bb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x6000003bb330_0;
    %jmp/1 T_59.3, 9;
T_59.2 ; End of true expr.
    %load/vec4 v0x6000003bb4e0_0;
    %jmp/0 T_59.3, 9;
 ; End of false expr.
    %blend;
T_59.3;
    %jmp/0 T_59.1, 8;
 ; End of false expr.
    %blend;
T_59.1;
    %store/vec4 v0x6000003bb4e0_0, 0, 1;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7f9f35f26a10;
T_60 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003bbd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_60.1, 8;
T_60.0 ; End of true expr.
    %load/vec4 v0x6000003bbe70_0;
    %flag_set/vec4 9;
    %jmp/0 T_60.2, 9;
    %load/vec4 v0x6000003bbc30_0;
    %jmp/1 T_60.3, 9;
T_60.2 ; End of true expr.
    %load/vec4 v0x6000003bbde0_0;
    %jmp/0 T_60.3, 9;
 ; End of false expr.
    %blend;
T_60.3;
    %jmp/0 T_60.1, 8;
 ; End of false expr.
    %blend;
T_60.1;
    %store/vec4 v0x6000003bbde0_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7f9f35f26cf0;
T_61 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003a46c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_61.1, 8;
T_61.0 ; End of true expr.
    %load/vec4 v0x6000003a47e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_61.2, 9;
    %load/vec4 v0x6000003a45a0_0;
    %jmp/1 T_61.3, 9;
T_61.2 ; End of true expr.
    %load/vec4 v0x6000003a4750_0;
    %jmp/0 T_61.3, 9;
 ; End of false expr.
    %blend;
T_61.3;
    %jmp/0 T_61.1, 8;
 ; End of false expr.
    %blend;
T_61.1;
    %store/vec4 v0x6000003a4750_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x7f9f35f26fd0;
T_62 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003a4fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %load/vec4 v0x6000003a50e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x6000003a4ea0_0;
    %jmp/1 T_62.3, 9;
T_62.2 ; End of true expr.
    %load/vec4 v0x6000003a5050_0;
    %jmp/0 T_62.3, 9;
 ; End of false expr.
    %blend;
T_62.3;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x6000003a5050_0, 0, 1;
    %jmp T_62;
    .thread T_62;
    .scope S_0x7f9f35f272b0;
T_63 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x6000003a58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_63.1, 8;
T_63.0 ; End of true expr.
    %load/vec4 v0x6000003a59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_63.2, 9;
    %load/vec4 v0x6000003a57a0_0;
    %jmp/1 T_63.3, 9;
T_63.2 ; End of true expr.
    %load/vec4 v0x6000003a5950_0;
    %jmp/0 T_63.3, 9;
 ; End of false expr.
    %blend;
T_63.3;
    %jmp/0 T_63.1, 8;
 ; End of false expr.
    %blend;
T_63.1;
    %store/vec4 v0x6000003a5950_0, 0, 1;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7f9f35b79f90;
T_64 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x60000032f3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_64.1, 8;
T_64.0 ; End of true expr.
    %load/vec4 v0x60000032f4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_64.2, 9;
    %load/vec4 v0x60000032f2a0_0;
    %jmp/1 T_64.3, 9;
T_64.2 ; End of true expr.
    %load/vec4 v0x60000032f450_0;
    %jmp/0 T_64.3, 9;
 ; End of false expr.
    %blend;
T_64.3;
    %jmp/0 T_64.1, 8;
 ; End of false expr.
    %blend;
T_64.1;
    %store/vec4 v0x60000032f450_0, 0, 1;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7f9f35b78c70;
T_65 ;
    %wait E_0x600002a63340;
    %load/vec4 v0x60000032fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_65.1, 8;
T_65.0 ; End of true expr.
    %load/vec4 v0x60000032fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x60000032fba0_0;
    %jmp/1 T_65.3, 9;
T_65.2 ; End of true expr.
    %load/vec4 v0x60000032fd50_0;
    %jmp/0 T_65.3, 9;
 ; End of false expr.
    %blend;
T_65.3;
    %jmp/0 T_65.1, 8;
 ; End of false expr.
    %blend;
T_65.1;
    %store/vec4 v0x60000032fd50_0, 0, 1;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7f9f35b771e0;
T_66 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a0ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_66.1, 8;
T_66.0 ; End of true expr.
    %load/vec4 v0x6000003a0bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_66.2, 9;
    %load/vec4 v0x6000003a0990_0;
    %jmp/1 T_66.3, 9;
T_66.2 ; End of true expr.
    %load/vec4 v0x6000003a0b40_0;
    %jmp/0 T_66.3, 9;
 ; End of false expr.
    %blend;
T_66.3;
    %jmp/0 T_66.1, 8;
 ; End of false expr.
    %blend;
T_66.1;
    %store/vec4 v0x6000003a0b40_0, 0, 1;
    %jmp T_66;
    .thread T_66;
    .scope S_0x7f9f35b76740;
T_67 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_67.1, 8;
T_67.0 ; End of true expr.
    %load/vec4 v0x6000003a14d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_67.2, 9;
    %load/vec4 v0x6000003a1290_0;
    %jmp/1 T_67.3, 9;
T_67.2 ; End of true expr.
    %load/vec4 v0x6000003a1440_0;
    %jmp/0 T_67.3, 9;
 ; End of false expr.
    %blend;
T_67.3;
    %jmp/0 T_67.1, 8;
 ; End of false expr.
    %blend;
T_67.1;
    %store/vec4 v0x6000003a1440_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7f9f35b75ca0;
T_68 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a1cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_68.1, 8;
T_68.0 ; End of true expr.
    %load/vec4 v0x6000003a1dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x6000003a1b90_0;
    %jmp/1 T_68.3, 9;
T_68.2 ; End of true expr.
    %load/vec4 v0x6000003a1d40_0;
    %jmp/0 T_68.3, 9;
 ; End of false expr.
    %blend;
T_68.3;
    %jmp/0 T_68.1, 8;
 ; End of false expr.
    %blend;
T_68.1;
    %store/vec4 v0x6000003a1d40_0, 0, 1;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7f9f35b75200;
T_69 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x6000003a26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_69.2, 9;
    %load/vec4 v0x6000003a2490_0;
    %jmp/1 T_69.3, 9;
T_69.2 ; End of true expr.
    %load/vec4 v0x6000003a2640_0;
    %jmp/0 T_69.3, 9;
 ; End of false expr.
    %blend;
T_69.3;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %store/vec4 v0x6000003a2640_0, 0, 1;
    %jmp T_69;
    .thread T_69;
    .scope S_0x7f9f35b74760;
T_70 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_70.1, 8;
T_70.0 ; End of true expr.
    %load/vec4 v0x6000003a2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_70.2, 9;
    %load/vec4 v0x6000003a2d90_0;
    %jmp/1 T_70.3, 9;
T_70.2 ; End of true expr.
    %load/vec4 v0x6000003a2f40_0;
    %jmp/0 T_70.3, 9;
 ; End of false expr.
    %blend;
T_70.3;
    %jmp/0 T_70.1, 8;
 ; End of false expr.
    %blend;
T_70.1;
    %store/vec4 v0x6000003a2f40_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x7f9f35b73cc0;
T_71 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a37b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_71.1, 8;
T_71.0 ; End of true expr.
    %load/vec4 v0x6000003a38d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x6000003a3690_0;
    %jmp/1 T_71.3, 9;
T_71.2 ; End of true expr.
    %load/vec4 v0x6000003a3840_0;
    %jmp/0 T_71.3, 9;
 ; End of false expr.
    %blend;
T_71.3;
    %jmp/0 T_71.1, 8;
 ; End of false expr.
    %blend;
T_71.1;
    %store/vec4 v0x6000003a3840_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7f9f35b73220;
T_72 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ac120_0;
    %flag_set/vec4 8;
    %jmp/0 T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_72.1, 8;
T_72.0 ; End of true expr.
    %load/vec4 v0x6000003ac240_0;
    %flag_set/vec4 9;
    %jmp/0 T_72.2, 9;
    %load/vec4 v0x6000003ac000_0;
    %jmp/1 T_72.3, 9;
T_72.2 ; End of true expr.
    %load/vec4 v0x6000003ac1b0_0;
    %jmp/0 T_72.3, 9;
 ; End of false expr.
    %blend;
T_72.3;
    %jmp/0 T_72.1, 8;
 ; End of false expr.
    %blend;
T_72.1;
    %store/vec4 v0x6000003ac1b0_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7f9f35b72780;
T_73 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003aca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_73.1, 8;
T_73.0 ; End of true expr.
    %load/vec4 v0x6000003acb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.2, 9;
    %load/vec4 v0x6000003ac900_0;
    %jmp/1 T_73.3, 9;
T_73.2 ; End of true expr.
    %load/vec4 v0x6000003acab0_0;
    %jmp/0 T_73.3, 9;
 ; End of false expr.
    %blend;
T_73.3;
    %jmp/0 T_73.1, 8;
 ; End of false expr.
    %blend;
T_73.1;
    %store/vec4 v0x6000003acab0_0, 0, 1;
    %jmp T_73;
    .thread T_73;
    .scope S_0x7f9f35b71ce0;
T_74 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ad320_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_74.1, 8;
T_74.0 ; End of true expr.
    %load/vec4 v0x6000003ad440_0;
    %flag_set/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x6000003ad200_0;
    %jmp/1 T_74.3, 9;
T_74.2 ; End of true expr.
    %load/vec4 v0x6000003ad3b0_0;
    %jmp/0 T_74.3, 9;
 ; End of false expr.
    %blend;
T_74.3;
    %jmp/0 T_74.1, 8;
 ; End of false expr.
    %blend;
T_74.1;
    %store/vec4 v0x6000003ad3b0_0, 0, 1;
    %jmp T_74;
    .thread T_74;
    .scope S_0x7f9f34f07c70;
T_75 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003adc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_75.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_75.1, 8;
T_75.0 ; End of true expr.
    %load/vec4 v0x6000003add40_0;
    %flag_set/vec4 9;
    %jmp/0 T_75.2, 9;
    %load/vec4 v0x6000003adb00_0;
    %jmp/1 T_75.3, 9;
T_75.2 ; End of true expr.
    %load/vec4 v0x6000003adcb0_0;
    %jmp/0 T_75.3, 9;
 ; End of false expr.
    %blend;
T_75.3;
    %jmp/0 T_75.1, 8;
 ; End of false expr.
    %blend;
T_75.1;
    %store/vec4 v0x6000003adcb0_0, 0, 1;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7f9f34f08b20;
T_76 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ae520_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %load/vec4 v0x6000003ae640_0;
    %flag_set/vec4 9;
    %jmp/0 T_76.2, 9;
    %load/vec4 v0x6000003ae400_0;
    %jmp/1 T_76.3, 9;
T_76.2 ; End of true expr.
    %load/vec4 v0x6000003ae5b0_0;
    %jmp/0 T_76.3, 9;
 ; End of false expr.
    %blend;
T_76.3;
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x6000003ae5b0_0, 0, 1;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7f9f34fc4820;
T_77 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003aee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %load/vec4 v0x6000003aef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000003aed00_0;
    %jmp/1 T_77.3, 9;
T_77.2 ; End of true expr.
    %load/vec4 v0x6000003aeeb0_0;
    %jmp/0 T_77.3, 9;
 ; End of false expr.
    %blend;
T_77.3;
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v0x6000003aeeb0_0, 0, 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x7f9f35b79aa0;
T_78 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003af720_0;
    %flag_set/vec4 8;
    %jmp/0 T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_78.1, 8;
T_78.0 ; End of true expr.
    %load/vec4 v0x6000003af840_0;
    %flag_set/vec4 9;
    %jmp/0 T_78.2, 9;
    %load/vec4 v0x6000003af600_0;
    %jmp/1 T_78.3, 9;
T_78.2 ; End of true expr.
    %load/vec4 v0x6000003af7b0_0;
    %jmp/0 T_78.3, 9;
 ; End of false expr.
    %blend;
T_78.3;
    %jmp/0 T_78.1, 8;
 ; End of false expr.
    %blend;
T_78.1;
    %store/vec4 v0x6000003af7b0_0, 0, 1;
    %jmp T_78;
    .thread T_78;
    .scope S_0x7f9f35b979d0;
T_79 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a8090_0;
    %flag_set/vec4 8;
    %jmp/0 T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_79.1, 8;
T_79.0 ; End of true expr.
    %load/vec4 v0x6000003a81b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x6000003aff00_0;
    %jmp/1 T_79.3, 9;
T_79.2 ; End of true expr.
    %load/vec4 v0x6000003a8120_0;
    %jmp/0 T_79.3, 9;
 ; End of false expr.
    %blend;
T_79.3;
    %jmp/0 T_79.1, 8;
 ; End of false expr.
    %blend;
T_79.1;
    %store/vec4 v0x6000003a8120_0, 0, 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7f9f34f05b60;
T_80 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_80.1, 8;
T_80.0 ; End of true expr.
    %load/vec4 v0x6000003a8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x6000003a8870_0;
    %jmp/1 T_80.3, 9;
T_80.2 ; End of true expr.
    %load/vec4 v0x6000003a8a20_0;
    %jmp/0 T_80.3, 9;
 ; End of false expr.
    %blend;
T_80.3;
    %jmp/0 T_80.1, 8;
 ; End of false expr.
    %blend;
T_80.1;
    %store/vec4 v0x6000003a8a20_0, 0, 1;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7f9f34f05e40;
T_81 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a9290_0;
    %flag_set/vec4 8;
    %jmp/0 T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_81.1, 8;
T_81.0 ; End of true expr.
    %load/vec4 v0x6000003a93b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x6000003a9170_0;
    %jmp/1 T_81.3, 9;
T_81.2 ; End of true expr.
    %load/vec4 v0x6000003a9320_0;
    %jmp/0 T_81.3, 9;
 ; End of false expr.
    %blend;
T_81.3;
    %jmp/0 T_81.1, 8;
 ; End of false expr.
    %blend;
T_81.1;
    %store/vec4 v0x6000003a9320_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x7f9f35f24190;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000003bdef0_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x7f9f35f24190;
T_83 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003be010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x6000003bdef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %vpi_call/w 20 56 "$readmemh", "test1.img", v0x6000003bdf80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000003bdef0_0, 0, 1;
T_83.2 ;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x6000003bde60_0;
    %load/vec4 v0x6000003be0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.4, 8;
    %load/vec4 v0x6000003bdd40_0;
    %load/vec4 v0x6000003bdc20_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x6000003bdf80, 4, 0;
T_83.4 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7f9f35cbe820;
T_84 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000020da70_0;
    %flag_set/vec4 8;
    %jmp/0 T_84.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_84.1, 8;
T_84.0 ; End of true expr.
    %load/vec4 v0x60000020d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x60000020dcb0_0;
    %jmp/1 T_84.3, 9;
T_84.2 ; End of true expr.
    %load/vec4 v0x60000020db00_0;
    %jmp/0 T_84.3, 9;
 ; End of false expr.
    %blend;
T_84.3;
    %jmp/0 T_84.1, 8;
 ; End of false expr.
    %blend;
T_84.1;
    %store/vec4 v0x60000020db00_0, 0, 1;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7f9f35ccaed0;
T_85 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000020c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_85.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_85.1, 8;
T_85.0 ; End of true expr.
    %load/vec4 v0x60000020c120_0;
    %flag_set/vec4 9;
    %jmp/0 T_85.2, 9;
    %load/vec4 v0x60000020c510_0;
    %jmp/1 T_85.3, 9;
T_85.2 ; End of true expr.
    %load/vec4 v0x60000020c360_0;
    %jmp/0 T_85.3, 9;
 ; End of false expr.
    %blend;
T_85.3;
    %jmp/0 T_85.1, 8;
 ; End of false expr.
    %blend;
T_85.1;
    %store/vec4 v0x60000020c360_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x7f9f35cc69c0;
T_86 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000202520_0;
    %flag_set/vec4 8;
    %jmp/0 T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_86.1, 8;
T_86.0 ; End of true expr.
    %load/vec4 v0x600000202130_0;
    %flag_set/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x600000203210_0;
    %jmp/1 T_86.3, 9;
T_86.2 ; End of true expr.
    %load/vec4 v0x6000002022e0_0;
    %jmp/0 T_86.3, 9;
 ; End of false expr.
    %blend;
T_86.3;
    %jmp/0 T_86.1, 8;
 ; End of false expr.
    %blend;
T_86.1;
    %store/vec4 v0x6000002022e0_0, 0, 1;
    %jmp T_86;
    .thread T_86;
    .scope S_0x7f9f35ccf0b0;
T_87 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000020cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x60000020ccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x60000020d0e0_0;
    %jmp/1 T_87.3, 9;
T_87.2 ; End of true expr.
    %load/vec4 v0x60000020cf30_0;
    %jmp/0 T_87.3, 9;
 ; End of false expr.
    %blend;
T_87.3;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %store/vec4 v0x60000020cf30_0, 0, 1;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7f9f35ccf220;
T_88 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000020c900_0;
    %flag_set/vec4 8;
    %jmp/0 T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v0x60000020c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_88.2, 9;
    %load/vec4 v0x60000020cab0_0;
    %jmp/1 T_88.3, 9;
T_88.2 ; End of true expr.
    %load/vec4 v0x60000020c990_0;
    %jmp/0 T_88.3, 9;
 ; End of false expr.
    %blend;
T_88.3;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %store/vec4 v0x60000020c990_0, 0, 1;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7f9f35cb9b80;
T_89 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000253de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_89.1, 8;
T_89.0 ; End of true expr.
    %load/vec4 v0x600000253ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x600000253720_0;
    %jmp/1 T_89.3, 9;
T_89.2 ; End of true expr.
    %load/vec4 v0x600000253e70_0;
    %jmp/0 T_89.3, 9;
 ; End of false expr.
    %blend;
T_89.3;
    %jmp/0 T_89.1, 8;
 ; End of false expr.
    %blend;
T_89.1;
    %store/vec4 v0x600000253e70_0, 0, 1;
    %jmp T_89;
    .thread T_89;
    .scope S_0x7f9f35cb9cf0;
T_90 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002537b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_90.1, 8;
T_90.0 ; End of true expr.
    %load/vec4 v0x600000253600_0;
    %flag_set/vec4 9;
    %jmp/0 T_90.2, 9;
    %load/vec4 v0x6000002539f0_0;
    %jmp/1 T_90.3, 9;
T_90.2 ; End of true expr.
    %load/vec4 v0x600000253840_0;
    %jmp/0 T_90.3, 9;
 ; End of false expr.
    %blend;
T_90.3;
    %jmp/0 T_90.1, 8;
 ; End of false expr.
    %blend;
T_90.1;
    %store/vec4 v0x600000253840_0, 0, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x7f9f35ccb040;
T_91 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002039f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_91.1, 8;
T_91.0 ; End of true expr.
    %load/vec4 v0x600000203600_0;
    %flag_set/vec4 9;
    %jmp/0 T_91.2, 9;
    %load/vec4 v0x600000203de0_0;
    %jmp/1 T_91.3, 9;
T_91.2 ; End of true expr.
    %load/vec4 v0x6000002037b0_0;
    %jmp/0 T_91.3, 9;
 ; End of false expr.
    %blend;
T_91.3;
    %jmp/0 T_91.1, 8;
 ; End of false expr.
    %blend;
T_91.1;
    %store/vec4 v0x6000002037b0_0, 0, 1;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7f9f35cc6b30;
T_92 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000201950_0;
    %flag_set/vec4 8;
    %jmp/0 T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_92.1, 8;
T_92.0 ; End of true expr.
    %load/vec4 v0x600000201560_0;
    %flag_set/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x600000201d40_0;
    %jmp/1 T_92.3, 9;
T_92.2 ; End of true expr.
    %load/vec4 v0x600000201710_0;
    %jmp/0 T_92.3, 9;
 ; End of false expr.
    %blend;
T_92.3;
    %jmp/0 T_92.1, 8;
 ; End of false expr.
    %blend;
T_92.1;
    %store/vec4 v0x600000201710_0, 0, 1;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7f9f35cb9630;
T_93 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000023ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_93.1, 8;
T_93.0 ; End of true expr.
    %load/vec4 v0x600000227cc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_93.2, 9;
    %load/vec4 v0x600000234000_0;
    %jmp/1 T_93.3, 9;
T_93.2 ; End of true expr.
    %load/vec4 v0x600000227f00_0;
    %jmp/0 T_93.3, 9;
 ; End of false expr.
    %blend;
T_93.3;
    %jmp/0 T_93.1, 8;
 ; End of false expr.
    %blend;
T_93.1;
    %store/vec4 v0x600000227f00_0, 0, 1;
    %jmp T_93;
    .thread T_93;
    .scope S_0x7f9f35cbe990;
T_94 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000020d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_94.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_94.1, 8;
T_94.0 ; End of true expr.
    %load/vec4 v0x60000020d290_0;
    %flag_set/vec4 9;
    %jmp/0 T_94.2, 9;
    %load/vec4 v0x60000020d680_0;
    %jmp/1 T_94.3, 9;
T_94.2 ; End of true expr.
    %load/vec4 v0x60000020d560_0;
    %jmp/0 T_94.3, 9;
 ; End of false expr.
    %blend;
T_94.3;
    %jmp/0 T_94.1, 8;
 ; End of false expr.
    %blend;
T_94.1;
    %store/vec4 v0x60000020d560_0, 0, 1;
    %jmp T_94;
    .thread T_94;
    .scope S_0x7f9f35ce82a0;
T_95 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_95.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_95.1, 8;
T_95.0 ; End of true expr.
    %load/vec4 v0x60000031cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x60000031c990_0;
    %jmp/1 T_95.3, 9;
T_95.2 ; End of true expr.
    %load/vec4 v0x60000031cb40_0;
    %jmp/0 T_95.3, 9;
 ; End of false expr.
    %blend;
T_95.3;
    %jmp/0 T_95.1, 8;
 ; End of false expr.
    %blend;
T_95.1;
    %store/vec4 v0x60000031cb40_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7f9f35ce8410;
T_96 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031ce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x60000031cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_96.2, 9;
    %load/vec4 v0x60000031ccf0_0;
    %jmp/1 T_96.3, 9;
T_96.2 ; End of true expr.
    %load/vec4 v0x60000031cea0_0;
    %jmp/0 T_96.3, 9;
 ; End of false expr.
    %blend;
T_96.3;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x60000031cea0_0, 0, 1;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7f9f35ce7d50;
T_97 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v0x60000031d290_0;
    %flag_set/vec4 9;
    %jmp/0 T_97.2, 9;
    %load/vec4 v0x60000031d050_0;
    %jmp/1 T_97.3, 9;
T_97.2 ; End of true expr.
    %load/vec4 v0x60000031d200_0;
    %jmp/0 T_97.3, 9;
 ; End of false expr.
    %blend;
T_97.3;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v0x60000031d200_0, 0, 1;
    %jmp T_97;
    .thread T_97;
    .scope S_0x7f9f35ce7ec0;
T_98 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_98.1, 8;
T_98.0 ; End of true expr.
    %load/vec4 v0x60000031d5f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x60000031d3b0_0;
    %jmp/1 T_98.3, 9;
T_98.2 ; End of true expr.
    %load/vec4 v0x60000031d560_0;
    %jmp/0 T_98.3, 9;
 ; End of false expr.
    %blend;
T_98.3;
    %jmp/0 T_98.1, 8;
 ; End of false expr.
    %blend;
T_98.1;
    %store/vec4 v0x60000031d560_0, 0, 1;
    %jmp T_98;
    .thread T_98;
    .scope S_0x7f9f35cc27e0;
T_99 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000200d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_99.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_99.1, 8;
T_99.0 ; End of true expr.
    %load/vec4 v0x600000200990_0;
    %flag_set/vec4 9;
    %jmp/0 T_99.2, 9;
    %load/vec4 v0x600000201170_0;
    %jmp/1 T_99.3, 9;
T_99.2 ; End of true expr.
    %load/vec4 v0x600000200b40_0;
    %jmp/0 T_99.3, 9;
 ; End of false expr.
    %blend;
T_99.3;
    %jmp/0 T_99.1, 8;
 ; End of false expr.
    %blend;
T_99.1;
    %store/vec4 v0x600000200b40_0, 0, 1;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7f9f35cc2950;
T_100 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000200000_0;
    %flag_set/vec4 8;
    %jmp/0 T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_100.1, 8;
T_100.0 ; End of true expr.
    %load/vec4 v0x600000200510_0;
    %flag_set/vec4 9;
    %jmp/0 T_100.2, 9;
    %load/vec4 v0x6000002003f0_0;
    %jmp/1 T_100.3, 9;
T_100.2 ; End of true expr.
    %load/vec4 v0x600000200480_0;
    %jmp/0 T_100.3, 9;
 ; End of false expr.
    %blend;
T_100.3;
    %jmp/0 T_100.1, 8;
 ; End of false expr.
    %blend;
T_100.1;
    %store/vec4 v0x600000200480_0, 0, 1;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7f9f35ce0600;
T_101 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000200120_0;
    %flag_set/vec4 8;
    %jmp/0 T_101.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_101.1, 8;
T_101.0 ; End of true expr.
    %load/vec4 v0x600000207ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x600000200360_0;
    %jmp/1 T_101.3, 9;
T_101.2 ; End of true expr.
    %load/vec4 v0x600000207de0_0;
    %jmp/0 T_101.3, 9;
 ; End of false expr.
    %blend;
T_101.3;
    %jmp/0 T_101.1, 8;
 ; End of false expr.
    %blend;
T_101.1;
    %store/vec4 v0x600000207de0_0, 0, 1;
    %jmp T_101;
    .thread T_101;
    .scope S_0x7f9f35ce0770;
T_102 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002069a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_102.1, 8;
T_102.0 ; End of true expr.
    %load/vec4 v0x6000002065b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_102.2, 9;
    %load/vec4 v0x6000002077b0_0;
    %jmp/1 T_102.3, 9;
T_102.2 ; End of true expr.
    %load/vec4 v0x6000002067f0_0;
    %jmp/0 T_102.3, 9;
 ; End of false expr.
    %blend;
T_102.3;
    %jmp/0 T_102.1, 8;
 ; End of false expr.
    %blend;
T_102.1;
    %store/vec4 v0x6000002067f0_0, 0, 1;
    %jmp T_102;
    .thread T_102;
    .scope S_0x7f9f35cdc420;
T_103 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000205dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_103.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_103.1, 8;
T_103.0 ; End of true expr.
    %load/vec4 v0x6000002059e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_103.2, 9;
    %load/vec4 v0x6000002061c0_0;
    %jmp/1 T_103.3, 9;
T_103.2 ; End of true expr.
    %load/vec4 v0x600000205c20_0;
    %jmp/0 T_103.3, 9;
 ; End of false expr.
    %blend;
T_103.3;
    %jmp/0 T_103.1, 8;
 ; End of false expr.
    %blend;
T_103.1;
    %store/vec4 v0x600000205c20_0, 0, 1;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7f9f35cdc590;
T_104 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000205200_0;
    %flag_set/vec4 8;
    %jmp/0 T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_104.1, 8;
T_104.0 ; End of true expr.
    %load/vec4 v0x600000204e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_104.2, 9;
    %load/vec4 v0x6000002055f0_0;
    %jmp/1 T_104.3, 9;
T_104.2 ; End of true expr.
    %load/vec4 v0x600000205050_0;
    %jmp/0 T_104.3, 9;
 ; End of false expr.
    %blend;
T_104.3;
    %jmp/0 T_104.1, 8;
 ; End of false expr.
    %blend;
T_104.1;
    %store/vec4 v0x600000205050_0, 0, 1;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7f9f35cd7f10;
T_105 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000204630_0;
    %flag_set/vec4 8;
    %jmp/0 T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_105.1, 8;
T_105.0 ; End of true expr.
    %load/vec4 v0x600000204240_0;
    %flag_set/vec4 9;
    %jmp/0 T_105.2, 9;
    %load/vec4 v0x600000204a20_0;
    %jmp/1 T_105.3, 9;
T_105.2 ; End of true expr.
    %load/vec4 v0x600000204480_0;
    %jmp/0 T_105.3, 9;
 ; End of false expr.
    %blend;
T_105.3;
    %jmp/0 T_105.1, 8;
 ; End of false expr.
    %blend;
T_105.1;
    %store/vec4 v0x600000204480_0, 0, 1;
    %jmp T_105;
    .thread T_105;
    .scope S_0x7f9f35cd8080;
T_106 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000207c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_106.1, 8;
T_106.0 ; End of true expr.
    %load/vec4 v0x600000207a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_106.2, 9;
    %load/vec4 v0x600000207e70_0;
    %jmp/1 T_106.3, 9;
T_106.2 ; End of true expr.
    %load/vec4 v0x600000207cc0_0;
    %jmp/0 T_106.3, 9;
 ; End of false expr.
    %blend;
T_106.3;
    %jmp/0 T_106.1, 8;
 ; End of false expr.
    %blend;
T_106.1;
    %store/vec4 v0x600000207cc0_0, 0, 1;
    %jmp T_106;
    .thread T_106;
    .scope S_0x7f9f35cad2b0;
T_107 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000378a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_107.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_107.1, 8;
T_107.0 ; End of true expr.
    %load/vec4 v0x600000378b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_107.2, 9;
    %load/vec4 v0x600000378900_0;
    %jmp/1 T_107.3, 9;
T_107.2 ; End of true expr.
    %load/vec4 v0x600000378ab0_0;
    %jmp/0 T_107.3, 9;
 ; End of false expr.
    %blend;
T_107.3;
    %jmp/0 T_107.1, 8;
 ; End of false expr.
    %blend;
T_107.1;
    %store/vec4 v0x600000378ab0_0, 0, 1;
    %jmp T_107;
    .thread T_107;
    .scope S_0x7f9f35cacd60;
T_108 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000379320_0;
    %flag_set/vec4 8;
    %jmp/0 T_108.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_108.1, 8;
T_108.0 ; End of true expr.
    %load/vec4 v0x600000379440_0;
    %flag_set/vec4 9;
    %jmp/0 T_108.2, 9;
    %load/vec4 v0x600000379200_0;
    %jmp/1 T_108.3, 9;
T_108.2 ; End of true expr.
    %load/vec4 v0x6000003793b0_0;
    %jmp/0 T_108.3, 9;
 ; End of false expr.
    %blend;
T_108.3;
    %jmp/0 T_108.1, 8;
 ; End of false expr.
    %blend;
T_108.1;
    %store/vec4 v0x6000003793b0_0, 0, 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x7f9f35cac810;
T_109 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000379c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_109.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_109.1, 8;
T_109.0 ; End of true expr.
    %load/vec4 v0x600000379d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_109.2, 9;
    %load/vec4 v0x600000379b00_0;
    %jmp/1 T_109.3, 9;
T_109.2 ; End of true expr.
    %load/vec4 v0x600000379cb0_0;
    %jmp/0 T_109.3, 9;
 ; End of false expr.
    %blend;
T_109.3;
    %jmp/0 T_109.1, 8;
 ; End of false expr.
    %blend;
T_109.1;
    %store/vec4 v0x600000379cb0_0, 0, 1;
    %jmp T_109;
    .thread T_109;
    .scope S_0x7f9f35cabf90;
T_110 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037a520_0;
    %flag_set/vec4 8;
    %jmp/0 T_110.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_110.1, 8;
T_110.0 ; End of true expr.
    %load/vec4 v0x60000037a640_0;
    %flag_set/vec4 9;
    %jmp/0 T_110.2, 9;
    %load/vec4 v0x60000037a400_0;
    %jmp/1 T_110.3, 9;
T_110.2 ; End of true expr.
    %load/vec4 v0x60000037a5b0_0;
    %jmp/0 T_110.3, 9;
 ; End of false expr.
    %blend;
T_110.3;
    %jmp/0 T_110.1, 8;
 ; End of false expr.
    %blend;
T_110.1;
    %store/vec4 v0x60000037a5b0_0, 0, 1;
    %jmp T_110;
    .thread T_110;
    .scope S_0x7f9f35cac270;
T_111 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_111.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_111.1, 8;
T_111.0 ; End of true expr.
    %load/vec4 v0x60000037af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_111.2, 9;
    %load/vec4 v0x60000037ad00_0;
    %jmp/1 T_111.3, 9;
T_111.2 ; End of true expr.
    %load/vec4 v0x60000037aeb0_0;
    %jmp/0 T_111.3, 9;
 ; End of false expr.
    %blend;
T_111.3;
    %jmp/0 T_111.1, 8;
 ; End of false expr.
    %blend;
T_111.1;
    %store/vec4 v0x60000037aeb0_0, 0, 1;
    %jmp T_111;
    .thread T_111;
    .scope S_0x7f9f35cac550;
T_112 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037b720_0;
    %flag_set/vec4 8;
    %jmp/0 T_112.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_112.1, 8;
T_112.0 ; End of true expr.
    %load/vec4 v0x60000037b840_0;
    %flag_set/vec4 9;
    %jmp/0 T_112.2, 9;
    %load/vec4 v0x60000037b600_0;
    %jmp/1 T_112.3, 9;
T_112.2 ; End of true expr.
    %load/vec4 v0x60000037b7b0_0;
    %jmp/0 T_112.3, 9;
 ; End of false expr.
    %blend;
T_112.3;
    %jmp/0 T_112.1, 8;
 ; End of false expr.
    %blend;
T_112.1;
    %store/vec4 v0x60000037b7b0_0, 0, 1;
    %jmp T_112;
    .thread T_112;
    .scope S_0x7f9f35cc72a0;
T_113 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000364090_0;
    %flag_set/vec4 8;
    %jmp/0 T_113.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_113.1, 8;
T_113.0 ; End of true expr.
    %load/vec4 v0x6000003641b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_113.2, 9;
    %load/vec4 v0x60000037bf00_0;
    %jmp/1 T_113.3, 9;
T_113.2 ; End of true expr.
    %load/vec4 v0x600000364120_0;
    %jmp/0 T_113.3, 9;
 ; End of false expr.
    %blend;
T_113.3;
    %jmp/0 T_113.1, 8;
 ; End of false expr.
    %blend;
T_113.1;
    %store/vec4 v0x600000364120_0, 0, 1;
    %jmp T_113;
    .thread T_113;
    .scope S_0x7f9f35cd8680;
T_114 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000364990_0;
    %flag_set/vec4 8;
    %jmp/0 T_114.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_114.1, 8;
T_114.0 ; End of true expr.
    %load/vec4 v0x600000364ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_114.2, 9;
    %load/vec4 v0x600000364870_0;
    %jmp/1 T_114.3, 9;
T_114.2 ; End of true expr.
    %load/vec4 v0x600000364a20_0;
    %jmp/0 T_114.3, 9;
 ; End of false expr.
    %blend;
T_114.3;
    %jmp/0 T_114.1, 8;
 ; End of false expr.
    %blend;
T_114.1;
    %store/vec4 v0x600000364a20_0, 0, 1;
    %jmp T_114;
    .thread T_114;
    .scope S_0x7f9f35cd8960;
T_115 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000365290_0;
    %flag_set/vec4 8;
    %jmp/0 T_115.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_115.1, 8;
T_115.0 ; End of true expr.
    %load/vec4 v0x6000003653b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_115.2, 9;
    %load/vec4 v0x600000365170_0;
    %jmp/1 T_115.3, 9;
T_115.2 ; End of true expr.
    %load/vec4 v0x600000365320_0;
    %jmp/0 T_115.3, 9;
 ; End of false expr.
    %blend;
T_115.3;
    %jmp/0 T_115.1, 8;
 ; End of false expr.
    %blend;
T_115.1;
    %store/vec4 v0x600000365320_0, 0, 1;
    %jmp T_115;
    .thread T_115;
    .scope S_0x7f9f35cef5c0;
T_116 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000365b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_116.1, 8;
T_116.0 ; End of true expr.
    %load/vec4 v0x600000365cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_116.2, 9;
    %load/vec4 v0x600000365a70_0;
    %jmp/1 T_116.3, 9;
T_116.2 ; End of true expr.
    %load/vec4 v0x600000365c20_0;
    %jmp/0 T_116.3, 9;
 ; End of false expr.
    %blend;
T_116.3;
    %jmp/0 T_116.1, 8;
 ; End of false expr.
    %blend;
T_116.1;
    %store/vec4 v0x600000365c20_0, 0, 1;
    %jmp T_116;
    .thread T_116;
    .scope S_0x7f9f35cef8a0;
T_117 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000366490_0;
    %flag_set/vec4 8;
    %jmp/0 T_117.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_117.1, 8;
T_117.0 ; End of true expr.
    %load/vec4 v0x6000003665b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_117.2, 9;
    %load/vec4 v0x600000366370_0;
    %jmp/1 T_117.3, 9;
T_117.2 ; End of true expr.
    %load/vec4 v0x600000366520_0;
    %jmp/0 T_117.3, 9;
 ; End of false expr.
    %blend;
T_117.3;
    %jmp/0 T_117.1, 8;
 ; End of false expr.
    %blend;
T_117.1;
    %store/vec4 v0x600000366520_0, 0, 1;
    %jmp T_117;
    .thread T_117;
    .scope S_0x7f9f35ce9ea0;
T_118 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000366d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_118.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_118.1, 8;
T_118.0 ; End of true expr.
    %load/vec4 v0x600000366eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x600000366c70_0;
    %jmp/1 T_118.3, 9;
T_118.2 ; End of true expr.
    %load/vec4 v0x600000366e20_0;
    %jmp/0 T_118.3, 9;
 ; End of false expr.
    %blend;
T_118.3;
    %jmp/0 T_118.1, 8;
 ; End of false expr.
    %blend;
T_118.1;
    %store/vec4 v0x600000366e20_0, 0, 1;
    %jmp T_118;
    .thread T_118;
    .scope S_0x7f9f35cea180;
T_119 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000367690_0;
    %flag_set/vec4 8;
    %jmp/0 T_119.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_119.1, 8;
T_119.0 ; End of true expr.
    %load/vec4 v0x6000003677b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_119.2, 9;
    %load/vec4 v0x600000367570_0;
    %jmp/1 T_119.3, 9;
T_119.2 ; End of true expr.
    %load/vec4 v0x600000367720_0;
    %jmp/0 T_119.3, 9;
 ; End of false expr.
    %blend;
T_119.3;
    %jmp/0 T_119.1, 8;
 ; End of false expr.
    %blend;
T_119.1;
    %store/vec4 v0x600000367720_0, 0, 1;
    %jmp T_119;
    .thread T_119;
    .scope S_0x7f9f35ce50c0;
T_120 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000360000_0;
    %flag_set/vec4 8;
    %jmp/0 T_120.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_120.1, 8;
T_120.0 ; End of true expr.
    %load/vec4 v0x600000360120_0;
    %flag_set/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x600000367e70_0;
    %jmp/1 T_120.3, 9;
T_120.2 ; End of true expr.
    %load/vec4 v0x600000360090_0;
    %jmp/0 T_120.3, 9;
 ; End of false expr.
    %blend;
T_120.3;
    %jmp/0 T_120.1, 8;
 ; End of false expr.
    %blend;
T_120.1;
    %store/vec4 v0x600000360090_0, 0, 1;
    %jmp T_120;
    .thread T_120;
    .scope S_0x7f9f35ce53a0;
T_121 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000360900_0;
    %flag_set/vec4 8;
    %jmp/0 T_121.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_121.1, 8;
T_121.0 ; End of true expr.
    %load/vec4 v0x600000360a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x6000003607e0_0;
    %jmp/1 T_121.3, 9;
T_121.2 ; End of true expr.
    %load/vec4 v0x600000360990_0;
    %jmp/0 T_121.3, 9;
 ; End of false expr.
    %blend;
T_121.3;
    %jmp/0 T_121.1, 8;
 ; End of false expr.
    %blend;
T_121.1;
    %store/vec4 v0x600000360990_0, 0, 1;
    %jmp T_121;
    .thread T_121;
    .scope S_0x7f9f35ce5680;
T_122 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000361200_0;
    %flag_set/vec4 8;
    %jmp/0 T_122.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_122.1, 8;
T_122.0 ; End of true expr.
    %load/vec4 v0x600000361320_0;
    %flag_set/vec4 9;
    %jmp/0 T_122.2, 9;
    %load/vec4 v0x6000003610e0_0;
    %jmp/1 T_122.3, 9;
T_122.2 ; End of true expr.
    %load/vec4 v0x600000361290_0;
    %jmp/0 T_122.3, 9;
 ; End of false expr.
    %blend;
T_122.3;
    %jmp/0 T_122.1, 8;
 ; End of false expr.
    %blend;
T_122.1;
    %store/vec4 v0x600000361290_0, 0, 1;
    %jmp T_122;
    .thread T_122;
    .scope S_0x7f9f35cf4620;
T_123 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000207690_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %load/vec4 v0x600000206a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_123.2, 9;
    %load/vec4 v0x600000207840_0;
    %jmp/1 T_123.3, 9;
T_123.2 ; End of true expr.
    %load/vec4 v0x600000207720_0;
    %jmp/0 T_123.3, 9;
 ; End of false expr.
    %blend;
T_123.3;
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x600000207720_0, 0, 1;
    %jmp T_123;
    .thread T_123;
    .scope S_0x7f9f35ce1170;
T_124 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000205cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_124.1, 8;
T_124.0 ; End of true expr.
    %load/vec4 v0x600000205a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_124.2, 9;
    %load/vec4 v0x600000205e60_0;
    %jmp/1 T_124.3, 9;
T_124.2 ; End of true expr.
    %load/vec4 v0x600000205d40_0;
    %jmp/0 T_124.3, 9;
 ; End of false expr.
    %blend;
T_124.3;
    %jmp/0 T_124.1, 8;
 ; End of false expr.
    %blend;
T_124.1;
    %store/vec4 v0x600000205d40_0, 0, 1;
    %jmp T_124;
    .thread T_124;
    .scope S_0x7f9f35ccf990;
T_125 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000204cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %load/vec4 v0x600000204ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_125.2, 9;
    %load/vec4 v0x600000204ea0_0;
    %jmp/1 T_125.3, 9;
T_125.2 ; End of true expr.
    %load/vec4 v0x600000204d80_0;
    %jmp/0 T_125.3, 9;
 ; End of false expr.
    %blend;
T_125.3;
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v0x600000204d80_0, 0, 1;
    %jmp T_125;
    .thread T_125;
    .scope S_0x7f9f35ccfc70;
T_126 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021b9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_126.1, 8;
T_126.0 ; End of true expr.
    %load/vec4 v0x60000021b600_0;
    %flag_set/vec4 9;
    %jmp/0 T_126.2, 9;
    %load/vec4 v0x60000021bde0_0;
    %jmp/1 T_126.3, 9;
T_126.2 ; End of true expr.
    %load/vec4 v0x60000021b840_0;
    %jmp/0 T_126.3, 9;
 ; End of false expr.
    %blend;
T_126.3;
    %jmp/0 T_126.1, 8;
 ; End of false expr.
    %blend;
T_126.1;
    %store/vec4 v0x60000021b840_0, 0, 1;
    %jmp T_126;
    .thread T_126;
    .scope S_0x7f9f35cbab70;
T_127 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000219050_0;
    %flag_set/vec4 8;
    %jmp/0 T_127.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_127.1, 8;
T_127.0 ; End of true expr.
    %load/vec4 v0x600000218c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_127.2, 9;
    %load/vec4 v0x600000219440_0;
    %jmp/1 T_127.3, 9;
T_127.2 ; End of true expr.
    %load/vec4 v0x600000218ea0_0;
    %jmp/0 T_127.3, 9;
 ; End of false expr.
    %blend;
T_127.3;
    %jmp/0 T_127.1, 8;
 ; End of false expr.
    %blend;
T_127.1;
    %store/vec4 v0x600000218ea0_0, 0, 1;
    %jmp T_127;
    .thread T_127;
    .scope S_0x7f9f35cbc930;
T_128 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021b960_0;
    %flag_set/vec4 8;
    %jmp/0 T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_128.1, 8;
T_128.0 ; End of true expr.
    %load/vec4 v0x60000021b720_0;
    %flag_set/vec4 9;
    %jmp/0 T_128.2, 9;
    %load/vec4 v0x60000021bb10_0;
    %jmp/1 T_128.3, 9;
T_128.2 ; End of true expr.
    %load/vec4 v0x60000021b690_0;
    %jmp/0 T_128.3, 9;
 ; End of false expr.
    %blend;
T_128.3;
    %jmp/0 T_128.1, 8;
 ; End of false expr.
    %blend;
T_128.1;
    %store/vec4 v0x60000021b690_0, 0, 1;
    %jmp T_128;
    .thread T_128;
    .scope S_0x7f9f35cbcc10;
T_129 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000219f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_129.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_129.1, 8;
T_129.0 ; End of true expr.
    %load/vec4 v0x600000219d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_129.2, 9;
    %load/vec4 v0x60000021a130_0;
    %jmp/1 T_129.3, 9;
T_129.2 ; End of true expr.
    %load/vec4 v0x600000219cb0_0;
    %jmp/0 T_129.3, 9;
 ; End of false expr.
    %blend;
T_129.3;
    %jmp/0 T_129.1, 8;
 ; End of false expr.
    %blend;
T_129.1;
    %store/vec4 v0x600000219cb0_0, 0, 1;
    %jmp T_129;
    .thread T_129;
    .scope S_0x7f9f35cbb230;
T_130 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000218fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_130.1, 8;
T_130.0 ; End of true expr.
    %load/vec4 v0x600000218d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_130.2, 9;
    %load/vec4 v0x600000219170_0;
    %jmp/1 T_130.3, 9;
T_130.2 ; End of true expr.
    %load/vec4 v0x600000218cf0_0;
    %jmp/0 T_130.3, 9;
 ; End of false expr.
    %blend;
T_130.3;
    %jmp/0 T_130.1, 8;
 ; End of false expr.
    %blend;
T_130.1;
    %store/vec4 v0x600000218cf0_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_0x7f9f35cbb510;
T_131 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021fe70_0;
    %flag_set/vec4 8;
    %jmp/0 T_131.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_131.1, 8;
T_131.0 ; End of true expr.
    %load/vec4 v0x60000021fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_131.2, 9;
    %load/vec4 v0x6000002181b0_0;
    %jmp/1 T_131.3, 9;
T_131.2 ; End of true expr.
    %load/vec4 v0x60000021fc30_0;
    %jmp/0 T_131.3, 9;
 ; End of false expr.
    %blend;
T_131.3;
    %jmp/0 T_131.1, 8;
 ; End of false expr.
    %blend;
T_131.1;
    %store/vec4 v0x60000021fc30_0, 0, 1;
    %jmp T_131;
    .thread T_131;
    .scope S_0x7f9f35ce0d70;
T_132 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021d4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_132.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_132.1, 8;
T_132.0 ; End of true expr.
    %load/vec4 v0x60000021d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_132.2, 9;
    %load/vec4 v0x60000021e2e0_0;
    %jmp/1 T_132.3, 9;
T_132.2 ; End of true expr.
    %load/vec4 v0x60000021d290_0;
    %jmp/0 T_132.3, 9;
 ; End of false expr.
    %blend;
T_132.3;
    %jmp/0 T_132.1, 8;
 ; End of false expr.
    %blend;
T_132.1;
    %store/vec4 v0x60000021d290_0, 0, 1;
    %jmp T_132;
    .thread T_132;
    .scope S_0x7f9f35cbc3e0;
T_133 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_133.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_133.1, 8;
T_133.0 ; End of true expr.
    %load/vec4 v0x60000021f720_0;
    %flag_set/vec4 9;
    %jmp/0 T_133.2, 9;
    %load/vec4 v0x60000021fb10_0;
    %jmp/1 T_133.3, 9;
T_133.2 ; End of true expr.
    %load/vec4 v0x60000021f960_0;
    %jmp/0 T_133.3, 9;
 ; End of false expr.
    %blend;
T_133.3;
    %jmp/0 T_133.1, 8;
 ; End of false expr.
    %blend;
T_133.1;
    %store/vec4 v0x60000021f960_0, 0, 1;
    %jmp T_133;
    .thread T_133;
    .scope S_0x7f9f35cbbe90;
T_134 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_134.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x60000021e760_0;
    %flag_set/vec4 9;
    %jmp/0 T_134.2, 9;
    %load/vec4 v0x60000021eb50_0;
    %jmp/1 T_134.3, 9;
T_134.2 ; End of true expr.
    %load/vec4 v0x60000021e9a0_0;
    %jmp/0 T_134.3, 9;
 ; End of false expr.
    %blend;
T_134.3;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %store/vec4 v0x60000021e9a0_0, 0, 1;
    %jmp T_134;
    .thread T_134;
    .scope S_0x7f9f35cbb830;
T_135 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_135.1, 8;
T_135.0 ; End of true expr.
    %load/vec4 v0x60000021cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_135.2, 9;
    %load/vec4 v0x60000021d170_0;
    %jmp/1 T_135.3, 9;
T_135.2 ; End of true expr.
    %load/vec4 v0x60000021cfc0_0;
    %jmp/0 T_135.3, 9;
 ; End of false expr.
    %blend;
T_135.3;
    %jmp/0 T_135.1, 8;
 ; End of false expr.
    %blend;
T_135.1;
    %store/vec4 v0x60000021cfc0_0, 0, 1;
    %jmp T_135;
    .thread T_135;
    .scope S_0x7f9f35cbbb10;
T_136 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000021c000_0;
    %flag_set/vec4 8;
    %jmp/0 T_136.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v0x600000217c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_136.2, 9;
    %load/vec4 v0x60000021c1b0_0;
    %jmp/1 T_136.3, 9;
T_136.2 ; End of true expr.
    %load/vec4 v0x600000217de0_0;
    %jmp/0 T_136.3, 9;
 ; End of false expr.
    %blend;
T_136.3;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %store/vec4 v0x600000217de0_0, 0, 1;
    %jmp T_136;
    .thread T_136;
    .scope S_0x7f9f35cb1930;
T_137 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000215680_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_137.1, 8;
T_137.0 ; End of true expr.
    %load/vec4 v0x600000215290_0;
    %flag_set/vec4 9;
    %jmp/0 T_137.2, 9;
    %load/vec4 v0x600000215a70_0;
    %jmp/1 T_137.3, 9;
T_137.2 ; End of true expr.
    %load/vec4 v0x600000215440_0;
    %jmp/0 T_137.3, 9;
 ; End of false expr.
    %blend;
T_137.3;
    %jmp/0 T_137.1, 8;
 ; End of false expr.
    %blend;
T_137.1;
    %store/vec4 v0x600000215440_0, 0, 1;
    %jmp T_137;
    .thread T_137;
    .scope S_0x7f9f35cb1c10;
T_138 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002170f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_138.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_138.1, 8;
T_138.0 ; End of true expr.
    %load/vec4 v0x600000216f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_138.2, 9;
    %load/vec4 v0x600000217d50_0;
    %jmp/1 T_138.3, 9;
T_138.2 ; End of true expr.
    %load/vec4 v0x600000216eb0_0;
    %jmp/0 T_138.3, 9;
 ; End of false expr.
    %blend;
T_138.3;
    %jmp/0 T_138.1, 8;
 ; End of false expr.
    %blend;
T_138.1;
    %store/vec4 v0x600000216eb0_0, 0, 1;
    %jmp T_138;
    .thread T_138;
    .scope S_0x7f9f35cb6b00;
T_139 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000215950_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_139.1, 8;
T_139.0 ; End of true expr.
    %load/vec4 v0x6000002157a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_139.2, 9;
    %load/vec4 v0x600000215b90_0;
    %jmp/1 T_139.3, 9;
T_139.2 ; End of true expr.
    %load/vec4 v0x600000215710_0;
    %jmp/0 T_139.3, 9;
 ; End of false expr.
    %blend;
T_139.3;
    %jmp/0 T_139.1, 8;
 ; End of false expr.
    %blend;
T_139.1;
    %store/vec4 v0x600000215710_0, 0, 1;
    %jmp T_139;
    .thread T_139;
    .scope S_0x7f9f35cb65b0;
T_140 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000214990_0;
    %flag_set/vec4 8;
    %jmp/0 T_140.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_140.1, 8;
T_140.0 ; End of true expr.
    %load/vec4 v0x6000002147e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_140.2, 9;
    %load/vec4 v0x600000214bd0_0;
    %jmp/1 T_140.3, 9;
T_140.2 ; End of true expr.
    %load/vec4 v0x600000214750_0;
    %jmp/0 T_140.3, 9;
 ; End of false expr.
    %blend;
T_140.3;
    %jmp/0 T_140.1, 8;
 ; End of false expr.
    %blend;
T_140.1;
    %store/vec4 v0x600000214750_0, 0, 1;
    %jmp T_140;
    .thread T_140;
    .scope S_0x7f9f35cb6060;
T_141 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000272d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_141.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_141.1, 8;
T_141.0 ; End of true expr.
    %load/vec4 v0x600000272910_0;
    %flag_set/vec4 9;
    %jmp/0 T_141.2, 9;
    %load/vec4 v0x6000002730f0_0;
    %jmp/1 T_141.3, 9;
T_141.2 ; End of true expr.
    %load/vec4 v0x600000272ac0_0;
    %jmp/0 T_141.3, 9;
 ; End of false expr.
    %blend;
T_141.3;
    %jmp/0 T_141.1, 8;
 ; End of false expr.
    %blend;
T_141.1;
    %store/vec4 v0x600000272ac0_0, 0, 1;
    %jmp T_141;
    .thread T_141;
    .scope S_0x7f9f35cb5b10;
T_142 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000270510_0;
    %flag_set/vec4 8;
    %jmp/0 T_142.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_142.1, 8;
T_142.0 ; End of true expr.
    %load/vec4 v0x600000270120_0;
    %flag_set/vec4 9;
    %jmp/0 T_142.2, 9;
    %load/vec4 v0x600000270900_0;
    %jmp/1 T_142.3, 9;
T_142.2 ; End of true expr.
    %load/vec4 v0x6000002702d0_0;
    %jmp/0 T_142.3, 9;
 ; End of false expr.
    %blend;
T_142.3;
    %jmp/0 T_142.1, 8;
 ; End of false expr.
    %blend;
T_142.1;
    %store/vec4 v0x6000002702d0_0, 0, 1;
    %jmp T_142;
    .thread T_142;
    .scope S_0x7f9f35cb55c0;
T_143 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000273180_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x600000272f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_143.2, 9;
    %load/vec4 v0x600000273330_0;
    %jmp/1 T_143.3, 9;
T_143.2 ; End of true expr.
    %load/vec4 v0x600000273210_0;
    %jmp/0 T_143.3, 9;
 ; End of false expr.
    %blend;
T_143.3;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x600000273210_0, 0, 1;
    %jmp T_143;
    .thread T_143;
    .scope S_0x7f9f35cb5070;
T_144 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002721c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_144.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_144.1, 8;
T_144.0 ; End of true expr.
    %load/vec4 v0x600000271f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_144.2, 9;
    %load/vec4 v0x600000272370_0;
    %jmp/1 T_144.3, 9;
T_144.2 ; End of true expr.
    %load/vec4 v0x600000272250_0;
    %jmp/0 T_144.3, 9;
 ; End of false expr.
    %blend;
T_144.3;
    %jmp/0 T_144.1, 8;
 ; End of false expr.
    %blend;
T_144.1;
    %store/vec4 v0x600000272250_0, 0, 1;
    %jmp T_144;
    .thread T_144;
    .scope S_0x7f9f35cb4b20;
T_145 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000270990_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v0x600000270750_0;
    %flag_set/vec4 9;
    %jmp/0 T_145.2, 9;
    %load/vec4 v0x600000270b40_0;
    %jmp/1 T_145.3, 9;
T_145.2 ; End of true expr.
    %load/vec4 v0x600000270a20_0;
    %jmp/0 T_145.3, 9;
 ; End of false expr.
    %blend;
T_145.3;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0x600000270a20_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x7f9f35cb45d0;
T_146 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002774e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_146.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_146.1, 8;
T_146.0 ; End of true expr.
    %load/vec4 v0x6000002770f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_146.2, 9;
    %load/vec4 v0x6000002778d0_0;
    %jmp/1 T_146.3, 9;
T_146.2 ; End of true expr.
    %load/vec4 v0x6000002772a0_0;
    %jmp/0 T_146.3, 9;
 ; End of false expr.
    %blend;
T_146.3;
    %jmp/0 T_146.1, 8;
 ; End of false expr.
    %blend;
T_146.1;
    %store/vec4 v0x6000002772a0_0, 0, 1;
    %jmp T_146;
    .thread T_146;
    .scope S_0x7f9f35cb4080;
T_147 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000275560_0;
    %flag_set/vec4 8;
    %jmp/0 T_147.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_147.1, 8;
T_147.0 ; End of true expr.
    %load/vec4 v0x6000002745a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_147.2, 9;
    %load/vec4 v0x600000275950_0;
    %jmp/1 T_147.3, 9;
T_147.2 ; End of true expr.
    %load/vec4 v0x600000274750_0;
    %jmp/0 T_147.3, 9;
 ; End of false expr.
    %blend;
T_147.3;
    %jmp/0 T_147.1, 8;
 ; End of false expr.
    %blend;
T_147.1;
    %store/vec4 v0x600000274750_0, 0, 1;
    %jmp T_147;
    .thread T_147;
    .scope S_0x7f9f35cb3b30;
T_148 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002498c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_148.1, 8;
T_148.0 ; End of true expr.
    %load/vec4 v0x600000249710_0;
    %flag_set/vec4 9;
    %jmp/0 T_148.2, 9;
    %load/vec4 v0x600000248090_0;
    %jmp/1 T_148.3, 9;
T_148.2 ; End of true expr.
    %load/vec4 v0x600000249680_0;
    %jmp/0 T_148.3, 9;
 ; End of false expr.
    %blend;
T_148.3;
    %jmp/0 T_148.1, 8;
 ; End of false expr.
    %blend;
T_148.1;
    %store/vec4 v0x600000249680_0, 0, 1;
    %jmp T_148;
    .thread T_148;
    .scope S_0x7f9f35cb35e0;
T_149 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000248990_0;
    %flag_set/vec4 8;
    %jmp/0 T_149.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_149.1, 8;
T_149.0 ; End of true expr.
    %load/vec4 v0x600000248360_0;
    %flag_set/vec4 9;
    %jmp/0 T_149.2, 9;
    %load/vec4 v0x600000248b40_0;
    %jmp/1 T_149.3, 9;
T_149.2 ; End of true expr.
    %load/vec4 v0x6000002482d0_0;
    %jmp/0 T_149.3, 9;
 ; End of false expr.
    %blend;
T_149.3;
    %jmp/0 T_149.1, 8;
 ; End of false expr.
    %blend;
T_149.1;
    %store/vec4 v0x6000002482d0_0, 0, 1;
    %jmp T_149;
    .thread T_149;
    .scope S_0x7f9f35cb3090;
T_150 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000024e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_150.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_150.1, 8;
T_150.0 ; End of true expr.
    %load/vec4 v0x60000024e490_0;
    %flag_set/vec4 9;
    %jmp/0 T_150.2, 9;
    %load/vec4 v0x60000024ec70_0;
    %jmp/1 T_150.3, 9;
T_150.2 ; End of true expr.
    %load/vec4 v0x60000024e640_0;
    %jmp/0 T_150.3, 9;
 ; End of false expr.
    %blend;
T_150.3;
    %jmp/0 T_150.1, 8;
 ; End of false expr.
    %blend;
T_150.1;
    %store/vec4 v0x60000024e640_0, 0, 1;
    %jmp T_150;
    .thread T_150;
    .scope S_0x7f9f35cb2b40;
T_151 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000243e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_151.1, 8;
T_151.0 ; End of true expr.
    %load/vec4 v0x600000243a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_151.2, 9;
    %load/vec4 v0x60000024c2d0_0;
    %jmp/1 T_151.3, 9;
T_151.2 ; End of true expr.
    %load/vec4 v0x600000243c30_0;
    %jmp/0 T_151.3, 9;
 ; End of false expr.
    %blend;
T_151.3;
    %jmp/0 T_151.1, 8;
 ; End of false expr.
    %blend;
T_151.1;
    %store/vec4 v0x600000243c30_0, 0, 1;
    %jmp T_151;
    .thread T_151;
    .scope S_0x7f9f35cb25f0;
T_152 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000241ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_152.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_152.1, 8;
T_152.0 ; End of true expr.
    %load/vec4 v0x600000241b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_152.2, 9;
    %load/vec4 v0x6000002422e0_0;
    %jmp/1 T_152.3, 9;
T_152.2 ; End of true expr.
    %load/vec4 v0x600000241cb0_0;
    %jmp/0 T_152.3, 9;
 ; End of false expr.
    %blend;
T_152.3;
    %jmp/0 T_152.1, 8;
 ; End of false expr.
    %blend;
T_152.1;
    %store/vec4 v0x600000241cb0_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x7f9f35cb20a0;
T_153 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002474e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_153.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_153.1, 8;
T_153.0 ; End of true expr.
    %load/vec4 v0x6000002470f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_153.2, 9;
    %load/vec4 v0x6000002478d0_0;
    %jmp/1 T_153.3, 9;
T_153.2 ; End of true expr.
    %load/vec4 v0x6000002472a0_0;
    %jmp/0 T_153.3, 9;
 ; End of false expr.
    %blend;
T_153.3;
    %jmp/0 T_153.1, 8;
 ; End of false expr.
    %blend;
T_153.1;
    %store/vec4 v0x6000002472a0_0, 0, 1;
    %jmp T_153;
    .thread T_153;
    .scope S_0x7f9f35cba790;
T_154 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000245560_0;
    %flag_set/vec4 8;
    %jmp/0 T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_154.1, 8;
T_154.0 ; End of true expr.
    %load/vec4 v0x600000245170_0;
    %flag_set/vec4 9;
    %jmp/0 T_154.2, 9;
    %load/vec4 v0x600000245950_0;
    %jmp/1 T_154.3, 9;
T_154.2 ; End of true expr.
    %load/vec4 v0x600000245320_0;
    %jmp/0 T_154.3, 9;
 ; End of false expr.
    %blend;
T_154.3;
    %jmp/0 T_154.1, 8;
 ; End of false expr.
    %blend;
T_154.1;
    %store/vec4 v0x600000245320_0, 0, 1;
    %jmp T_154;
    .thread T_154;
    .scope S_0x7f9f35cb9250;
T_155 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002274e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_155.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_155.1, 8;
T_155.0 ; End of true expr.
    %load/vec4 v0x6000002270f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_155.2, 9;
    %load/vec4 v0x6000002278d0_0;
    %jmp/1 T_155.3, 9;
T_155.2 ; End of true expr.
    %load/vec4 v0x600000227330_0;
    %jmp/0 T_155.3, 9;
 ; End of false expr.
    %blend;
T_155.3;
    %jmp/0 T_155.1, 8;
 ; End of false expr.
    %blend;
T_155.1;
    %store/vec4 v0x600000227330_0, 0, 1;
    %jmp T_155;
    .thread T_155;
    .scope S_0x7f9f35cb8d00;
T_156 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002e6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_156.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_156.1, 8;
T_156.0 ; End of true expr.
    %load/vec4 v0x6000002e6a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_156.2, 9;
    %load/vec4 v0x6000002e7210_0;
    %jmp/1 T_156.3, 9;
T_156.2 ; End of true expr.
    %load/vec4 v0x6000002e6c70_0;
    %jmp/0 T_156.3, 9;
 ; End of false expr.
    %blend;
T_156.3;
    %jmp/0 T_156.1, 8;
 ; End of false expr.
    %blend;
T_156.1;
    %store/vec4 v0x6000002e6c70_0, 0, 1;
    %jmp T_156;
    .thread T_156;
    .scope S_0x7f9f35cb87b0;
T_157 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002e45a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_157.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_157.1, 8;
T_157.0 ; End of true expr.
    %load/vec4 v0x6000002e41b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_157.2, 9;
    %load/vec4 v0x6000002e4990_0;
    %jmp/1 T_157.3, 9;
T_157.2 ; End of true expr.
    %load/vec4 v0x6000002e43f0_0;
    %jmp/0 T_157.3, 9;
 ; End of false expr.
    %blend;
T_157.3;
    %jmp/0 T_157.1, 8;
 ; End of false expr.
    %blend;
T_157.1;
    %store/vec4 v0x6000002e43f0_0, 0, 1;
    %jmp T_157;
    .thread T_157;
    .scope S_0x7f9f35cb8260;
T_158 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002e32a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_158.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_158.1, 8;
T_158.0 ; End of true expr.
    %load/vec4 v0x6000002e2eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_158.2, 9;
    %load/vec4 v0x6000002e3690_0;
    %jmp/1 T_158.3, 9;
T_158.2 ; End of true expr.
    %load/vec4 v0x6000002e30f0_0;
    %jmp/0 T_158.3, 9;
 ; End of false expr.
    %blend;
T_158.3;
    %jmp/0 T_158.1, 8;
 ; End of false expr.
    %blend;
T_158.1;
    %store/vec4 v0x6000002e30f0_0, 0, 1;
    %jmp T_158;
    .thread T_158;
    .scope S_0x7f9f35cb7d10;
T_159 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002e0a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_159.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_159.1, 8;
T_159.0 ; End of true expr.
    %load/vec4 v0x6000002e0630_0;
    %flag_set/vec4 9;
    %jmp/0 T_159.2, 9;
    %load/vec4 v0x6000002e0e10_0;
    %jmp/1 T_159.3, 9;
T_159.2 ; End of true expr.
    %load/vec4 v0x6000002e0870_0;
    %jmp/0 T_159.3, 9;
 ; End of false expr.
    %blend;
T_159.3;
    %jmp/0 T_159.1, 8;
 ; End of false expr.
    %blend;
T_159.1;
    %store/vec4 v0x6000002e0870_0, 0, 1;
    %jmp T_159;
    .thread T_159;
    .scope S_0x7f9f35cb77c0;
T_160 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002ee0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_160.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_160.1, 8;
T_160.0 ; End of true expr.
    %load/vec4 v0x6000002edcb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_160.2, 9;
    %load/vec4 v0x6000002eed90_0;
    %jmp/1 T_160.3, 9;
T_160.2 ; End of true expr.
    %load/vec4 v0x6000002ede60_0;
    %jmp/0 T_160.3, 9;
 ; End of false expr.
    %blend;
T_160.3;
    %jmp/0 T_160.1, 8;
 ; End of false expr.
    %blend;
T_160.1;
    %store/vec4 v0x6000002ede60_0, 0, 1;
    %jmp T_160;
    .thread T_160;
    .scope S_0x7f9f35cb13e0;
T_161 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000002ec120_0;
    %flag_set/vec4 8;
    %jmp/0 T_161.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_161.1, 8;
T_161.0 ; End of true expr.
    %load/vec4 v0x6000002934e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_161.2, 9;
    %load/vec4 v0x6000002ec510_0;
    %jmp/1 T_161.3, 9;
T_161.2 ; End of true expr.
    %load/vec4 v0x600000293690_0;
    %jmp/0 T_161.3, 9;
 ; End of false expr.
    %blend;
T_161.3;
    %jmp/0 T_161.1, 8;
 ; End of false expr.
    %blend;
T_161.1;
    %store/vec4 v0x600000293690_0, 0, 1;
    %jmp T_161;
    .thread T_161;
    .scope S_0x7f9f35cb0e90;
T_162 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000291950_0;
    %flag_set/vec4 8;
    %jmp/0 T_162.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_162.1, 8;
T_162.0 ; End of true expr.
    %load/vec4 v0x600000291560_0;
    %flag_set/vec4 9;
    %jmp/0 T_162.2, 9;
    %load/vec4 v0x600000291d40_0;
    %jmp/1 T_162.3, 9;
T_162.2 ; End of true expr.
    %load/vec4 v0x600000291710_0;
    %jmp/0 T_162.3, 9;
 ; End of false expr.
    %blend;
T_162.3;
    %jmp/0 T_162.1, 8;
 ; End of false expr.
    %blend;
T_162.1;
    %store/vec4 v0x600000291710_0, 0, 1;
    %jmp T_162;
    .thread T_162;
    .scope S_0x7f9f35cb0940;
T_163 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000297960_0;
    %flag_set/vec4 8;
    %jmp/0 T_163.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_163.1, 8;
T_163.0 ; End of true expr.
    %load/vec4 v0x6000002ebba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_163.2, 9;
    %load/vec4 v0x600000297d50_0;
    %jmp/1 T_163.3, 9;
T_163.2 ; End of true expr.
    %load/vec4 v0x6000002ebd50_0;
    %jmp/0 T_163.3, 9;
 ; End of false expr.
    %blend;
T_163.3;
    %jmp/0 T_163.1, 8;
 ; End of false expr.
    %blend;
T_163.1;
    %store/vec4 v0x6000002ebd50_0, 0, 1;
    %jmp T_163;
    .thread T_163;
    .scope S_0x7f9f35cb03f0;
T_164 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037c630_0;
    %flag_set/vec4 8;
    %jmp/0 T_164.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_164.1, 8;
T_164.0 ; End of true expr.
    %load/vec4 v0x60000037c750_0;
    %flag_set/vec4 9;
    %jmp/0 T_164.2, 9;
    %load/vec4 v0x60000037c510_0;
    %jmp/1 T_164.3, 9;
T_164.2 ; End of true expr.
    %load/vec4 v0x60000037c6c0_0;
    %jmp/0 T_164.3, 9;
 ; End of false expr.
    %blend;
T_164.3;
    %jmp/0 T_164.1, 8;
 ; End of false expr.
    %blend;
T_164.1;
    %store/vec4 v0x60000037c6c0_0, 0, 1;
    %jmp T_164;
    .thread T_164;
    .scope S_0x7f9f35cafea0;
T_165 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037cf30_0;
    %flag_set/vec4 8;
    %jmp/0 T_165.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_165.1, 8;
T_165.0 ; End of true expr.
    %load/vec4 v0x60000037d050_0;
    %flag_set/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x60000037ce10_0;
    %jmp/1 T_165.3, 9;
T_165.2 ; End of true expr.
    %load/vec4 v0x60000037cfc0_0;
    %jmp/0 T_165.3, 9;
 ; End of false expr.
    %blend;
T_165.3;
    %jmp/0 T_165.1, 8;
 ; End of false expr.
    %blend;
T_165.1;
    %store/vec4 v0x60000037cfc0_0, 0, 1;
    %jmp T_165;
    .thread T_165;
    .scope S_0x7f9f35caf950;
T_166 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037d830_0;
    %flag_set/vec4 8;
    %jmp/0 T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_166.1, 8;
T_166.0 ; End of true expr.
    %load/vec4 v0x60000037d950_0;
    %flag_set/vec4 9;
    %jmp/0 T_166.2, 9;
    %load/vec4 v0x60000037d710_0;
    %jmp/1 T_166.3, 9;
T_166.2 ; End of true expr.
    %load/vec4 v0x60000037d8c0_0;
    %jmp/0 T_166.3, 9;
 ; End of false expr.
    %blend;
T_166.3;
    %jmp/0 T_166.1, 8;
 ; End of false expr.
    %blend;
T_166.1;
    %store/vec4 v0x60000037d8c0_0, 0, 1;
    %jmp T_166;
    .thread T_166;
    .scope S_0x7f9f35caf400;
T_167 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_167.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_167.1, 8;
T_167.0 ; End of true expr.
    %load/vec4 v0x60000037e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_167.2, 9;
    %load/vec4 v0x60000037e010_0;
    %jmp/1 T_167.3, 9;
T_167.2 ; End of true expr.
    %load/vec4 v0x60000037e1c0_0;
    %jmp/0 T_167.3, 9;
 ; End of false expr.
    %blend;
T_167.3;
    %jmp/0 T_167.1, 8;
 ; End of false expr.
    %blend;
T_167.1;
    %store/vec4 v0x60000037e1c0_0, 0, 1;
    %jmp T_167;
    .thread T_167;
    .scope S_0x7f9f35caeeb0;
T_168 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037ea30_0;
    %flag_set/vec4 8;
    %jmp/0 T_168.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_168.1, 8;
T_168.0 ; End of true expr.
    %load/vec4 v0x60000037eb50_0;
    %flag_set/vec4 9;
    %jmp/0 T_168.2, 9;
    %load/vec4 v0x60000037e910_0;
    %jmp/1 T_168.3, 9;
T_168.2 ; End of true expr.
    %load/vec4 v0x60000037eac0_0;
    %jmp/0 T_168.3, 9;
 ; End of false expr.
    %blend;
T_168.3;
    %jmp/0 T_168.1, 8;
 ; End of false expr.
    %blend;
T_168.1;
    %store/vec4 v0x60000037eac0_0, 0, 1;
    %jmp T_168;
    .thread T_168;
    .scope S_0x7f9f35cae960;
T_169 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037f330_0;
    %flag_set/vec4 8;
    %jmp/0 T_169.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_169.1, 8;
T_169.0 ; End of true expr.
    %load/vec4 v0x60000037f450_0;
    %flag_set/vec4 9;
    %jmp/0 T_169.2, 9;
    %load/vec4 v0x60000037f210_0;
    %jmp/1 T_169.3, 9;
T_169.2 ; End of true expr.
    %load/vec4 v0x60000037f3c0_0;
    %jmp/0 T_169.3, 9;
 ; End of false expr.
    %blend;
T_169.3;
    %jmp/0 T_169.1, 8;
 ; End of false expr.
    %blend;
T_169.1;
    %store/vec4 v0x60000037f3c0_0, 0, 1;
    %jmp T_169;
    .thread T_169;
    .scope S_0x7f9f35cae410;
T_170 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000037fc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %load/vec4 v0x60000037fd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_170.2, 9;
    %load/vec4 v0x60000037fb10_0;
    %jmp/1 T_170.3, 9;
T_170.2 ; End of true expr.
    %load/vec4 v0x60000037fcc0_0;
    %jmp/0 T_170.3, 9;
 ; End of false expr.
    %blend;
T_170.3;
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x60000037fcc0_0, 0, 1;
    %jmp T_170;
    .thread T_170;
    .scope S_0x7f9f35cf3cf0;
T_171 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036b4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_171.1, 8;
T_171.0 ; End of true expr.
    %load/vec4 v0x60000036b600_0;
    %flag_set/vec4 9;
    %jmp/0 T_171.2, 9;
    %load/vec4 v0x60000036b3c0_0;
    %jmp/1 T_171.3, 9;
T_171.2 ; End of true expr.
    %load/vec4 v0x60000036b570_0;
    %jmp/0 T_171.3, 9;
 ; End of false expr.
    %blend;
T_171.3;
    %jmp/0 T_171.1, 8;
 ; End of false expr.
    %blend;
T_171.1;
    %store/vec4 v0x60000036b570_0, 0, 1;
    %jmp T_171;
    .thread T_171;
    .scope S_0x7f9f35cf37a0;
T_172 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036bde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_172.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_172.1, 8;
T_172.0 ; End of true expr.
    %load/vec4 v0x60000036bf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_172.2, 9;
    %load/vec4 v0x60000036bcc0_0;
    %jmp/1 T_172.3, 9;
T_172.2 ; End of true expr.
    %load/vec4 v0x60000036be70_0;
    %jmp/0 T_172.3, 9;
 ; End of false expr.
    %blend;
T_172.3;
    %jmp/0 T_172.1, 8;
 ; End of false expr.
    %blend;
T_172.1;
    %store/vec4 v0x60000036be70_0, 0, 1;
    %jmp T_172;
    .thread T_172;
    .scope S_0x7f9f35cf3250;
T_173 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000314750_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %load/vec4 v0x600000314870_0;
    %flag_set/vec4 9;
    %jmp/0 T_173.2, 9;
    %load/vec4 v0x600000314630_0;
    %jmp/1 T_173.3, 9;
T_173.2 ; End of true expr.
    %load/vec4 v0x6000003147e0_0;
    %jmp/0 T_173.3, 9;
 ; End of false expr.
    %blend;
T_173.3;
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v0x6000003147e0_0, 0, 1;
    %jmp T_173;
    .thread T_173;
    .scope S_0x7f9f35cf2d00;
T_174 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000315050_0;
    %flag_set/vec4 8;
    %jmp/0 T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_174.1, 8;
T_174.0 ; End of true expr.
    %load/vec4 v0x600000315170_0;
    %flag_set/vec4 9;
    %jmp/0 T_174.2, 9;
    %load/vec4 v0x600000314f30_0;
    %jmp/1 T_174.3, 9;
T_174.2 ; End of true expr.
    %load/vec4 v0x6000003150e0_0;
    %jmp/0 T_174.3, 9;
 ; End of false expr.
    %blend;
T_174.3;
    %jmp/0 T_174.1, 8;
 ; End of false expr.
    %blend;
T_174.1;
    %store/vec4 v0x6000003150e0_0, 0, 1;
    %jmp T_174;
    .thread T_174;
    .scope S_0x7f9f35cf27b0;
T_175 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000315950_0;
    %flag_set/vec4 8;
    %jmp/0 T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_175.1, 8;
T_175.0 ; End of true expr.
    %load/vec4 v0x600000315a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_175.2, 9;
    %load/vec4 v0x600000315830_0;
    %jmp/1 T_175.3, 9;
T_175.2 ; End of true expr.
    %load/vec4 v0x6000003159e0_0;
    %jmp/0 T_175.3, 9;
 ; End of false expr.
    %blend;
T_175.3;
    %jmp/0 T_175.1, 8;
 ; End of false expr.
    %blend;
T_175.1;
    %store/vec4 v0x6000003159e0_0, 0, 1;
    %jmp T_175;
    .thread T_175;
    .scope S_0x7f9f35cf2260;
T_176 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000316250_0;
    %flag_set/vec4 8;
    %jmp/0 T_176.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_176.1, 8;
T_176.0 ; End of true expr.
    %load/vec4 v0x600000316370_0;
    %flag_set/vec4 9;
    %jmp/0 T_176.2, 9;
    %load/vec4 v0x600000316130_0;
    %jmp/1 T_176.3, 9;
T_176.2 ; End of true expr.
    %load/vec4 v0x6000003162e0_0;
    %jmp/0 T_176.3, 9;
 ; End of false expr.
    %blend;
T_176.3;
    %jmp/0 T_176.1, 8;
 ; End of false expr.
    %blend;
T_176.1;
    %store/vec4 v0x6000003162e0_0, 0, 1;
    %jmp T_176;
    .thread T_176;
    .scope S_0x7f9f35cf1d10;
T_177 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000316b50_0;
    %flag_set/vec4 8;
    %jmp/0 T_177.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_177.1, 8;
T_177.0 ; End of true expr.
    %load/vec4 v0x600000316c70_0;
    %flag_set/vec4 9;
    %jmp/0 T_177.2, 9;
    %load/vec4 v0x600000316a30_0;
    %jmp/1 T_177.3, 9;
T_177.2 ; End of true expr.
    %load/vec4 v0x600000316be0_0;
    %jmp/0 T_177.3, 9;
 ; End of false expr.
    %blend;
T_177.3;
    %jmp/0 T_177.1, 8;
 ; End of false expr.
    %blend;
T_177.1;
    %store/vec4 v0x600000316be0_0, 0, 1;
    %jmp T_177;
    .thread T_177;
    .scope S_0x7f9f35cf17c0;
T_178 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000317450_0;
    %flag_set/vec4 8;
    %jmp/0 T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_178.1, 8;
T_178.0 ; End of true expr.
    %load/vec4 v0x600000317570_0;
    %flag_set/vec4 9;
    %jmp/0 T_178.2, 9;
    %load/vec4 v0x600000317330_0;
    %jmp/1 T_178.3, 9;
T_178.2 ; End of true expr.
    %load/vec4 v0x6000003174e0_0;
    %jmp/0 T_178.3, 9;
 ; End of false expr.
    %blend;
T_178.3;
    %jmp/0 T_178.1, 8;
 ; End of false expr.
    %blend;
T_178.1;
    %store/vec4 v0x6000003174e0_0, 0, 1;
    %jmp T_178;
    .thread T_178;
    .scope S_0x7f9f35cf1270;
T_179 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000317d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_179.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_179.1, 8;
T_179.0 ; End of true expr.
    %load/vec4 v0x600000317e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_179.2, 9;
    %load/vec4 v0x600000317c30_0;
    %jmp/1 T_179.3, 9;
T_179.2 ; End of true expr.
    %load/vec4 v0x600000317de0_0;
    %jmp/0 T_179.3, 9;
 ; End of false expr.
    %blend;
T_179.3;
    %jmp/0 T_179.1, 8;
 ; End of false expr.
    %blend;
T_179.1;
    %store/vec4 v0x600000317de0_0, 0, 1;
    %jmp T_179;
    .thread T_179;
    .scope S_0x7f9f35cf0d20;
T_180 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003106c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_180.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_180.1, 8;
T_180.0 ; End of true expr.
    %load/vec4 v0x6000003107e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_180.2, 9;
    %load/vec4 v0x6000003105a0_0;
    %jmp/1 T_180.3, 9;
T_180.2 ; End of true expr.
    %load/vec4 v0x600000310750_0;
    %jmp/0 T_180.3, 9;
 ; End of false expr.
    %blend;
T_180.3;
    %jmp/0 T_180.1, 8;
 ; End of false expr.
    %blend;
T_180.1;
    %store/vec4 v0x600000310750_0, 0, 1;
    %jmp T_180;
    .thread T_180;
    .scope S_0x7f9f35cf07d0;
T_181 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000310fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_181.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x6000003110e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_181.2, 9;
    %load/vec4 v0x600000310ea0_0;
    %jmp/1 T_181.3, 9;
T_181.2 ; End of true expr.
    %load/vec4 v0x600000311050_0;
    %jmp/0 T_181.3, 9;
 ; End of false expr.
    %blend;
T_181.3;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %store/vec4 v0x600000311050_0, 0, 1;
    %jmp T_181;
    .thread T_181;
    .scope S_0x7f9f35cf0280;
T_182 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003118c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_182.1, 8;
T_182.0 ; End of true expr.
    %load/vec4 v0x6000003119e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_182.2, 9;
    %load/vec4 v0x6000003117a0_0;
    %jmp/1 T_182.3, 9;
T_182.2 ; End of true expr.
    %load/vec4 v0x600000311950_0;
    %jmp/0 T_182.3, 9;
 ; End of false expr.
    %blend;
T_182.3;
    %jmp/0 T_182.1, 8;
 ; End of false expr.
    %blend;
T_182.1;
    %store/vec4 v0x600000311950_0, 0, 1;
    %jmp T_182;
    .thread T_182;
    .scope S_0x7f9f35cefd30;
T_183 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003121c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_183.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_183.1, 8;
T_183.0 ; End of true expr.
    %load/vec4 v0x6000003122e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_183.2, 9;
    %load/vec4 v0x6000003120a0_0;
    %jmp/1 T_183.3, 9;
T_183.2 ; End of true expr.
    %load/vec4 v0x600000312250_0;
    %jmp/0 T_183.3, 9;
 ; End of false expr.
    %blend;
T_183.3;
    %jmp/0 T_183.1, 8;
 ; End of false expr.
    %blend;
T_183.1;
    %store/vec4 v0x600000312250_0, 0, 1;
    %jmp T_183;
    .thread T_183;
    .scope S_0x7f9f35ce9950;
T_184 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000312ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0x600000312be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_184.2, 9;
    %load/vec4 v0x6000003129a0_0;
    %jmp/1 T_184.3, 9;
T_184.2 ; End of true expr.
    %load/vec4 v0x600000312b50_0;
    %jmp/0 T_184.3, 9;
 ; End of false expr.
    %blend;
T_184.3;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %store/vec4 v0x600000312b50_0, 0, 1;
    %jmp T_184;
    .thread T_184;
    .scope S_0x7f9f35ce9400;
T_185 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003133c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_185.1, 8;
T_185.0 ; End of true expr.
    %load/vec4 v0x6000003134e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_185.2, 9;
    %load/vec4 v0x6000003132a0_0;
    %jmp/1 T_185.3, 9;
T_185.2 ; End of true expr.
    %load/vec4 v0x600000313450_0;
    %jmp/0 T_185.3, 9;
 ; End of false expr.
    %blend;
T_185.3;
    %jmp/0 T_185.1, 8;
 ; End of false expr.
    %blend;
T_185.1;
    %store/vec4 v0x600000313450_0, 0, 1;
    %jmp T_185;
    .thread T_185;
    .scope S_0x7f9f35ce8eb0;
T_186 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000313cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_186.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_186.1, 8;
T_186.0 ; End of true expr.
    %load/vec4 v0x600000313de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_186.2, 9;
    %load/vec4 v0x600000313ba0_0;
    %jmp/1 T_186.3, 9;
T_186.2 ; End of true expr.
    %load/vec4 v0x600000313d50_0;
    %jmp/0 T_186.3, 9;
 ; End of false expr.
    %blend;
T_186.3;
    %jmp/0 T_186.1, 8;
 ; End of false expr.
    %blend;
T_186.1;
    %store/vec4 v0x600000313d50_0, 0, 1;
    %jmp T_186;
    .thread T_186;
    .scope S_0x7f9f35ce5ed0;
T_187 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000361f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_187.1, 8;
T_187.0 ; End of true expr.
    %load/vec4 v0x6000003620a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_187.2, 9;
    %load/vec4 v0x600000361e60_0;
    %jmp/1 T_187.3, 9;
T_187.2 ; End of true expr.
    %load/vec4 v0x600000362010_0;
    %jmp/0 T_187.3, 9;
 ; End of false expr.
    %blend;
T_187.3;
    %jmp/0 T_187.1, 8;
 ; End of false expr.
    %blend;
T_187.1;
    %store/vec4 v0x600000362010_0, 0, 1;
    %jmp T_187;
    .thread T_187;
    .scope S_0x7f9f35ceef00;
T_188 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000362880_0;
    %flag_set/vec4 8;
    %jmp/0 T_188.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_188.1, 8;
T_188.0 ; End of true expr.
    %load/vec4 v0x6000003629a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_188.2, 9;
    %load/vec4 v0x600000362760_0;
    %jmp/1 T_188.3, 9;
T_188.2 ; End of true expr.
    %load/vec4 v0x600000362910_0;
    %jmp/0 T_188.3, 9;
 ; End of false expr.
    %blend;
T_188.3;
    %jmp/0 T_188.1, 8;
 ; End of false expr.
    %blend;
T_188.1;
    %store/vec4 v0x600000362910_0, 0, 1;
    %jmp T_188;
    .thread T_188;
    .scope S_0x7f9f35cee9b0;
T_189 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000363180_0;
    %flag_set/vec4 8;
    %jmp/0 T_189.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_189.1, 8;
T_189.0 ; End of true expr.
    %load/vec4 v0x6000003632a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_189.2, 9;
    %load/vec4 v0x600000363060_0;
    %jmp/1 T_189.3, 9;
T_189.2 ; End of true expr.
    %load/vec4 v0x600000363210_0;
    %jmp/0 T_189.3, 9;
 ; End of false expr.
    %blend;
T_189.3;
    %jmp/0 T_189.1, 8;
 ; End of false expr.
    %blend;
T_189.1;
    %store/vec4 v0x600000363210_0, 0, 1;
    %jmp T_189;
    .thread T_189;
    .scope S_0x7f9f35cee460;
T_190 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000363a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x600000363ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_190.2, 9;
    %load/vec4 v0x600000363960_0;
    %jmp/1 T_190.3, 9;
T_190.2 ; End of true expr.
    %load/vec4 v0x600000363b10_0;
    %jmp/0 T_190.3, 9;
 ; End of false expr.
    %blend;
T_190.3;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x600000363b10_0, 0, 1;
    %jmp T_190;
    .thread T_190;
    .scope S_0x7f9f35cedf10;
T_191 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036c3f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_191.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_191.1, 8;
T_191.0 ; End of true expr.
    %load/vec4 v0x60000036c510_0;
    %flag_set/vec4 9;
    %jmp/0 T_191.2, 9;
    %load/vec4 v0x60000036c2d0_0;
    %jmp/1 T_191.3, 9;
T_191.2 ; End of true expr.
    %load/vec4 v0x60000036c480_0;
    %jmp/0 T_191.3, 9;
 ; End of false expr.
    %blend;
T_191.3;
    %jmp/0 T_191.1, 8;
 ; End of false expr.
    %blend;
T_191.1;
    %store/vec4 v0x60000036c480_0, 0, 1;
    %jmp T_191;
    .thread T_191;
    .scope S_0x7f9f35ced9c0;
T_192 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_192.1, 8;
T_192.0 ; End of true expr.
    %load/vec4 v0x60000036ce10_0;
    %flag_set/vec4 9;
    %jmp/0 T_192.2, 9;
    %load/vec4 v0x60000036cbd0_0;
    %jmp/1 T_192.3, 9;
T_192.2 ; End of true expr.
    %load/vec4 v0x60000036cd80_0;
    %jmp/0 T_192.3, 9;
 ; End of false expr.
    %blend;
T_192.3;
    %jmp/0 T_192.1, 8;
 ; End of false expr.
    %blend;
T_192.1;
    %store/vec4 v0x60000036cd80_0, 0, 1;
    %jmp T_192;
    .thread T_192;
    .scope S_0x7f9f35ced470;
T_193 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v0x60000036d710_0;
    %flag_set/vec4 9;
    %jmp/0 T_193.2, 9;
    %load/vec4 v0x60000036d4d0_0;
    %jmp/1 T_193.3, 9;
T_193.2 ; End of true expr.
    %load/vec4 v0x60000036d680_0;
    %jmp/0 T_193.3, 9;
 ; End of false expr.
    %blend;
T_193.3;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v0x60000036d680_0, 0, 1;
    %jmp T_193;
    .thread T_193;
    .scope S_0x7f9f35cecf20;
T_194 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_194.1, 8;
T_194.0 ; End of true expr.
    %load/vec4 v0x60000036e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_194.2, 9;
    %load/vec4 v0x60000036ddd0_0;
    %jmp/1 T_194.3, 9;
T_194.2 ; End of true expr.
    %load/vec4 v0x60000036df80_0;
    %jmp/0 T_194.3, 9;
 ; End of false expr.
    %blend;
T_194.3;
    %jmp/0 T_194.1, 8;
 ; End of false expr.
    %blend;
T_194.1;
    %store/vec4 v0x60000036df80_0, 0, 1;
    %jmp T_194;
    .thread T_194;
    .scope S_0x7f9f35cec9d0;
T_195 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036e7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_195.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_195.1, 8;
T_195.0 ; End of true expr.
    %load/vec4 v0x60000036e910_0;
    %flag_set/vec4 9;
    %jmp/0 T_195.2, 9;
    %load/vec4 v0x60000036e6d0_0;
    %jmp/1 T_195.3, 9;
T_195.2 ; End of true expr.
    %load/vec4 v0x60000036e880_0;
    %jmp/0 T_195.3, 9;
 ; End of false expr.
    %blend;
T_195.3;
    %jmp/0 T_195.1, 8;
 ; End of false expr.
    %blend;
T_195.1;
    %store/vec4 v0x60000036e880_0, 0, 1;
    %jmp T_195;
    .thread T_195;
    .scope S_0x7f9f35cec480;
T_196 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036f0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_196.1, 8;
T_196.0 ; End of true expr.
    %load/vec4 v0x60000036f210_0;
    %flag_set/vec4 9;
    %jmp/0 T_196.2, 9;
    %load/vec4 v0x60000036efd0_0;
    %jmp/1 T_196.3, 9;
T_196.2 ; End of true expr.
    %load/vec4 v0x60000036f180_0;
    %jmp/0 T_196.3, 9;
 ; End of false expr.
    %blend;
T_196.3;
    %jmp/0 T_196.1, 8;
 ; End of false expr.
    %blend;
T_196.1;
    %store/vec4 v0x60000036f180_0, 0, 1;
    %jmp T_196;
    .thread T_196;
    .scope S_0x7f9f35cebf30;
T_197 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036f9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_197.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_197.1, 8;
T_197.0 ; End of true expr.
    %load/vec4 v0x60000036fb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_197.2, 9;
    %load/vec4 v0x60000036f8d0_0;
    %jmp/1 T_197.3, 9;
T_197.2 ; End of true expr.
    %load/vec4 v0x60000036fa80_0;
    %jmp/0 T_197.3, 9;
 ; End of false expr.
    %blend;
T_197.3;
    %jmp/0 T_197.1, 8;
 ; End of false expr.
    %blend;
T_197.1;
    %store/vec4 v0x60000036fa80_0, 0, 1;
    %jmp T_197;
    .thread T_197;
    .scope S_0x7f9f35ceb9e0;
T_198 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000368360_0;
    %flag_set/vec4 8;
    %jmp/0 T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_198.1, 8;
T_198.0 ; End of true expr.
    %load/vec4 v0x600000368480_0;
    %flag_set/vec4 9;
    %jmp/0 T_198.2, 9;
    %load/vec4 v0x600000368240_0;
    %jmp/1 T_198.3, 9;
T_198.2 ; End of true expr.
    %load/vec4 v0x6000003683f0_0;
    %jmp/0 T_198.3, 9;
 ; End of false expr.
    %blend;
T_198.3;
    %jmp/0 T_198.1, 8;
 ; End of false expr.
    %blend;
T_198.1;
    %store/vec4 v0x6000003683f0_0, 0, 1;
    %jmp T_198;
    .thread T_198;
    .scope S_0x7f9f35ceb490;
T_199 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000368c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_199.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_199.1, 8;
T_199.0 ; End of true expr.
    %load/vec4 v0x600000368d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_199.2, 9;
    %load/vec4 v0x600000368b40_0;
    %jmp/1 T_199.3, 9;
T_199.2 ; End of true expr.
    %load/vec4 v0x600000368cf0_0;
    %jmp/0 T_199.3, 9;
 ; End of false expr.
    %blend;
T_199.3;
    %jmp/0 T_199.1, 8;
 ; End of false expr.
    %blend;
T_199.1;
    %store/vec4 v0x600000368cf0_0, 0, 1;
    %jmp T_199;
    .thread T_199;
    .scope S_0x7f9f35ceaf40;
T_200 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000369560_0;
    %flag_set/vec4 8;
    %jmp/0 T_200.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_200.1, 8;
T_200.0 ; End of true expr.
    %load/vec4 v0x600000369680_0;
    %flag_set/vec4 9;
    %jmp/0 T_200.2, 9;
    %load/vec4 v0x600000369440_0;
    %jmp/1 T_200.3, 9;
T_200.2 ; End of true expr.
    %load/vec4 v0x6000003695f0_0;
    %jmp/0 T_200.3, 9;
 ; End of false expr.
    %blend;
T_200.3;
    %jmp/0 T_200.1, 8;
 ; End of false expr.
    %blend;
T_200.1;
    %store/vec4 v0x6000003695f0_0, 0, 1;
    %jmp T_200;
    .thread T_200;
    .scope S_0x7f9f35cea9f0;
T_201 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000369e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_201.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_201.1, 8;
T_201.0 ; End of true expr.
    %load/vec4 v0x600000369f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_201.2, 9;
    %load/vec4 v0x600000369d40_0;
    %jmp/1 T_201.3, 9;
T_201.2 ; End of true expr.
    %load/vec4 v0x600000369ef0_0;
    %jmp/0 T_201.3, 9;
 ; End of false expr.
    %blend;
T_201.3;
    %jmp/0 T_201.1, 8;
 ; End of false expr.
    %blend;
T_201.1;
    %store/vec4 v0x600000369ef0_0, 0, 1;
    %jmp T_201;
    .thread T_201;
    .scope S_0x7f9f35cea4a0;
T_202 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000036a760_0;
    %flag_set/vec4 8;
    %jmp/0 T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_202.1, 8;
T_202.0 ; End of true expr.
    %load/vec4 v0x60000036a880_0;
    %flag_set/vec4 9;
    %jmp/0 T_202.2, 9;
    %load/vec4 v0x60000036a640_0;
    %jmp/1 T_202.3, 9;
T_202.2 ; End of true expr.
    %load/vec4 v0x60000036a7f0_0;
    %jmp/0 T_202.3, 9;
 ; End of false expr.
    %blend;
T_202.3;
    %jmp/0 T_202.1, 8;
 ; End of false expr.
    %blend;
T_202.1;
    %store/vec4 v0x60000036a7f0_0, 0, 1;
    %jmp T_202;
    .thread T_202;
    .scope S_0x7f9f34f06800;
T_203 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005ce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_203.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_203.1, 8;
T_203.0 ; End of true expr.
    %load/vec4 v0x60000005cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_203.2, 9;
    %load/vec4 v0x60000005ccf0_0;
    %jmp/1 T_203.3, 9;
T_203.2 ; End of true expr.
    %load/vec4 v0x60000005cea0_0;
    %jmp/0 T_203.3, 9;
 ; End of false expr.
    %blend;
T_203.3;
    %jmp/0 T_203.1, 8;
 ; End of false expr.
    %blend;
T_203.1;
    %store/vec4 v0x60000005cea0_0, 0, 1;
    %jmp T_203;
    .thread T_203;
    .scope S_0x7f9f34f06ae0;
T_204 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_204.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_204.1, 8;
T_204.0 ; End of true expr.
    %load/vec4 v0x60000005d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_204.2, 9;
    %load/vec4 v0x60000005d680_0;
    %jmp/1 T_204.3, 9;
T_204.2 ; End of true expr.
    %load/vec4 v0x60000005d830_0;
    %jmp/0 T_204.3, 9;
 ; End of false expr.
    %blend;
T_204.3;
    %jmp/0 T_204.1, 8;
 ; End of false expr.
    %blend;
T_204.1;
    %store/vec4 v0x60000005d830_0, 0, 1;
    %jmp T_204;
    .thread T_204;
    .scope S_0x7f9f34f06dc0;
T_205 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_205.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_205.1, 8;
T_205.0 ; End of true expr.
    %load/vec4 v0x60000005e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_205.2, 9;
    %load/vec4 v0x60000005e010_0;
    %jmp/1 T_205.3, 9;
T_205.2 ; End of true expr.
    %load/vec4 v0x60000005e1c0_0;
    %jmp/0 T_205.3, 9;
 ; End of false expr.
    %blend;
T_205.3;
    %jmp/0 T_205.1, 8;
 ; End of false expr.
    %blend;
T_205.1;
    %store/vec4 v0x60000005e1c0_0, 0, 1;
    %jmp T_205;
    .thread T_205;
    .scope S_0x7f9f34f04400;
T_206 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005eac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_206.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_206.1, 8;
T_206.0 ; End of true expr.
    %load/vec4 v0x60000005ebe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_206.2, 9;
    %load/vec4 v0x60000005e9a0_0;
    %jmp/1 T_206.3, 9;
T_206.2 ; End of true expr.
    %load/vec4 v0x60000005eb50_0;
    %jmp/0 T_206.3, 9;
 ; End of false expr.
    %blend;
T_206.3;
    %jmp/0 T_206.1, 8;
 ; End of false expr.
    %blend;
T_206.1;
    %store/vec4 v0x60000005eb50_0, 0, 1;
    %jmp T_206;
    .thread T_206;
    .scope S_0x7f9f34f046e0;
T_207 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_207.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_207.1, 8;
T_207.0 ; End of true expr.
    %load/vec4 v0x60000005f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_207.2, 9;
    %load/vec4 v0x60000005f330_0;
    %jmp/1 T_207.3, 9;
T_207.2 ; End of true expr.
    %load/vec4 v0x60000005f4e0_0;
    %jmp/0 T_207.3, 9;
 ; End of false expr.
    %blend;
T_207.3;
    %jmp/0 T_207.1, 8;
 ; End of false expr.
    %blend;
T_207.1;
    %store/vec4 v0x60000005f4e0_0, 0, 1;
    %jmp T_207;
    .thread T_207;
    .scope S_0x7f9f34f049c0;
T_208 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_208.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_208.1, 8;
T_208.0 ; End of true expr.
    %load/vec4 v0x60000005ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_208.2, 9;
    %load/vec4 v0x60000005fcc0_0;
    %jmp/1 T_208.3, 9;
T_208.2 ; End of true expr.
    %load/vec4 v0x60000005fe70_0;
    %jmp/0 T_208.3, 9;
 ; End of false expr.
    %blend;
T_208.3;
    %jmp/0 T_208.1, 8;
 ; End of false expr.
    %blend;
T_208.1;
    %store/vec4 v0x60000005fe70_0, 0, 1;
    %jmp T_208;
    .thread T_208;
    .scope S_0x7f9f34f04ca0;
T_209 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000587e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_209.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_209.1, 8;
T_209.0 ; End of true expr.
    %load/vec4 v0x600000058900_0;
    %flag_set/vec4 9;
    %jmp/0 T_209.2, 9;
    %load/vec4 v0x6000000586c0_0;
    %jmp/1 T_209.3, 9;
T_209.2 ; End of true expr.
    %load/vec4 v0x600000058870_0;
    %jmp/0 T_209.3, 9;
 ; End of false expr.
    %blend;
T_209.3;
    %jmp/0 T_209.1, 8;
 ; End of false expr.
    %blend;
T_209.1;
    %store/vec4 v0x600000058870_0, 0, 1;
    %jmp T_209;
    .thread T_209;
    .scope S_0x7f9f34f04f80;
T_210 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000059170_0;
    %flag_set/vec4 8;
    %jmp/0 T_210.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_210.1, 8;
T_210.0 ; End of true expr.
    %load/vec4 v0x600000059290_0;
    %flag_set/vec4 9;
    %jmp/0 T_210.2, 9;
    %load/vec4 v0x600000059050_0;
    %jmp/1 T_210.3, 9;
T_210.2 ; End of true expr.
    %load/vec4 v0x600000059200_0;
    %jmp/0 T_210.3, 9;
 ; End of false expr.
    %blend;
T_210.3;
    %jmp/0 T_210.1, 8;
 ; End of false expr.
    %blend;
T_210.1;
    %store/vec4 v0x600000059200_0, 0, 1;
    %jmp T_210;
    .thread T_210;
    .scope S_0x7f9f34f05260;
T_211 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000059b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_211.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_211.1, 8;
T_211.0 ; End of true expr.
    %load/vec4 v0x600000059c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_211.2, 9;
    %load/vec4 v0x6000000599e0_0;
    %jmp/1 T_211.3, 9;
T_211.2 ; End of true expr.
    %load/vec4 v0x600000059b90_0;
    %jmp/0 T_211.3, 9;
 ; End of false expr.
    %blend;
T_211.3;
    %jmp/0 T_211.1, 8;
 ; End of false expr.
    %blend;
T_211.1;
    %store/vec4 v0x600000059b90_0, 0, 1;
    %jmp T_211;
    .thread T_211;
    .scope S_0x7f9f35b8b870;
T_212 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005a490_0;
    %flag_set/vec4 8;
    %jmp/0 T_212.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_212.1, 8;
T_212.0 ; End of true expr.
    %load/vec4 v0x60000005a5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_212.2, 9;
    %load/vec4 v0x60000005a370_0;
    %jmp/1 T_212.3, 9;
T_212.2 ; End of true expr.
    %load/vec4 v0x60000005a520_0;
    %jmp/0 T_212.3, 9;
 ; End of false expr.
    %blend;
T_212.3;
    %jmp/0 T_212.1, 8;
 ; End of false expr.
    %blend;
T_212.1;
    %store/vec4 v0x60000005a520_0, 0, 1;
    %jmp T_212;
    .thread T_212;
    .scope S_0x7f9f35b8bb50;
T_213 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005ae20_0;
    %flag_set/vec4 8;
    %jmp/0 T_213.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_213.1, 8;
T_213.0 ; End of true expr.
    %load/vec4 v0x60000005af40_0;
    %flag_set/vec4 9;
    %jmp/0 T_213.2, 9;
    %load/vec4 v0x60000005ad00_0;
    %jmp/1 T_213.3, 9;
T_213.2 ; End of true expr.
    %load/vec4 v0x60000005aeb0_0;
    %jmp/0 T_213.3, 9;
 ; End of false expr.
    %blend;
T_213.3;
    %jmp/0 T_213.1, 8;
 ; End of false expr.
    %blend;
T_213.1;
    %store/vec4 v0x60000005aeb0_0, 0, 1;
    %jmp T_213;
    .thread T_213;
    .scope S_0x7f9f35b8b320;
T_214 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000005b7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_214.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_214.1, 8;
T_214.0 ; End of true expr.
    %load/vec4 v0x60000005b8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_214.2, 9;
    %load/vec4 v0x60000005b690_0;
    %jmp/1 T_214.3, 9;
T_214.2 ; End of true expr.
    %load/vec4 v0x60000005b840_0;
    %jmp/0 T_214.3, 9;
 ; End of false expr.
    %blend;
T_214.3;
    %jmp/0 T_214.1, 8;
 ; End of false expr.
    %blend;
T_214.1;
    %store/vec4 v0x60000005b840_0, 0, 1;
    %jmp T_214;
    .thread T_214;
    .scope S_0x7f9f35b8add0;
T_215 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000044120_0;
    %flag_set/vec4 8;
    %jmp/0 T_215.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_215.1, 8;
T_215.0 ; End of true expr.
    %load/vec4 v0x600000044240_0;
    %flag_set/vec4 9;
    %jmp/0 T_215.2, 9;
    %load/vec4 v0x600000044000_0;
    %jmp/1 T_215.3, 9;
T_215.2 ; End of true expr.
    %load/vec4 v0x6000000441b0_0;
    %jmp/0 T_215.3, 9;
 ; End of false expr.
    %blend;
T_215.3;
    %jmp/0 T_215.1, 8;
 ; End of false expr.
    %blend;
T_215.1;
    %store/vec4 v0x6000000441b0_0, 0, 1;
    %jmp T_215;
    .thread T_215;
    .scope S_0x7f9f35b8a880;
T_216 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000044ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_216.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_216.1, 8;
T_216.0 ; End of true expr.
    %load/vec4 v0x600000044bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_216.2, 9;
    %load/vec4 v0x600000044990_0;
    %jmp/1 T_216.3, 9;
T_216.2 ; End of true expr.
    %load/vec4 v0x600000044b40_0;
    %jmp/0 T_216.3, 9;
 ; End of false expr.
    %blend;
T_216.3;
    %jmp/0 T_216.1, 8;
 ; End of false expr.
    %blend;
T_216.1;
    %store/vec4 v0x600000044b40_0, 0, 1;
    %jmp T_216;
    .thread T_216;
    .scope S_0x7f9f35b8a330;
T_217 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000045440_0;
    %flag_set/vec4 8;
    %jmp/0 T_217.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_217.1, 8;
T_217.0 ; End of true expr.
    %load/vec4 v0x600000045560_0;
    %flag_set/vec4 9;
    %jmp/0 T_217.2, 9;
    %load/vec4 v0x600000045320_0;
    %jmp/1 T_217.3, 9;
T_217.2 ; End of true expr.
    %load/vec4 v0x6000000454d0_0;
    %jmp/0 T_217.3, 9;
 ; End of false expr.
    %blend;
T_217.3;
    %jmp/0 T_217.1, 8;
 ; End of false expr.
    %blend;
T_217.1;
    %store/vec4 v0x6000000454d0_0, 0, 1;
    %jmp T_217;
    .thread T_217;
    .scope S_0x7f9f35b89de0;
T_218 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000045dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_218.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_218.1, 8;
T_218.0 ; End of true expr.
    %load/vec4 v0x600000045ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_218.2, 9;
    %load/vec4 v0x600000045cb0_0;
    %jmp/1 T_218.3, 9;
T_218.2 ; End of true expr.
    %load/vec4 v0x600000045e60_0;
    %jmp/0 T_218.3, 9;
 ; End of false expr.
    %blend;
T_218.3;
    %jmp/0 T_218.1, 8;
 ; End of false expr.
    %blend;
T_218.1;
    %store/vec4 v0x600000045e60_0, 0, 1;
    %jmp T_218;
    .thread T_218;
    .scope S_0x7f9f35b891d0;
T_219 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000046be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_219.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_219.1, 8;
T_219.0 ; End of true expr.
    %load/vec4 v0x600000046d00_0;
    %flag_set/vec4 9;
    %jmp/0 T_219.2, 9;
    %load/vec4 v0x600000046ac0_0;
    %jmp/1 T_219.3, 9;
T_219.2 ; End of true expr.
    %load/vec4 v0x600000046c70_0;
    %jmp/0 T_219.3, 9;
 ; End of false expr.
    %blend;
T_219.3;
    %jmp/0 T_219.1, 8;
 ; End of false expr.
    %blend;
T_219.1;
    %store/vec4 v0x600000046c70_0, 0, 1;
    %jmp T_219;
    .thread T_219;
    .scope S_0x7f9f35b88c80;
T_220 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000047570_0;
    %flag_set/vec4 8;
    %jmp/0 T_220.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_220.1, 8;
T_220.0 ; End of true expr.
    %load/vec4 v0x600000047690_0;
    %flag_set/vec4 9;
    %jmp/0 T_220.2, 9;
    %load/vec4 v0x600000047450_0;
    %jmp/1 T_220.3, 9;
T_220.2 ; End of true expr.
    %load/vec4 v0x600000047600_0;
    %jmp/0 T_220.3, 9;
 ; End of false expr.
    %blend;
T_220.3;
    %jmp/0 T_220.1, 8;
 ; End of false expr.
    %blend;
T_220.1;
    %store/vec4 v0x600000047600_0, 0, 1;
    %jmp T_220;
    .thread T_220;
    .scope S_0x7f9f35b88730;
T_221 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000047f00_0;
    %flag_set/vec4 8;
    %jmp/0 T_221.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_221.1, 8;
T_221.0 ; End of true expr.
    %load/vec4 v0x600000040090_0;
    %flag_set/vec4 9;
    %jmp/0 T_221.2, 9;
    %load/vec4 v0x600000047de0_0;
    %jmp/1 T_221.3, 9;
T_221.2 ; End of true expr.
    %load/vec4 v0x600000040000_0;
    %jmp/0 T_221.3, 9;
 ; End of false expr.
    %blend;
T_221.3;
    %jmp/0 T_221.1, 8;
 ; End of false expr.
    %blend;
T_221.1;
    %store/vec4 v0x600000040000_0, 0, 1;
    %jmp T_221;
    .thread T_221;
    .scope S_0x7f9f35b881e0;
T_222 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000040900_0;
    %flag_set/vec4 8;
    %jmp/0 T_222.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_222.1, 8;
T_222.0 ; End of true expr.
    %load/vec4 v0x600000040a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_222.2, 9;
    %load/vec4 v0x6000000407e0_0;
    %jmp/1 T_222.3, 9;
T_222.2 ; End of true expr.
    %load/vec4 v0x600000040990_0;
    %jmp/0 T_222.3, 9;
 ; End of false expr.
    %blend;
T_222.3;
    %jmp/0 T_222.1, 8;
 ; End of false expr.
    %blend;
T_222.1;
    %store/vec4 v0x600000040990_0, 0, 1;
    %jmp T_222;
    .thread T_222;
    .scope S_0x7f9f35b87c90;
T_223 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000041290_0;
    %flag_set/vec4 8;
    %jmp/0 T_223.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_223.1, 8;
T_223.0 ; End of true expr.
    %load/vec4 v0x6000000413b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_223.2, 9;
    %load/vec4 v0x600000041170_0;
    %jmp/1 T_223.3, 9;
T_223.2 ; End of true expr.
    %load/vec4 v0x600000041320_0;
    %jmp/0 T_223.3, 9;
 ; End of false expr.
    %blend;
T_223.3;
    %jmp/0 T_223.1, 8;
 ; End of false expr.
    %blend;
T_223.1;
    %store/vec4 v0x600000041320_0, 0, 1;
    %jmp T_223;
    .thread T_223;
    .scope S_0x7f9f35b8ee40;
T_224 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000041c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_224.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_224.1, 8;
T_224.0 ; End of true expr.
    %load/vec4 v0x600000041d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_224.2, 9;
    %load/vec4 v0x600000041b00_0;
    %jmp/1 T_224.3, 9;
T_224.2 ; End of true expr.
    %load/vec4 v0x600000041cb0_0;
    %jmp/0 T_224.3, 9;
 ; End of false expr.
    %blend;
T_224.3;
    %jmp/0 T_224.1, 8;
 ; End of false expr.
    %blend;
T_224.1;
    %store/vec4 v0x600000041cb0_0, 0, 1;
    %jmp T_224;
    .thread T_224;
    .scope S_0x7f9f35b8f120;
T_225 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000425b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_225.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_225.1, 8;
T_225.0 ; End of true expr.
    %load/vec4 v0x6000000426d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_225.2, 9;
    %load/vec4 v0x600000042490_0;
    %jmp/1 T_225.3, 9;
T_225.2 ; End of true expr.
    %load/vec4 v0x600000042640_0;
    %jmp/0 T_225.3, 9;
 ; End of false expr.
    %blend;
T_225.3;
    %jmp/0 T_225.1, 8;
 ; End of false expr.
    %blend;
T_225.1;
    %store/vec4 v0x600000042640_0, 0, 1;
    %jmp T_225;
    .thread T_225;
    .scope S_0x7f9f35b8ea60;
T_226 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000042f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_226.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_226.1, 8;
T_226.0 ; End of true expr.
    %load/vec4 v0x600000043060_0;
    %flag_set/vec4 9;
    %jmp/0 T_226.2, 9;
    %load/vec4 v0x600000042e20_0;
    %jmp/1 T_226.3, 9;
T_226.2 ; End of true expr.
    %load/vec4 v0x600000042fd0_0;
    %jmp/0 T_226.3, 9;
 ; End of false expr.
    %blend;
T_226.3;
    %jmp/0 T_226.1, 8;
 ; End of false expr.
    %blend;
T_226.1;
    %store/vec4 v0x600000042fd0_0, 0, 1;
    %jmp T_226;
    .thread T_226;
    .scope S_0x7f9f35b8e510;
T_227 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000438d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_227.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_227.1, 8;
T_227.0 ; End of true expr.
    %load/vec4 v0x6000000439f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_227.2, 9;
    %load/vec4 v0x6000000437b0_0;
    %jmp/1 T_227.3, 9;
T_227.2 ; End of true expr.
    %load/vec4 v0x600000043960_0;
    %jmp/0 T_227.3, 9;
 ; End of false expr.
    %blend;
T_227.3;
    %jmp/0 T_227.1, 8;
 ; End of false expr.
    %blend;
T_227.1;
    %store/vec4 v0x600000043960_0, 0, 1;
    %jmp T_227;
    .thread T_227;
    .scope S_0x7f9f35b8d900;
T_228 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004c2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_228.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_228.1, 8;
T_228.0 ; End of true expr.
    %load/vec4 v0x60000004c3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_228.2, 9;
    %load/vec4 v0x60000004c1b0_0;
    %jmp/1 T_228.3, 9;
T_228.2 ; End of true expr.
    %load/vec4 v0x60000004c360_0;
    %jmp/0 T_228.3, 9;
 ; End of false expr.
    %blend;
T_228.3;
    %jmp/0 T_228.1, 8;
 ; End of false expr.
    %blend;
T_228.1;
    %store/vec4 v0x60000004c360_0, 0, 1;
    %jmp T_228;
    .thread T_228;
    .scope S_0x7f9f35b8d3b0;
T_229 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004cc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_229.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_229.1, 8;
T_229.0 ; End of true expr.
    %load/vec4 v0x60000004cd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_229.2, 9;
    %load/vec4 v0x60000004cb40_0;
    %jmp/1 T_229.3, 9;
T_229.2 ; End of true expr.
    %load/vec4 v0x60000004ccf0_0;
    %jmp/0 T_229.3, 9;
 ; End of false expr.
    %blend;
T_229.3;
    %jmp/0 T_229.1, 8;
 ; End of false expr.
    %blend;
T_229.1;
    %store/vec4 v0x60000004ccf0_0, 0, 1;
    %jmp T_229;
    .thread T_229;
    .scope S_0x7f9f35b8ce60;
T_230 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004d5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_230.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_230.1, 8;
T_230.0 ; End of true expr.
    %load/vec4 v0x60000004d710_0;
    %flag_set/vec4 9;
    %jmp/0 T_230.2, 9;
    %load/vec4 v0x60000004d4d0_0;
    %jmp/1 T_230.3, 9;
T_230.2 ; End of true expr.
    %load/vec4 v0x60000004d680_0;
    %jmp/0 T_230.3, 9;
 ; End of false expr.
    %blend;
T_230.3;
    %jmp/0 T_230.1, 8;
 ; End of false expr.
    %blend;
T_230.1;
    %store/vec4 v0x60000004d680_0, 0, 1;
    %jmp T_230;
    .thread T_230;
    .scope S_0x7f9f35b8c910;
T_231 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004df80_0;
    %flag_set/vec4 8;
    %jmp/0 T_231.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_231.1, 8;
T_231.0 ; End of true expr.
    %load/vec4 v0x60000004e0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_231.2, 9;
    %load/vec4 v0x60000004de60_0;
    %jmp/1 T_231.3, 9;
T_231.2 ; End of true expr.
    %load/vec4 v0x60000004e010_0;
    %jmp/0 T_231.3, 9;
 ; End of false expr.
    %blend;
T_231.3;
    %jmp/0 T_231.1, 8;
 ; End of false expr.
    %blend;
T_231.1;
    %store/vec4 v0x60000004e010_0, 0, 1;
    %jmp T_231;
    .thread T_231;
    .scope S_0x7f9f35f26130;
T_232 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a6520_0;
    %flag_set/vec4 8;
    %jmp/0 T_232.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_232.1, 8;
T_232.0 ; End of true expr.
    %load/vec4 v0x6000003a6640_0;
    %flag_set/vec4 9;
    %jmp/0 T_232.2, 9;
    %load/vec4 v0x6000003a6400_0;
    %jmp/1 T_232.3, 9;
T_232.2 ; End of true expr.
    %load/vec4 v0x6000003a65b0_0;
    %jmp/0 T_232.3, 9;
 ; End of false expr.
    %blend;
T_232.3;
    %jmp/0 T_232.1, 8;
 ; End of false expr.
    %blend;
T_232.1;
    %store/vec4 v0x6000003a65b0_0, 0, 1;
    %jmp T_232;
    .thread T_232;
    .scope S_0x7f9f35f26410;
T_233 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a6eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_233.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_233.1, 8;
T_233.0 ; End of true expr.
    %load/vec4 v0x6000003a6fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_233.2, 9;
    %load/vec4 v0x6000003a6d90_0;
    %jmp/1 T_233.3, 9;
T_233.2 ; End of true expr.
    %load/vec4 v0x6000003a6f40_0;
    %jmp/0 T_233.3, 9;
 ; End of false expr.
    %blend;
T_233.3;
    %jmp/0 T_233.1, 8;
 ; End of false expr.
    %blend;
T_233.1;
    %store/vec4 v0x6000003a6f40_0, 0, 1;
    %jmp T_233;
    .thread T_233;
    .scope S_0x7f9f35f27590;
T_234 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003a7840_0;
    %flag_set/vec4 8;
    %jmp/0 T_234.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_234.1, 8;
T_234.0 ; End of true expr.
    %load/vec4 v0x6000003a7960_0;
    %flag_set/vec4 9;
    %jmp/0 T_234.2, 9;
    %load/vec4 v0x6000003a7720_0;
    %jmp/1 T_234.3, 9;
T_234.2 ; End of true expr.
    %load/vec4 v0x6000003a78d0_0;
    %jmp/0 T_234.3, 9;
 ; End of false expr.
    %blend;
T_234.3;
    %jmp/0 T_234.1, 8;
 ; End of false expr.
    %blend;
T_234.1;
    %store/vec4 v0x6000003a78d0_0, 0, 1;
    %jmp T_234;
    .thread T_234;
    .scope S_0x7f9f35f27de0;
T_235 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000486c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_235.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_235.1, 8;
T_235.0 ; End of true expr.
    %load/vec4 v0x6000000487e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_235.2, 9;
    %load/vec4 v0x6000000485a0_0;
    %jmp/1 T_235.3, 9;
T_235.2 ; End of true expr.
    %load/vec4 v0x600000048750_0;
    %jmp/0 T_235.3, 9;
 ; End of false expr.
    %blend;
T_235.3;
    %jmp/0 T_235.1, 8;
 ; End of false expr.
    %blend;
T_235.1;
    %store/vec4 v0x600000048750_0, 0, 1;
    %jmp T_235;
    .thread T_235;
    .scope S_0x7f9f35f280c0;
T_236 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000049050_0;
    %flag_set/vec4 8;
    %jmp/0 T_236.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_236.1, 8;
T_236.0 ; End of true expr.
    %load/vec4 v0x600000049170_0;
    %flag_set/vec4 9;
    %jmp/0 T_236.2, 9;
    %load/vec4 v0x600000048f30_0;
    %jmp/1 T_236.3, 9;
T_236.2 ; End of true expr.
    %load/vec4 v0x6000000490e0_0;
    %jmp/0 T_236.3, 9;
 ; End of false expr.
    %blend;
T_236.3;
    %jmp/0 T_236.1, 8;
 ; End of false expr.
    %blend;
T_236.1;
    %store/vec4 v0x6000000490e0_0, 0, 1;
    %jmp T_236;
    .thread T_236;
    .scope S_0x7f9f35f283a0;
T_237 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000499e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_237.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_237.1, 8;
T_237.0 ; End of true expr.
    %load/vec4 v0x600000049b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_237.2, 9;
    %load/vec4 v0x6000000498c0_0;
    %jmp/1 T_237.3, 9;
T_237.2 ; End of true expr.
    %load/vec4 v0x600000049a70_0;
    %jmp/0 T_237.3, 9;
 ; End of false expr.
    %blend;
T_237.3;
    %jmp/0 T_237.1, 8;
 ; End of false expr.
    %blend;
T_237.1;
    %store/vec4 v0x600000049a70_0, 0, 1;
    %jmp T_237;
    .thread T_237;
    .scope S_0x7f9f35f28680;
T_238 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004a370_0;
    %flag_set/vec4 8;
    %jmp/0 T_238.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_238.1, 8;
T_238.0 ; End of true expr.
    %load/vec4 v0x60000004a490_0;
    %flag_set/vec4 9;
    %jmp/0 T_238.2, 9;
    %load/vec4 v0x60000004a250_0;
    %jmp/1 T_238.3, 9;
T_238.2 ; End of true expr.
    %load/vec4 v0x60000004a400_0;
    %jmp/0 T_238.3, 9;
 ; End of false expr.
    %blend;
T_238.3;
    %jmp/0 T_238.1, 8;
 ; End of false expr.
    %blend;
T_238.1;
    %store/vec4 v0x60000004a400_0, 0, 1;
    %jmp T_238;
    .thread T_238;
    .scope S_0x7f9f35f28960;
T_239 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004ad00_0;
    %flag_set/vec4 8;
    %jmp/0 T_239.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_239.1, 8;
T_239.0 ; End of true expr.
    %load/vec4 v0x60000004ae20_0;
    %flag_set/vec4 9;
    %jmp/0 T_239.2, 9;
    %load/vec4 v0x60000004abe0_0;
    %jmp/1 T_239.3, 9;
T_239.2 ; End of true expr.
    %load/vec4 v0x60000004ad90_0;
    %jmp/0 T_239.3, 9;
 ; End of false expr.
    %blend;
T_239.3;
    %jmp/0 T_239.1, 8;
 ; End of false expr.
    %blend;
T_239.1;
    %store/vec4 v0x60000004ad90_0, 0, 1;
    %jmp T_239;
    .thread T_239;
    .scope S_0x7f9f35f28c40;
T_240 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004b690_0;
    %flag_set/vec4 8;
    %jmp/0 T_240.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_240.1, 8;
T_240.0 ; End of true expr.
    %load/vec4 v0x60000004b7b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_240.2, 9;
    %load/vec4 v0x60000004b570_0;
    %jmp/1 T_240.3, 9;
T_240.2 ; End of true expr.
    %load/vec4 v0x60000004b720_0;
    %jmp/0 T_240.3, 9;
 ; End of false expr.
    %blend;
T_240.3;
    %jmp/0 T_240.1, 8;
 ; End of false expr.
    %blend;
T_240.1;
    %store/vec4 v0x60000004b720_0, 0, 1;
    %jmp T_240;
    .thread T_240;
    .scope S_0x7f9f35f28f20;
T_241 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000074090_0;
    %flag_set/vec4 8;
    %jmp/0 T_241.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_241.1, 8;
T_241.0 ; End of true expr.
    %load/vec4 v0x6000000741b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_241.2, 9;
    %load/vec4 v0x60000004bf00_0;
    %jmp/1 T_241.3, 9;
T_241.2 ; End of true expr.
    %load/vec4 v0x600000074120_0;
    %jmp/0 T_241.3, 9;
 ; End of false expr.
    %blend;
T_241.3;
    %jmp/0 T_241.1, 8;
 ; End of false expr.
    %blend;
T_241.1;
    %store/vec4 v0x600000074120_0, 0, 1;
    %jmp T_241;
    .thread T_241;
    .scope S_0x7f9f35f29200;
T_242 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000074a20_0;
    %flag_set/vec4 8;
    %jmp/0 T_242.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_242.1, 8;
T_242.0 ; End of true expr.
    %load/vec4 v0x600000074b40_0;
    %flag_set/vec4 9;
    %jmp/0 T_242.2, 9;
    %load/vec4 v0x600000074900_0;
    %jmp/1 T_242.3, 9;
T_242.2 ; End of true expr.
    %load/vec4 v0x600000074ab0_0;
    %jmp/0 T_242.3, 9;
 ; End of false expr.
    %blend;
T_242.3;
    %jmp/0 T_242.1, 8;
 ; End of false expr.
    %blend;
T_242.1;
    %store/vec4 v0x600000074ab0_0, 0, 1;
    %jmp T_242;
    .thread T_242;
    .scope S_0x7f9f35f294e0;
T_243 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000753b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_243.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_243.1, 8;
T_243.0 ; End of true expr.
    %load/vec4 v0x6000000754d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x600000075290_0;
    %jmp/1 T_243.3, 9;
T_243.2 ; End of true expr.
    %load/vec4 v0x600000075440_0;
    %jmp/0 T_243.3, 9;
 ; End of false expr.
    %blend;
T_243.3;
    %jmp/0 T_243.1, 8;
 ; End of false expr.
    %blend;
T_243.1;
    %store/vec4 v0x600000075440_0, 0, 1;
    %jmp T_243;
    .thread T_243;
    .scope S_0x7f9f35f299c0;
T_244 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000075d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_244.1, 8;
T_244.0 ; End of true expr.
    %load/vec4 v0x600000075e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_244.2, 9;
    %load/vec4 v0x600000075c20_0;
    %jmp/1 T_244.3, 9;
T_244.2 ; End of true expr.
    %load/vec4 v0x600000075dd0_0;
    %jmp/0 T_244.3, 9;
 ; End of false expr.
    %blend;
T_244.3;
    %jmp/0 T_244.1, 8;
 ; End of false expr.
    %blend;
T_244.1;
    %store/vec4 v0x600000075dd0_0, 0, 1;
    %jmp T_244;
    .thread T_244;
    .scope S_0x7f9f35f29ca0;
T_245 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000766d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_245.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_245.1, 8;
T_245.0 ; End of true expr.
    %load/vec4 v0x6000000767f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_245.2, 9;
    %load/vec4 v0x6000000765b0_0;
    %jmp/1 T_245.3, 9;
T_245.2 ; End of true expr.
    %load/vec4 v0x600000076760_0;
    %jmp/0 T_245.3, 9;
 ; End of false expr.
    %blend;
T_245.3;
    %jmp/0 T_245.1, 8;
 ; End of false expr.
    %blend;
T_245.1;
    %store/vec4 v0x600000076760_0, 0, 1;
    %jmp T_245;
    .thread T_245;
    .scope S_0x7f9f35f29f80;
T_246 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000077060_0;
    %flag_set/vec4 8;
    %jmp/0 T_246.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_246.1, 8;
T_246.0 ; End of true expr.
    %load/vec4 v0x600000077180_0;
    %flag_set/vec4 9;
    %jmp/0 T_246.2, 9;
    %load/vec4 v0x600000076f40_0;
    %jmp/1 T_246.3, 9;
T_246.2 ; End of true expr.
    %load/vec4 v0x6000000770f0_0;
    %jmp/0 T_246.3, 9;
 ; End of false expr.
    %blend;
T_246.3;
    %jmp/0 T_246.1, 8;
 ; End of false expr.
    %blend;
T_246.1;
    %store/vec4 v0x6000000770f0_0, 0, 1;
    %jmp T_246;
    .thread T_246;
    .scope S_0x7f9f35f2a260;
T_247 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000779f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_247.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_247.1, 8;
T_247.0 ; End of true expr.
    %load/vec4 v0x600000077b10_0;
    %flag_set/vec4 9;
    %jmp/0 T_247.2, 9;
    %load/vec4 v0x6000000778d0_0;
    %jmp/1 T_247.3, 9;
T_247.2 ; End of true expr.
    %load/vec4 v0x600000077a80_0;
    %jmp/0 T_247.3, 9;
 ; End of false expr.
    %blend;
T_247.3;
    %jmp/0 T_247.1, 8;
 ; End of false expr.
    %blend;
T_247.1;
    %store/vec4 v0x600000077a80_0, 0, 1;
    %jmp T_247;
    .thread T_247;
    .scope S_0x7f9f35f2a540;
T_248 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000703f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_248.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_248.1, 8;
T_248.0 ; End of true expr.
    %load/vec4 v0x600000070510_0;
    %flag_set/vec4 9;
    %jmp/0 T_248.2, 9;
    %load/vec4 v0x6000000702d0_0;
    %jmp/1 T_248.3, 9;
T_248.2 ; End of true expr.
    %load/vec4 v0x600000070480_0;
    %jmp/0 T_248.3, 9;
 ; End of false expr.
    %blend;
T_248.3;
    %jmp/0 T_248.1, 8;
 ; End of false expr.
    %blend;
T_248.1;
    %store/vec4 v0x600000070480_0, 0, 1;
    %jmp T_248;
    .thread T_248;
    .scope S_0x7f9f35f2a820;
T_249 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000070d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_249.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_249.1, 8;
T_249.0 ; End of true expr.
    %load/vec4 v0x600000070ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_249.2, 9;
    %load/vec4 v0x600000070c60_0;
    %jmp/1 T_249.3, 9;
T_249.2 ; End of true expr.
    %load/vec4 v0x600000070e10_0;
    %jmp/0 T_249.3, 9;
 ; End of false expr.
    %blend;
T_249.3;
    %jmp/0 T_249.1, 8;
 ; End of false expr.
    %blend;
T_249.1;
    %store/vec4 v0x600000070e10_0, 0, 1;
    %jmp T_249;
    .thread T_249;
    .scope S_0x7f9f35f2ab00;
T_250 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000071710_0;
    %flag_set/vec4 8;
    %jmp/0 T_250.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_250.1, 8;
T_250.0 ; End of true expr.
    %load/vec4 v0x600000071830_0;
    %flag_set/vec4 9;
    %jmp/0 T_250.2, 9;
    %load/vec4 v0x6000000715f0_0;
    %jmp/1 T_250.3, 9;
T_250.2 ; End of true expr.
    %load/vec4 v0x6000000717a0_0;
    %jmp/0 T_250.3, 9;
 ; End of false expr.
    %blend;
T_250.3;
    %jmp/0 T_250.1, 8;
 ; End of false expr.
    %blend;
T_250.1;
    %store/vec4 v0x6000000717a0_0, 0, 1;
    %jmp T_250;
    .thread T_250;
    .scope S_0x7f9f35f2b1e0;
T_251 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000072520_0;
    %flag_set/vec4 8;
    %jmp/0 T_251.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_251.1, 8;
T_251.0 ; End of true expr.
    %load/vec4 v0x600000072640_0;
    %flag_set/vec4 9;
    %jmp/0 T_251.2, 9;
    %load/vec4 v0x600000072400_0;
    %jmp/1 T_251.3, 9;
T_251.2 ; End of true expr.
    %load/vec4 v0x6000000725b0_0;
    %jmp/0 T_251.3, 9;
 ; End of false expr.
    %blend;
T_251.3;
    %jmp/0 T_251.1, 8;
 ; End of false expr.
    %blend;
T_251.1;
    %store/vec4 v0x6000000725b0_0, 0, 1;
    %jmp T_251;
    .thread T_251;
    .scope S_0x7f9f35f2b4c0;
T_252 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000072eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_252.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_252.1, 8;
T_252.0 ; End of true expr.
    %load/vec4 v0x600000072fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_252.2, 9;
    %load/vec4 v0x600000072d90_0;
    %jmp/1 T_252.3, 9;
T_252.2 ; End of true expr.
    %load/vec4 v0x600000072f40_0;
    %jmp/0 T_252.3, 9;
 ; End of false expr.
    %blend;
T_252.3;
    %jmp/0 T_252.1, 8;
 ; End of false expr.
    %blend;
T_252.1;
    %store/vec4 v0x600000072f40_0, 0, 1;
    %jmp T_252;
    .thread T_252;
    .scope S_0x7f9f35f2b7a0;
T_253 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000073840_0;
    %flag_set/vec4 8;
    %jmp/0 T_253.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_253.1, 8;
T_253.0 ; End of true expr.
    %load/vec4 v0x600000073960_0;
    %flag_set/vec4 9;
    %jmp/0 T_253.2, 9;
    %load/vec4 v0x600000073720_0;
    %jmp/1 T_253.3, 9;
T_253.2 ; End of true expr.
    %load/vec4 v0x6000000738d0_0;
    %jmp/0 T_253.3, 9;
 ; End of false expr.
    %blend;
T_253.3;
    %jmp/0 T_253.1, 8;
 ; End of false expr.
    %blend;
T_253.1;
    %store/vec4 v0x6000000738d0_0, 0, 1;
    %jmp T_253;
    .thread T_253;
    .scope S_0x7f9f35f2ba80;
T_254 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007c240_0;
    %flag_set/vec4 8;
    %jmp/0 T_254.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_254.1, 8;
T_254.0 ; End of true expr.
    %load/vec4 v0x60000007c360_0;
    %flag_set/vec4 9;
    %jmp/0 T_254.2, 9;
    %load/vec4 v0x60000007c120_0;
    %jmp/1 T_254.3, 9;
T_254.2 ; End of true expr.
    %load/vec4 v0x60000007c2d0_0;
    %jmp/0 T_254.3, 9;
 ; End of false expr.
    %blend;
T_254.3;
    %jmp/0 T_254.1, 8;
 ; End of false expr.
    %blend;
T_254.1;
    %store/vec4 v0x60000007c2d0_0, 0, 1;
    %jmp T_254;
    .thread T_254;
    .scope S_0x7f9f35f2bd60;
T_255 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_255.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_255.1, 8;
T_255.0 ; End of true expr.
    %load/vec4 v0x60000007ccf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_255.2, 9;
    %load/vec4 v0x60000007cab0_0;
    %jmp/1 T_255.3, 9;
T_255.2 ; End of true expr.
    %load/vec4 v0x60000007cc60_0;
    %jmp/0 T_255.3, 9;
 ; End of false expr.
    %blend;
T_255.3;
    %jmp/0 T_255.1, 8;
 ; End of false expr.
    %blend;
T_255.1;
    %store/vec4 v0x60000007cc60_0, 0, 1;
    %jmp T_255;
    .thread T_255;
    .scope S_0x7f9f35f2c040;
T_256 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007d560_0;
    %flag_set/vec4 8;
    %jmp/0 T_256.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_256.1, 8;
T_256.0 ; End of true expr.
    %load/vec4 v0x60000007d680_0;
    %flag_set/vec4 9;
    %jmp/0 T_256.2, 9;
    %load/vec4 v0x60000007d440_0;
    %jmp/1 T_256.3, 9;
T_256.2 ; End of true expr.
    %load/vec4 v0x60000007d5f0_0;
    %jmp/0 T_256.3, 9;
 ; End of false expr.
    %blend;
T_256.3;
    %jmp/0 T_256.1, 8;
 ; End of false expr.
    %blend;
T_256.1;
    %store/vec4 v0x60000007d5f0_0, 0, 1;
    %jmp T_256;
    .thread T_256;
    .scope S_0x7f9f35f2c320;
T_257 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007def0_0;
    %flag_set/vec4 8;
    %jmp/0 T_257.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_257.1, 8;
T_257.0 ; End of true expr.
    %load/vec4 v0x60000007e010_0;
    %flag_set/vec4 9;
    %jmp/0 T_257.2, 9;
    %load/vec4 v0x60000007ddd0_0;
    %jmp/1 T_257.3, 9;
T_257.2 ; End of true expr.
    %load/vec4 v0x60000007df80_0;
    %jmp/0 T_257.3, 9;
 ; End of false expr.
    %blend;
T_257.3;
    %jmp/0 T_257.1, 8;
 ; End of false expr.
    %blend;
T_257.1;
    %store/vec4 v0x60000007df80_0, 0, 1;
    %jmp T_257;
    .thread T_257;
    .scope S_0x7f9f35f2c600;
T_258 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007e880_0;
    %flag_set/vec4 8;
    %jmp/0 T_258.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_258.1, 8;
T_258.0 ; End of true expr.
    %load/vec4 v0x60000007e9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_258.2, 9;
    %load/vec4 v0x60000007e760_0;
    %jmp/1 T_258.3, 9;
T_258.2 ; End of true expr.
    %load/vec4 v0x60000007e910_0;
    %jmp/0 T_258.3, 9;
 ; End of false expr.
    %blend;
T_258.3;
    %jmp/0 T_258.1, 8;
 ; End of false expr.
    %blend;
T_258.1;
    %store/vec4 v0x60000007e910_0, 0, 1;
    %jmp T_258;
    .thread T_258;
    .scope S_0x7f9f35f2c8e0;
T_259 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007f210_0;
    %flag_set/vec4 8;
    %jmp/0 T_259.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_259.1, 8;
T_259.0 ; End of true expr.
    %load/vec4 v0x60000007f330_0;
    %flag_set/vec4 9;
    %jmp/0 T_259.2, 9;
    %load/vec4 v0x60000007f0f0_0;
    %jmp/1 T_259.3, 9;
T_259.2 ; End of true expr.
    %load/vec4 v0x60000007f2a0_0;
    %jmp/0 T_259.3, 9;
 ; End of false expr.
    %blend;
T_259.3;
    %jmp/0 T_259.1, 8;
 ; End of false expr.
    %blend;
T_259.1;
    %store/vec4 v0x60000007f2a0_0, 0, 1;
    %jmp T_259;
    .thread T_259;
    .scope S_0x7f9f35f2cdc0;
T_260 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007fba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_260.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_260.1, 8;
T_260.0 ; End of true expr.
    %load/vec4 v0x60000007fcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_260.2, 9;
    %load/vec4 v0x60000007fa80_0;
    %jmp/1 T_260.3, 9;
T_260.2 ; End of true expr.
    %load/vec4 v0x60000007fc30_0;
    %jmp/0 T_260.3, 9;
 ; End of false expr.
    %blend;
T_260.3;
    %jmp/0 T_260.1, 8;
 ; End of false expr.
    %blend;
T_260.1;
    %store/vec4 v0x60000007fc30_0, 0, 1;
    %jmp T_260;
    .thread T_260;
    .scope S_0x7f9f35f2d0a0;
T_261 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000785a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_261.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_261.1, 8;
T_261.0 ; End of true expr.
    %load/vec4 v0x6000000786c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_261.2, 9;
    %load/vec4 v0x600000078480_0;
    %jmp/1 T_261.3, 9;
T_261.2 ; End of true expr.
    %load/vec4 v0x600000078630_0;
    %jmp/0 T_261.3, 9;
 ; End of false expr.
    %blend;
T_261.3;
    %jmp/0 T_261.1, 8;
 ; End of false expr.
    %blend;
T_261.1;
    %store/vec4 v0x600000078630_0, 0, 1;
    %jmp T_261;
    .thread T_261;
    .scope S_0x7f9f35f2d380;
T_262 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000078f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_262.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_262.1, 8;
T_262.0 ; End of true expr.
    %load/vec4 v0x600000079050_0;
    %flag_set/vec4 9;
    %jmp/0 T_262.2, 9;
    %load/vec4 v0x600000078e10_0;
    %jmp/1 T_262.3, 9;
T_262.2 ; End of true expr.
    %load/vec4 v0x600000078fc0_0;
    %jmp/0 T_262.3, 9;
 ; End of false expr.
    %blend;
T_262.3;
    %jmp/0 T_262.1, 8;
 ; End of false expr.
    %blend;
T_262.1;
    %store/vec4 v0x600000078fc0_0, 0, 1;
    %jmp T_262;
    .thread T_262;
    .scope S_0x7f9f35f2d660;
T_263 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000798c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_263.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_263.1, 8;
T_263.0 ; End of true expr.
    %load/vec4 v0x6000000799e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_263.2, 9;
    %load/vec4 v0x6000000797a0_0;
    %jmp/1 T_263.3, 9;
T_263.2 ; End of true expr.
    %load/vec4 v0x600000079950_0;
    %jmp/0 T_263.3, 9;
 ; End of false expr.
    %blend;
T_263.3;
    %jmp/0 T_263.1, 8;
 ; End of false expr.
    %blend;
T_263.1;
    %store/vec4 v0x600000079950_0, 0, 1;
    %jmp T_263;
    .thread T_263;
    .scope S_0x7f9f35f2d940;
T_264 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_264.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_264.1, 8;
T_264.0 ; End of true expr.
    %load/vec4 v0x60000007a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_264.2, 9;
    %load/vec4 v0x60000007a130_0;
    %jmp/1 T_264.3, 9;
T_264.2 ; End of true expr.
    %load/vec4 v0x60000007a2e0_0;
    %jmp/0 T_264.3, 9;
 ; End of false expr.
    %blend;
T_264.3;
    %jmp/0 T_264.1, 8;
 ; End of false expr.
    %blend;
T_264.1;
    %store/vec4 v0x60000007a2e0_0, 0, 1;
    %jmp T_264;
    .thread T_264;
    .scope S_0x7f9f35f2dc20;
T_265 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007abe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_265.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_265.1, 8;
T_265.0 ; End of true expr.
    %load/vec4 v0x60000007ad00_0;
    %flag_set/vec4 9;
    %jmp/0 T_265.2, 9;
    %load/vec4 v0x60000007aac0_0;
    %jmp/1 T_265.3, 9;
T_265.2 ; End of true expr.
    %load/vec4 v0x60000007ac70_0;
    %jmp/0 T_265.3, 9;
 ; End of false expr.
    %blend;
T_265.3;
    %jmp/0 T_265.1, 8;
 ; End of false expr.
    %blend;
T_265.1;
    %store/vec4 v0x60000007ac70_0, 0, 1;
    %jmp T_265;
    .thread T_265;
    .scope S_0x7f9f35f2df00;
T_266 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000007b570_0;
    %flag_set/vec4 8;
    %jmp/0 T_266.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_266.1, 8;
T_266.0 ; End of true expr.
    %load/vec4 v0x60000007b690_0;
    %flag_set/vec4 9;
    %jmp/0 T_266.2, 9;
    %load/vec4 v0x60000007b450_0;
    %jmp/1 T_266.3, 9;
T_266.2 ; End of true expr.
    %load/vec4 v0x60000007b600_0;
    %jmp/0 T_266.3, 9;
 ; End of false expr.
    %blend;
T_266.3;
    %jmp/0 T_266.1, 8;
 ; End of false expr.
    %blend;
T_266.1;
    %store/vec4 v0x60000007b600_0, 0, 1;
    %jmp T_266;
    .thread T_266;
    .scope S_0x7f9f35f2e5e0;
T_267 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000643f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_267.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_267.1, 8;
T_267.0 ; End of true expr.
    %load/vec4 v0x600000064510_0;
    %flag_set/vec4 9;
    %jmp/0 T_267.2, 9;
    %load/vec4 v0x6000000642d0_0;
    %jmp/1 T_267.3, 9;
T_267.2 ; End of true expr.
    %load/vec4 v0x600000064480_0;
    %jmp/0 T_267.3, 9;
 ; End of false expr.
    %blend;
T_267.3;
    %jmp/0 T_267.1, 8;
 ; End of false expr.
    %blend;
T_267.1;
    %store/vec4 v0x600000064480_0, 0, 1;
    %jmp T_267;
    .thread T_267;
    .scope S_0x7f9f35f2e8c0;
T_268 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000064d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_268.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_268.1, 8;
T_268.0 ; End of true expr.
    %load/vec4 v0x600000064ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_268.2, 9;
    %load/vec4 v0x600000064c60_0;
    %jmp/1 T_268.3, 9;
T_268.2 ; End of true expr.
    %load/vec4 v0x600000064e10_0;
    %jmp/0 T_268.3, 9;
 ; End of false expr.
    %blend;
T_268.3;
    %jmp/0 T_268.1, 8;
 ; End of false expr.
    %blend;
T_268.1;
    %store/vec4 v0x600000064e10_0, 0, 1;
    %jmp T_268;
    .thread T_268;
    .scope S_0x7f9f35f2eba0;
T_269 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000065710_0;
    %flag_set/vec4 8;
    %jmp/0 T_269.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_269.1, 8;
T_269.0 ; End of true expr.
    %load/vec4 v0x600000065830_0;
    %flag_set/vec4 9;
    %jmp/0 T_269.2, 9;
    %load/vec4 v0x6000000655f0_0;
    %jmp/1 T_269.3, 9;
T_269.2 ; End of true expr.
    %load/vec4 v0x6000000657a0_0;
    %jmp/0 T_269.3, 9;
 ; End of false expr.
    %blend;
T_269.3;
    %jmp/0 T_269.1, 8;
 ; End of false expr.
    %blend;
T_269.1;
    %store/vec4 v0x6000000657a0_0, 0, 1;
    %jmp T_269;
    .thread T_269;
    .scope S_0x7f9f35f2ee80;
T_270 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000660a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_270.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_270.1, 8;
T_270.0 ; End of true expr.
    %load/vec4 v0x6000000661c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_270.2, 9;
    %load/vec4 v0x600000065f80_0;
    %jmp/1 T_270.3, 9;
T_270.2 ; End of true expr.
    %load/vec4 v0x600000066130_0;
    %jmp/0 T_270.3, 9;
 ; End of false expr.
    %blend;
T_270.3;
    %jmp/0 T_270.1, 8;
 ; End of false expr.
    %blend;
T_270.1;
    %store/vec4 v0x600000066130_0, 0, 1;
    %jmp T_270;
    .thread T_270;
    .scope S_0x7f9f35f2f160;
T_271 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000066a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_271.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_271.1, 8;
T_271.0 ; End of true expr.
    %load/vec4 v0x600000066b50_0;
    %flag_set/vec4 9;
    %jmp/0 T_271.2, 9;
    %load/vec4 v0x600000066910_0;
    %jmp/1 T_271.3, 9;
T_271.2 ; End of true expr.
    %load/vec4 v0x600000066ac0_0;
    %jmp/0 T_271.3, 9;
 ; End of false expr.
    %blend;
T_271.3;
    %jmp/0 T_271.1, 8;
 ; End of false expr.
    %blend;
T_271.1;
    %store/vec4 v0x600000066ac0_0, 0, 1;
    %jmp T_271;
    .thread T_271;
    .scope S_0x7f9f35f2f440;
T_272 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000673c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_272.1, 8;
T_272.0 ; End of true expr.
    %load/vec4 v0x6000000674e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_272.2, 9;
    %load/vec4 v0x6000000672a0_0;
    %jmp/1 T_272.3, 9;
T_272.2 ; End of true expr.
    %load/vec4 v0x600000067450_0;
    %jmp/0 T_272.3, 9;
 ; End of false expr.
    %blend;
T_272.3;
    %jmp/0 T_272.1, 8;
 ; End of false expr.
    %blend;
T_272.1;
    %store/vec4 v0x600000067450_0, 0, 1;
    %jmp T_272;
    .thread T_272;
    .scope S_0x7f9f35f2f720;
T_273 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000067d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_273.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_273.1, 8;
T_273.0 ; End of true expr.
    %load/vec4 v0x600000067e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_273.2, 9;
    %load/vec4 v0x600000067c30_0;
    %jmp/1 T_273.3, 9;
T_273.2 ; End of true expr.
    %load/vec4 v0x600000067de0_0;
    %jmp/0 T_273.3, 9;
 ; End of false expr.
    %blend;
T_273.3;
    %jmp/0 T_273.1, 8;
 ; End of false expr.
    %blend;
T_273.1;
    %store/vec4 v0x600000067de0_0, 0, 1;
    %jmp T_273;
    .thread T_273;
    .scope S_0x7f9f35f2fa00;
T_274 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000060750_0;
    %flag_set/vec4 8;
    %jmp/0 T_274.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_274.1, 8;
T_274.0 ; End of true expr.
    %load/vec4 v0x600000060870_0;
    %flag_set/vec4 9;
    %jmp/0 T_274.2, 9;
    %load/vec4 v0x600000060630_0;
    %jmp/1 T_274.3, 9;
T_274.2 ; End of true expr.
    %load/vec4 v0x6000000607e0_0;
    %jmp/0 T_274.3, 9;
 ; End of false expr.
    %blend;
T_274.3;
    %jmp/0 T_274.1, 8;
 ; End of false expr.
    %blend;
T_274.1;
    %store/vec4 v0x6000000607e0_0, 0, 1;
    %jmp T_274;
    .thread T_274;
    .scope S_0x7f9f35f2fce0;
T_275 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000610e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_275.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_275.1, 8;
T_275.0 ; End of true expr.
    %load/vec4 v0x600000061200_0;
    %flag_set/vec4 9;
    %jmp/0 T_275.2, 9;
    %load/vec4 v0x600000060fc0_0;
    %jmp/1 T_275.3, 9;
T_275.2 ; End of true expr.
    %load/vec4 v0x600000061170_0;
    %jmp/0 T_275.3, 9;
 ; End of false expr.
    %blend;
T_275.3;
    %jmp/0 T_275.1, 8;
 ; End of false expr.
    %blend;
T_275.1;
    %store/vec4 v0x600000061170_0, 0, 1;
    %jmp T_275;
    .thread T_275;
    .scope S_0x7f9f35f301c0;
T_276 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000061a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_276.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_276.1, 8;
T_276.0 ; End of true expr.
    %load/vec4 v0x600000061b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_276.2, 9;
    %load/vec4 v0x600000061950_0;
    %jmp/1 T_276.3, 9;
T_276.2 ; End of true expr.
    %load/vec4 v0x600000061b00_0;
    %jmp/0 T_276.3, 9;
 ; End of false expr.
    %blend;
T_276.3;
    %jmp/0 T_276.1, 8;
 ; End of false expr.
    %blend;
T_276.1;
    %store/vec4 v0x600000061b00_0, 0, 1;
    %jmp T_276;
    .thread T_276;
    .scope S_0x7f9f35f304a0;
T_277 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000062400_0;
    %flag_set/vec4 8;
    %jmp/0 T_277.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_277.1, 8;
T_277.0 ; End of true expr.
    %load/vec4 v0x600000062520_0;
    %flag_set/vec4 9;
    %jmp/0 T_277.2, 9;
    %load/vec4 v0x6000000622e0_0;
    %jmp/1 T_277.3, 9;
T_277.2 ; End of true expr.
    %load/vec4 v0x600000062490_0;
    %jmp/0 T_277.3, 9;
 ; End of false expr.
    %blend;
T_277.3;
    %jmp/0 T_277.1, 8;
 ; End of false expr.
    %blend;
T_277.1;
    %store/vec4 v0x600000062490_0, 0, 1;
    %jmp T_277;
    .thread T_277;
    .scope S_0x7f9f35f30780;
T_278 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000062d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_278.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_278.1, 8;
T_278.0 ; End of true expr.
    %load/vec4 v0x600000062eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_278.2, 9;
    %load/vec4 v0x600000062c70_0;
    %jmp/1 T_278.3, 9;
T_278.2 ; End of true expr.
    %load/vec4 v0x600000062e20_0;
    %jmp/0 T_278.3, 9;
 ; End of false expr.
    %blend;
T_278.3;
    %jmp/0 T_278.1, 8;
 ; End of false expr.
    %blend;
T_278.1;
    %store/vec4 v0x600000062e20_0, 0, 1;
    %jmp T_278;
    .thread T_278;
    .scope S_0x7f9f35f30a60;
T_279 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000063720_0;
    %flag_set/vec4 8;
    %jmp/0 T_279.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_279.1, 8;
T_279.0 ; End of true expr.
    %load/vec4 v0x600000063840_0;
    %flag_set/vec4 9;
    %jmp/0 T_279.2, 9;
    %load/vec4 v0x600000063600_0;
    %jmp/1 T_279.3, 9;
T_279.2 ; End of true expr.
    %load/vec4 v0x6000000637b0_0;
    %jmp/0 T_279.3, 9;
 ; End of false expr.
    %blend;
T_279.3;
    %jmp/0 T_279.1, 8;
 ; End of false expr.
    %blend;
T_279.1;
    %store/vec4 v0x6000000637b0_0, 0, 1;
    %jmp T_279;
    .thread T_279;
    .scope S_0x7f9f35f30d40;
T_280 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_280.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_280.1, 8;
T_280.0 ; End of true expr.
    %load/vec4 v0x60000006c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_280.2, 9;
    %load/vec4 v0x60000006c000_0;
    %jmp/1 T_280.3, 9;
T_280.2 ; End of true expr.
    %load/vec4 v0x60000006c1b0_0;
    %jmp/0 T_280.3, 9;
 ; End of false expr.
    %blend;
T_280.3;
    %jmp/0 T_280.1, 8;
 ; End of false expr.
    %blend;
T_280.1;
    %store/vec4 v0x60000006c1b0_0, 0, 1;
    %jmp T_280;
    .thread T_280;
    .scope S_0x7f9f35f31020;
T_281 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006cab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_281.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_281.1, 8;
T_281.0 ; End of true expr.
    %load/vec4 v0x60000006cbd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_281.2, 9;
    %load/vec4 v0x60000006c990_0;
    %jmp/1 T_281.3, 9;
T_281.2 ; End of true expr.
    %load/vec4 v0x60000006cb40_0;
    %jmp/0 T_281.3, 9;
 ; End of false expr.
    %blend;
T_281.3;
    %jmp/0 T_281.1, 8;
 ; End of false expr.
    %blend;
T_281.1;
    %store/vec4 v0x60000006cb40_0, 0, 1;
    %jmp T_281;
    .thread T_281;
    .scope S_0x7f9f35f31300;
T_282 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006d440_0;
    %flag_set/vec4 8;
    %jmp/0 T_282.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_282.1, 8;
T_282.0 ; End of true expr.
    %load/vec4 v0x60000006d560_0;
    %flag_set/vec4 9;
    %jmp/0 T_282.2, 9;
    %load/vec4 v0x60000006d320_0;
    %jmp/1 T_282.3, 9;
T_282.2 ; End of true expr.
    %load/vec4 v0x60000006d4d0_0;
    %jmp/0 T_282.3, 9;
 ; End of false expr.
    %blend;
T_282.3;
    %jmp/0 T_282.1, 8;
 ; End of false expr.
    %blend;
T_282.1;
    %store/vec4 v0x60000006d4d0_0, 0, 1;
    %jmp T_282;
    .thread T_282;
    .scope S_0x7f9f35f319e0;
T_283 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_283.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_283.1, 8;
T_283.0 ; End of true expr.
    %load/vec4 v0x60000006e370_0;
    %flag_set/vec4 9;
    %jmp/0 T_283.2, 9;
    %load/vec4 v0x60000006e130_0;
    %jmp/1 T_283.3, 9;
T_283.2 ; End of true expr.
    %load/vec4 v0x60000006e2e0_0;
    %jmp/0 T_283.3, 9;
 ; End of false expr.
    %blend;
T_283.3;
    %jmp/0 T_283.1, 8;
 ; End of false expr.
    %blend;
T_283.1;
    %store/vec4 v0x60000006e2e0_0, 0, 1;
    %jmp T_283;
    .thread T_283;
    .scope S_0x7f9f35f31cc0;
T_284 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006ebe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_284.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_284.1, 8;
T_284.0 ; End of true expr.
    %load/vec4 v0x60000006ed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_284.2, 9;
    %load/vec4 v0x60000006eac0_0;
    %jmp/1 T_284.3, 9;
T_284.2 ; End of true expr.
    %load/vec4 v0x60000006ec70_0;
    %jmp/0 T_284.3, 9;
 ; End of false expr.
    %blend;
T_284.3;
    %jmp/0 T_284.1, 8;
 ; End of false expr.
    %blend;
T_284.1;
    %store/vec4 v0x60000006ec70_0, 0, 1;
    %jmp T_284;
    .thread T_284;
    .scope S_0x7f9f35f31fa0;
T_285 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006f570_0;
    %flag_set/vec4 8;
    %jmp/0 T_285.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_285.1, 8;
T_285.0 ; End of true expr.
    %load/vec4 v0x60000006f690_0;
    %flag_set/vec4 9;
    %jmp/0 T_285.2, 9;
    %load/vec4 v0x60000006f450_0;
    %jmp/1 T_285.3, 9;
T_285.2 ; End of true expr.
    %load/vec4 v0x60000006f600_0;
    %jmp/0 T_285.3, 9;
 ; End of false expr.
    %blend;
T_285.3;
    %jmp/0 T_285.1, 8;
 ; End of false expr.
    %blend;
T_285.1;
    %store/vec4 v0x60000006f600_0, 0, 1;
    %jmp T_285;
    .thread T_285;
    .scope S_0x7f9f35f32280;
T_286 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006ff00_0;
    %flag_set/vec4 8;
    %jmp/0 T_286.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_286.1, 8;
T_286.0 ; End of true expr.
    %load/vec4 v0x600000068090_0;
    %flag_set/vec4 9;
    %jmp/0 T_286.2, 9;
    %load/vec4 v0x60000006fde0_0;
    %jmp/1 T_286.3, 9;
T_286.2 ; End of true expr.
    %load/vec4 v0x600000068000_0;
    %jmp/0 T_286.3, 9;
 ; End of false expr.
    %blend;
T_286.3;
    %jmp/0 T_286.1, 8;
 ; End of false expr.
    %blend;
T_286.1;
    %store/vec4 v0x600000068000_0, 0, 1;
    %jmp T_286;
    .thread T_286;
    .scope S_0x7f9f35f32560;
T_287 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000068900_0;
    %flag_set/vec4 8;
    %jmp/0 T_287.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_287.1, 8;
T_287.0 ; End of true expr.
    %load/vec4 v0x600000068a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_287.2, 9;
    %load/vec4 v0x6000000687e0_0;
    %jmp/1 T_287.3, 9;
T_287.2 ; End of true expr.
    %load/vec4 v0x600000068990_0;
    %jmp/0 T_287.3, 9;
 ; End of false expr.
    %blend;
T_287.3;
    %jmp/0 T_287.1, 8;
 ; End of false expr.
    %blend;
T_287.1;
    %store/vec4 v0x600000068990_0, 0, 1;
    %jmp T_287;
    .thread T_287;
    .scope S_0x7f9f35f32840;
T_288 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000069290_0;
    %flag_set/vec4 8;
    %jmp/0 T_288.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_288.1, 8;
T_288.0 ; End of true expr.
    %load/vec4 v0x6000000693b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_288.2, 9;
    %load/vec4 v0x600000069170_0;
    %jmp/1 T_288.3, 9;
T_288.2 ; End of true expr.
    %load/vec4 v0x600000069320_0;
    %jmp/0 T_288.3, 9;
 ; End of false expr.
    %blend;
T_288.3;
    %jmp/0 T_288.1, 8;
 ; End of false expr.
    %blend;
T_288.1;
    %store/vec4 v0x600000069320_0, 0, 1;
    %jmp T_288;
    .thread T_288;
    .scope S_0x7f9f35f32b20;
T_289 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000069c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_289.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_289.1, 8;
T_289.0 ; End of true expr.
    %load/vec4 v0x600000069d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_289.2, 9;
    %load/vec4 v0x600000069b00_0;
    %jmp/1 T_289.3, 9;
T_289.2 ; End of true expr.
    %load/vec4 v0x600000069cb0_0;
    %jmp/0 T_289.3, 9;
 ; End of false expr.
    %blend;
T_289.3;
    %jmp/0 T_289.1, 8;
 ; End of false expr.
    %blend;
T_289.1;
    %store/vec4 v0x600000069cb0_0, 0, 1;
    %jmp T_289;
    .thread T_289;
    .scope S_0x7f9f35f32e00;
T_290 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_290.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_290.1, 8;
T_290.0 ; End of true expr.
    %load/vec4 v0x60000006a6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_290.2, 9;
    %load/vec4 v0x60000006a490_0;
    %jmp/1 T_290.3, 9;
T_290.2 ; End of true expr.
    %load/vec4 v0x60000006a640_0;
    %jmp/0 T_290.3, 9;
 ; End of false expr.
    %blend;
T_290.3;
    %jmp/0 T_290.1, 8;
 ; End of false expr.
    %blend;
T_290.1;
    %store/vec4 v0x60000006a640_0, 0, 1;
    %jmp T_290;
    .thread T_290;
    .scope S_0x7f9f35f330e0;
T_291 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_291.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_291.1, 8;
T_291.0 ; End of true expr.
    %load/vec4 v0x60000006b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_291.2, 9;
    %load/vec4 v0x60000006ae20_0;
    %jmp/1 T_291.3, 9;
T_291.2 ; End of true expr.
    %load/vec4 v0x60000006afd0_0;
    %jmp/0 T_291.3, 9;
 ; End of false expr.
    %blend;
T_291.3;
    %jmp/0 T_291.1, 8;
 ; End of false expr.
    %blend;
T_291.1;
    %store/vec4 v0x60000006afd0_0, 0, 1;
    %jmp T_291;
    .thread T_291;
    .scope S_0x7f9f35f335c0;
T_292 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000006b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_292.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_292.1, 8;
T_292.0 ; End of true expr.
    %load/vec4 v0x60000006b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_292.2, 9;
    %load/vec4 v0x60000006b7b0_0;
    %jmp/1 T_292.3, 9;
T_292.2 ; End of true expr.
    %load/vec4 v0x60000006b960_0;
    %jmp/0 T_292.3, 9;
 ; End of false expr.
    %blend;
T_292.3;
    %jmp/0 T_292.1, 8;
 ; End of false expr.
    %blend;
T_292.1;
    %store/vec4 v0x60000006b960_0, 0, 1;
    %jmp T_292;
    .thread T_292;
    .scope S_0x7f9f35f338a0;
T_293 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000142d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_293.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_293.1, 8;
T_293.0 ; End of true expr.
    %load/vec4 v0x6000000143f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_293.2, 9;
    %load/vec4 v0x6000000141b0_0;
    %jmp/1 T_293.3, 9;
T_293.2 ; End of true expr.
    %load/vec4 v0x600000014360_0;
    %jmp/0 T_293.3, 9;
 ; End of false expr.
    %blend;
T_293.3;
    %jmp/0 T_293.1, 8;
 ; End of false expr.
    %blend;
T_293.1;
    %store/vec4 v0x600000014360_0, 0, 1;
    %jmp T_293;
    .thread T_293;
    .scope S_0x7f9f35f33b80;
T_294 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000014c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_294.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_294.1, 8;
T_294.0 ; End of true expr.
    %load/vec4 v0x600000014d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_294.2, 9;
    %load/vec4 v0x600000014b40_0;
    %jmp/1 T_294.3, 9;
T_294.2 ; End of true expr.
    %load/vec4 v0x600000014cf0_0;
    %jmp/0 T_294.3, 9;
 ; End of false expr.
    %blend;
T_294.3;
    %jmp/0 T_294.1, 8;
 ; End of false expr.
    %blend;
T_294.1;
    %store/vec4 v0x600000014cf0_0, 0, 1;
    %jmp T_294;
    .thread T_294;
    .scope S_0x7f9f35f33e60;
T_295 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000155f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_295.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_295.1, 8;
T_295.0 ; End of true expr.
    %load/vec4 v0x600000015710_0;
    %flag_set/vec4 9;
    %jmp/0 T_295.2, 9;
    %load/vec4 v0x6000000154d0_0;
    %jmp/1 T_295.3, 9;
T_295.2 ; End of true expr.
    %load/vec4 v0x600000015680_0;
    %jmp/0 T_295.3, 9;
 ; End of false expr.
    %blend;
T_295.3;
    %jmp/0 T_295.1, 8;
 ; End of false expr.
    %blend;
T_295.1;
    %store/vec4 v0x600000015680_0, 0, 1;
    %jmp T_295;
    .thread T_295;
    .scope S_0x7f9f35f34140;
T_296 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000015f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_296.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_296.1, 8;
T_296.0 ; End of true expr.
    %load/vec4 v0x6000000160a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_296.2, 9;
    %load/vec4 v0x600000015e60_0;
    %jmp/1 T_296.3, 9;
T_296.2 ; End of true expr.
    %load/vec4 v0x600000016010_0;
    %jmp/0 T_296.3, 9;
 ; End of false expr.
    %blend;
T_296.3;
    %jmp/0 T_296.1, 8;
 ; End of false expr.
    %blend;
T_296.1;
    %store/vec4 v0x600000016010_0, 0, 1;
    %jmp T_296;
    .thread T_296;
    .scope S_0x7f9f35f34420;
T_297 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000016910_0;
    %flag_set/vec4 8;
    %jmp/0 T_297.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_297.1, 8;
T_297.0 ; End of true expr.
    %load/vec4 v0x600000016a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_297.2, 9;
    %load/vec4 v0x6000000167f0_0;
    %jmp/1 T_297.3, 9;
T_297.2 ; End of true expr.
    %load/vec4 v0x6000000169a0_0;
    %jmp/0 T_297.3, 9;
 ; End of false expr.
    %blend;
T_297.3;
    %jmp/0 T_297.1, 8;
 ; End of false expr.
    %blend;
T_297.1;
    %store/vec4 v0x6000000169a0_0, 0, 1;
    %jmp T_297;
    .thread T_297;
    .scope S_0x7f9f35f34700;
T_298 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000172a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_298.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_298.1, 8;
T_298.0 ; End of true expr.
    %load/vec4 v0x6000000173c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_298.2, 9;
    %load/vec4 v0x600000017180_0;
    %jmp/1 T_298.3, 9;
T_298.2 ; End of true expr.
    %load/vec4 v0x600000017330_0;
    %jmp/0 T_298.3, 9;
 ; End of false expr.
    %blend;
T_298.3;
    %jmp/0 T_298.1, 8;
 ; End of false expr.
    %blend;
T_298.1;
    %store/vec4 v0x600000017330_0, 0, 1;
    %jmp T_298;
    .thread T_298;
    .scope S_0x7f9f35f34de0;
T_299 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000010120_0;
    %flag_set/vec4 8;
    %jmp/0 T_299.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_299.1, 8;
T_299.0 ; End of true expr.
    %load/vec4 v0x600000010240_0;
    %flag_set/vec4 9;
    %jmp/0 T_299.2, 9;
    %load/vec4 v0x600000010000_0;
    %jmp/1 T_299.3, 9;
T_299.2 ; End of true expr.
    %load/vec4 v0x6000000101b0_0;
    %jmp/0 T_299.3, 9;
 ; End of false expr.
    %blend;
T_299.3;
    %jmp/0 T_299.1, 8;
 ; End of false expr.
    %blend;
T_299.1;
    %store/vec4 v0x6000000101b0_0, 0, 1;
    %jmp T_299;
    .thread T_299;
    .scope S_0x7f9f35f350c0;
T_300 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000010ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_300.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_300.1, 8;
T_300.0 ; End of true expr.
    %load/vec4 v0x600000010bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_300.2, 9;
    %load/vec4 v0x600000010990_0;
    %jmp/1 T_300.3, 9;
T_300.2 ; End of true expr.
    %load/vec4 v0x600000010b40_0;
    %jmp/0 T_300.3, 9;
 ; End of false expr.
    %blend;
T_300.3;
    %jmp/0 T_300.1, 8;
 ; End of false expr.
    %blend;
T_300.1;
    %store/vec4 v0x600000010b40_0, 0, 1;
    %jmp T_300;
    .thread T_300;
    .scope S_0x7f9f35f353a0;
T_301 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000011440_0;
    %flag_set/vec4 8;
    %jmp/0 T_301.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_301.1, 8;
T_301.0 ; End of true expr.
    %load/vec4 v0x600000011560_0;
    %flag_set/vec4 9;
    %jmp/0 T_301.2, 9;
    %load/vec4 v0x600000011320_0;
    %jmp/1 T_301.3, 9;
T_301.2 ; End of true expr.
    %load/vec4 v0x6000000114d0_0;
    %jmp/0 T_301.3, 9;
 ; End of false expr.
    %blend;
T_301.3;
    %jmp/0 T_301.1, 8;
 ; End of false expr.
    %blend;
T_301.1;
    %store/vec4 v0x6000000114d0_0, 0, 1;
    %jmp T_301;
    .thread T_301;
    .scope S_0x7f9f35f35680;
T_302 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000011dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_302.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_302.1, 8;
T_302.0 ; End of true expr.
    %load/vec4 v0x600000011ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_302.2, 9;
    %load/vec4 v0x600000011cb0_0;
    %jmp/1 T_302.3, 9;
T_302.2 ; End of true expr.
    %load/vec4 v0x600000011e60_0;
    %jmp/0 T_302.3, 9;
 ; End of false expr.
    %blend;
T_302.3;
    %jmp/0 T_302.1, 8;
 ; End of false expr.
    %blend;
T_302.1;
    %store/vec4 v0x600000011e60_0, 0, 1;
    %jmp T_302;
    .thread T_302;
    .scope S_0x7f9f35f35960;
T_303 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000012760_0;
    %flag_set/vec4 8;
    %jmp/0 T_303.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_303.1, 8;
T_303.0 ; End of true expr.
    %load/vec4 v0x600000012880_0;
    %flag_set/vec4 9;
    %jmp/0 T_303.2, 9;
    %load/vec4 v0x600000012640_0;
    %jmp/1 T_303.3, 9;
T_303.2 ; End of true expr.
    %load/vec4 v0x6000000127f0_0;
    %jmp/0 T_303.3, 9;
 ; End of false expr.
    %blend;
T_303.3;
    %jmp/0 T_303.1, 8;
 ; End of false expr.
    %blend;
T_303.1;
    %store/vec4 v0x6000000127f0_0, 0, 1;
    %jmp T_303;
    .thread T_303;
    .scope S_0x7f9f35f35c40;
T_304 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000130f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_304.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_304.1, 8;
T_304.0 ; End of true expr.
    %load/vec4 v0x600000013210_0;
    %flag_set/vec4 9;
    %jmp/0 T_304.2, 9;
    %load/vec4 v0x600000012fd0_0;
    %jmp/1 T_304.3, 9;
T_304.2 ; End of true expr.
    %load/vec4 v0x600000013180_0;
    %jmp/0 T_304.3, 9;
 ; End of false expr.
    %blend;
T_304.3;
    %jmp/0 T_304.1, 8;
 ; End of false expr.
    %blend;
T_304.1;
    %store/vec4 v0x600000013180_0, 0, 1;
    %jmp T_304;
    .thread T_304;
    .scope S_0x7f9f35f35f20;
T_305 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000013a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_305.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_305.1, 8;
T_305.0 ; End of true expr.
    %load/vec4 v0x600000013ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_305.2, 9;
    %load/vec4 v0x600000013960_0;
    %jmp/1 T_305.3, 9;
T_305.2 ; End of true expr.
    %load/vec4 v0x600000013b10_0;
    %jmp/0 T_305.3, 9;
 ; End of false expr.
    %blend;
T_305.3;
    %jmp/0 T_305.1, 8;
 ; End of false expr.
    %blend;
T_305.1;
    %store/vec4 v0x600000013b10_0, 0, 1;
    %jmp T_305;
    .thread T_305;
    .scope S_0x7f9f35f36200;
T_306 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_306.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_306.1, 8;
T_306.0 ; End of true expr.
    %load/vec4 v0x60000001c5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_306.2, 9;
    %load/vec4 v0x60000001c360_0;
    %jmp/1 T_306.3, 9;
T_306.2 ; End of true expr.
    %load/vec4 v0x60000001c510_0;
    %jmp/0 T_306.3, 9;
 ; End of false expr.
    %blend;
T_306.3;
    %jmp/0 T_306.1, 8;
 ; End of false expr.
    %blend;
T_306.1;
    %store/vec4 v0x60000001c510_0, 0, 1;
    %jmp T_306;
    .thread T_306;
    .scope S_0x7f9f35f364e0;
T_307 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001ce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_307.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_307.1, 8;
T_307.0 ; End of true expr.
    %load/vec4 v0x60000001cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_307.2, 9;
    %load/vec4 v0x60000001ccf0_0;
    %jmp/1 T_307.3, 9;
T_307.2 ; End of true expr.
    %load/vec4 v0x60000001cea0_0;
    %jmp/0 T_307.3, 9;
 ; End of false expr.
    %blend;
T_307.3;
    %jmp/0 T_307.1, 8;
 ; End of false expr.
    %blend;
T_307.1;
    %store/vec4 v0x60000001cea0_0, 0, 1;
    %jmp T_307;
    .thread T_307;
    .scope S_0x7f9f35f369c0;
T_308 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_308.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_308.1, 8;
T_308.0 ; End of true expr.
    %load/vec4 v0x60000001d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_308.2, 9;
    %load/vec4 v0x60000001d680_0;
    %jmp/1 T_308.3, 9;
T_308.2 ; End of true expr.
    %load/vec4 v0x60000001d830_0;
    %jmp/0 T_308.3, 9;
 ; End of false expr.
    %blend;
T_308.3;
    %jmp/0 T_308.1, 8;
 ; End of false expr.
    %blend;
T_308.1;
    %store/vec4 v0x60000001d830_0, 0, 1;
    %jmp T_308;
    .thread T_308;
    .scope S_0x7f9f35f36ca0;
T_309 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_309.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_309.1, 8;
T_309.0 ; End of true expr.
    %load/vec4 v0x60000001e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_309.2, 9;
    %load/vec4 v0x60000001e010_0;
    %jmp/1 T_309.3, 9;
T_309.2 ; End of true expr.
    %load/vec4 v0x60000001e1c0_0;
    %jmp/0 T_309.3, 9;
 ; End of false expr.
    %blend;
T_309.3;
    %jmp/0 T_309.1, 8;
 ; End of false expr.
    %blend;
T_309.1;
    %store/vec4 v0x60000001e1c0_0, 0, 1;
    %jmp T_309;
    .thread T_309;
    .scope S_0x7f9f35f36f80;
T_310 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001eac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_310.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_310.1, 8;
T_310.0 ; End of true expr.
    %load/vec4 v0x60000001ebe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_310.2, 9;
    %load/vec4 v0x60000001e9a0_0;
    %jmp/1 T_310.3, 9;
T_310.2 ; End of true expr.
    %load/vec4 v0x60000001eb50_0;
    %jmp/0 T_310.3, 9;
 ; End of false expr.
    %blend;
T_310.3;
    %jmp/0 T_310.1, 8;
 ; End of false expr.
    %blend;
T_310.1;
    %store/vec4 v0x60000001eb50_0, 0, 1;
    %jmp T_310;
    .thread T_310;
    .scope S_0x7f9f35f37260;
T_311 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_311.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_311.1, 8;
T_311.0 ; End of true expr.
    %load/vec4 v0x60000001f570_0;
    %flag_set/vec4 9;
    %jmp/0 T_311.2, 9;
    %load/vec4 v0x60000001f330_0;
    %jmp/1 T_311.3, 9;
T_311.2 ; End of true expr.
    %load/vec4 v0x60000001f4e0_0;
    %jmp/0 T_311.3, 9;
 ; End of false expr.
    %blend;
T_311.3;
    %jmp/0 T_311.1, 8;
 ; End of false expr.
    %blend;
T_311.1;
    %store/vec4 v0x60000001f4e0_0, 0, 1;
    %jmp T_311;
    .thread T_311;
    .scope S_0x7f9f35f37540;
T_312 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001fde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_312.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_312.1, 8;
T_312.0 ; End of true expr.
    %load/vec4 v0x60000001ff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_312.2, 9;
    %load/vec4 v0x60000001fcc0_0;
    %jmp/1 T_312.3, 9;
T_312.2 ; End of true expr.
    %load/vec4 v0x60000001fe70_0;
    %jmp/0 T_312.3, 9;
 ; End of false expr.
    %blend;
T_312.3;
    %jmp/0 T_312.1, 8;
 ; End of false expr.
    %blend;
T_312.1;
    %store/vec4 v0x60000001fe70_0, 0, 1;
    %jmp T_312;
    .thread T_312;
    .scope S_0x7f9f35f37820;
T_313 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000187e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_313.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_313.1, 8;
T_313.0 ; End of true expr.
    %load/vec4 v0x600000018900_0;
    %flag_set/vec4 9;
    %jmp/0 T_313.2, 9;
    %load/vec4 v0x6000000186c0_0;
    %jmp/1 T_313.3, 9;
T_313.2 ; End of true expr.
    %load/vec4 v0x600000018870_0;
    %jmp/0 T_313.3, 9;
 ; End of false expr.
    %blend;
T_313.3;
    %jmp/0 T_313.1, 8;
 ; End of false expr.
    %blend;
T_313.1;
    %store/vec4 v0x600000018870_0, 0, 1;
    %jmp T_313;
    .thread T_313;
    .scope S_0x7f9f35f37b00;
T_314 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000019170_0;
    %flag_set/vec4 8;
    %jmp/0 T_314.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_314.1, 8;
T_314.0 ; End of true expr.
    %load/vec4 v0x600000019290_0;
    %flag_set/vec4 9;
    %jmp/0 T_314.2, 9;
    %load/vec4 v0x600000019050_0;
    %jmp/1 T_314.3, 9;
T_314.2 ; End of true expr.
    %load/vec4 v0x600000019200_0;
    %jmp/0 T_314.3, 9;
 ; End of false expr.
    %blend;
T_314.3;
    %jmp/0 T_314.1, 8;
 ; End of false expr.
    %blend;
T_314.1;
    %store/vec4 v0x600000019200_0, 0, 1;
    %jmp T_314;
    .thread T_314;
    .scope S_0x7f9f35f381e0;
T_315 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000019f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_315.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_315.1, 8;
T_315.0 ; End of true expr.
    %load/vec4 v0x60000001a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_315.2, 9;
    %load/vec4 v0x600000019e60_0;
    %jmp/1 T_315.3, 9;
T_315.2 ; End of true expr.
    %load/vec4 v0x60000001a010_0;
    %jmp/0 T_315.3, 9;
 ; End of false expr.
    %blend;
T_315.3;
    %jmp/0 T_315.1, 8;
 ; End of false expr.
    %blend;
T_315.1;
    %store/vec4 v0x60000001a010_0, 0, 1;
    %jmp T_315;
    .thread T_315;
    .scope S_0x7f9f35f384c0;
T_316 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001a910_0;
    %flag_set/vec4 8;
    %jmp/0 T_316.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_316.1, 8;
T_316.0 ; End of true expr.
    %load/vec4 v0x60000001aa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_316.2, 9;
    %load/vec4 v0x60000001a7f0_0;
    %jmp/1 T_316.3, 9;
T_316.2 ; End of true expr.
    %load/vec4 v0x60000001a9a0_0;
    %jmp/0 T_316.3, 9;
 ; End of false expr.
    %blend;
T_316.3;
    %jmp/0 T_316.1, 8;
 ; End of false expr.
    %blend;
T_316.1;
    %store/vec4 v0x60000001a9a0_0, 0, 1;
    %jmp T_316;
    .thread T_316;
    .scope S_0x7f9f35f387a0;
T_317 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_317.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_317.1, 8;
T_317.0 ; End of true expr.
    %load/vec4 v0x60000001b3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_317.2, 9;
    %load/vec4 v0x60000001b180_0;
    %jmp/1 T_317.3, 9;
T_317.2 ; End of true expr.
    %load/vec4 v0x60000001b330_0;
    %jmp/0 T_317.3, 9;
 ; End of false expr.
    %blend;
T_317.3;
    %jmp/0 T_317.1, 8;
 ; End of false expr.
    %blend;
T_317.1;
    %store/vec4 v0x60000001b330_0, 0, 1;
    %jmp T_317;
    .thread T_317;
    .scope S_0x7f9f35f38a80;
T_318 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000001bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_318.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_318.1, 8;
T_318.0 ; End of true expr.
    %load/vec4 v0x60000001bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_318.2, 9;
    %load/vec4 v0x60000001bb10_0;
    %jmp/1 T_318.3, 9;
T_318.2 ; End of true expr.
    %load/vec4 v0x60000001bcc0_0;
    %jmp/0 T_318.3, 9;
 ; End of false expr.
    %blend;
T_318.3;
    %jmp/0 T_318.1, 8;
 ; End of false expr.
    %blend;
T_318.1;
    %store/vec4 v0x60000001bcc0_0, 0, 1;
    %jmp T_318;
    .thread T_318;
    .scope S_0x7f9f35f38d60;
T_319 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000004630_0;
    %flag_set/vec4 8;
    %jmp/0 T_319.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_319.1, 8;
T_319.0 ; End of true expr.
    %load/vec4 v0x600000004750_0;
    %flag_set/vec4 9;
    %jmp/0 T_319.2, 9;
    %load/vec4 v0x600000004510_0;
    %jmp/1 T_319.3, 9;
T_319.2 ; End of true expr.
    %load/vec4 v0x6000000046c0_0;
    %jmp/0 T_319.3, 9;
 ; End of false expr.
    %blend;
T_319.3;
    %jmp/0 T_319.1, 8;
 ; End of false expr.
    %blend;
T_319.1;
    %store/vec4 v0x6000000046c0_0, 0, 1;
    %jmp T_319;
    .thread T_319;
    .scope S_0x7f9f35f39040;
T_320 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000004fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_320.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_320.1, 8;
T_320.0 ; End of true expr.
    %load/vec4 v0x6000000050e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_320.2, 9;
    %load/vec4 v0x600000004ea0_0;
    %jmp/1 T_320.3, 9;
T_320.2 ; End of true expr.
    %load/vec4 v0x600000005050_0;
    %jmp/0 T_320.3, 9;
 ; End of false expr.
    %blend;
T_320.3;
    %jmp/0 T_320.1, 8;
 ; End of false expr.
    %blend;
T_320.1;
    %store/vec4 v0x600000005050_0, 0, 1;
    %jmp T_320;
    .thread T_320;
    .scope S_0x7f9f35f39320;
T_321 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000005950_0;
    %flag_set/vec4 8;
    %jmp/0 T_321.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_321.1, 8;
T_321.0 ; End of true expr.
    %load/vec4 v0x600000005a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x600000005830_0;
    %jmp/1 T_321.3, 9;
T_321.2 ; End of true expr.
    %load/vec4 v0x6000000059e0_0;
    %jmp/0 T_321.3, 9;
 ; End of false expr.
    %blend;
T_321.3;
    %jmp/0 T_321.1, 8;
 ; End of false expr.
    %blend;
T_321.1;
    %store/vec4 v0x6000000059e0_0, 0, 1;
    %jmp T_321;
    .thread T_321;
    .scope S_0x7f9f35f39600;
T_322 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000062e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_322.1, 8;
T_322.0 ; End of true expr.
    %load/vec4 v0x600000006400_0;
    %flag_set/vec4 9;
    %jmp/0 T_322.2, 9;
    %load/vec4 v0x6000000061c0_0;
    %jmp/1 T_322.3, 9;
T_322.2 ; End of true expr.
    %load/vec4 v0x600000006370_0;
    %jmp/0 T_322.3, 9;
 ; End of false expr.
    %blend;
T_322.3;
    %jmp/0 T_322.1, 8;
 ; End of false expr.
    %blend;
T_322.1;
    %store/vec4 v0x600000006370_0, 0, 1;
    %jmp T_322;
    .thread T_322;
    .scope S_0x7f9f35f398e0;
T_323 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000006c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_323.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_323.1, 8;
T_323.0 ; End of true expr.
    %load/vec4 v0x600000006d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_323.2, 9;
    %load/vec4 v0x600000006b50_0;
    %jmp/1 T_323.3, 9;
T_323.2 ; End of true expr.
    %load/vec4 v0x600000006d00_0;
    %jmp/0 T_323.3, 9;
 ; End of false expr.
    %blend;
T_323.3;
    %jmp/0 T_323.1, 8;
 ; End of false expr.
    %blend;
T_323.1;
    %store/vec4 v0x600000006d00_0, 0, 1;
    %jmp T_323;
    .thread T_323;
    .scope S_0x7f9f35f39dc0;
T_324 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000007600_0;
    %flag_set/vec4 8;
    %jmp/0 T_324.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_324.1, 8;
T_324.0 ; End of true expr.
    %load/vec4 v0x600000007720_0;
    %flag_set/vec4 9;
    %jmp/0 T_324.2, 9;
    %load/vec4 v0x6000000074e0_0;
    %jmp/1 T_324.3, 9;
T_324.2 ; End of true expr.
    %load/vec4 v0x600000007690_0;
    %jmp/0 T_324.3, 9;
 ; End of false expr.
    %blend;
T_324.3;
    %jmp/0 T_324.1, 8;
 ; End of false expr.
    %blend;
T_324.1;
    %store/vec4 v0x600000007690_0, 0, 1;
    %jmp T_324;
    .thread T_324;
    .scope S_0x7f9f35f3a0a0;
T_325 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000000000_0;
    %flag_set/vec4 8;
    %jmp/0 T_325.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_325.1, 8;
T_325.0 ; End of true expr.
    %load/vec4 v0x600000000120_0;
    %flag_set/vec4 9;
    %jmp/0 T_325.2, 9;
    %load/vec4 v0x600000007e70_0;
    %jmp/1 T_325.3, 9;
T_325.2 ; End of true expr.
    %load/vec4 v0x600000000090_0;
    %jmp/0 T_325.3, 9;
 ; End of false expr.
    %blend;
T_325.3;
    %jmp/0 T_325.1, 8;
 ; End of false expr.
    %blend;
T_325.1;
    %store/vec4 v0x600000000090_0, 0, 1;
    %jmp T_325;
    .thread T_325;
    .scope S_0x7f9f35f3a380;
T_326 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000000990_0;
    %flag_set/vec4 8;
    %jmp/0 T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_326.1, 8;
T_326.0 ; End of true expr.
    %load/vec4 v0x600000000ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_326.2, 9;
    %load/vec4 v0x600000000870_0;
    %jmp/1 T_326.3, 9;
T_326.2 ; End of true expr.
    %load/vec4 v0x600000000a20_0;
    %jmp/0 T_326.3, 9;
 ; End of false expr.
    %blend;
T_326.3;
    %jmp/0 T_326.1, 8;
 ; End of false expr.
    %blend;
T_326.1;
    %store/vec4 v0x600000000a20_0, 0, 1;
    %jmp T_326;
    .thread T_326;
    .scope S_0x7f9f35f3a660;
T_327 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000001320_0;
    %flag_set/vec4 8;
    %jmp/0 T_327.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_327.1, 8;
T_327.0 ; End of true expr.
    %load/vec4 v0x600000001440_0;
    %flag_set/vec4 9;
    %jmp/0 T_327.2, 9;
    %load/vec4 v0x600000001200_0;
    %jmp/1 T_327.3, 9;
T_327.2 ; End of true expr.
    %load/vec4 v0x6000000013b0_0;
    %jmp/0 T_327.3, 9;
 ; End of false expr.
    %blend;
T_327.3;
    %jmp/0 T_327.1, 8;
 ; End of false expr.
    %blend;
T_327.1;
    %store/vec4 v0x6000000013b0_0, 0, 1;
    %jmp T_327;
    .thread T_327;
    .scope S_0x7f9f35f3a940;
T_328 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000001cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_328.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_328.1, 8;
T_328.0 ; End of true expr.
    %load/vec4 v0x600000001dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_328.2, 9;
    %load/vec4 v0x600000001b90_0;
    %jmp/1 T_328.3, 9;
T_328.2 ; End of true expr.
    %load/vec4 v0x600000001d40_0;
    %jmp/0 T_328.3, 9;
 ; End of false expr.
    %blend;
T_328.3;
    %jmp/0 T_328.1, 8;
 ; End of false expr.
    %blend;
T_328.1;
    %store/vec4 v0x600000001d40_0, 0, 1;
    %jmp T_328;
    .thread T_328;
    .scope S_0x7f9f35f3ac20;
T_329 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000002640_0;
    %flag_set/vec4 8;
    %jmp/0 T_329.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_329.1, 8;
T_329.0 ; End of true expr.
    %load/vec4 v0x600000002760_0;
    %flag_set/vec4 9;
    %jmp/0 T_329.2, 9;
    %load/vec4 v0x600000002520_0;
    %jmp/1 T_329.3, 9;
T_329.2 ; End of true expr.
    %load/vec4 v0x6000000026d0_0;
    %jmp/0 T_329.3, 9;
 ; End of false expr.
    %blend;
T_329.3;
    %jmp/0 T_329.1, 8;
 ; End of false expr.
    %blend;
T_329.1;
    %store/vec4 v0x6000000026d0_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x7f9f35f3af00;
T_330 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000002fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_330.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_330.1, 8;
T_330.0 ; End of true expr.
    %load/vec4 v0x6000000030f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_330.2, 9;
    %load/vec4 v0x600000002eb0_0;
    %jmp/1 T_330.3, 9;
T_330.2 ; End of true expr.
    %load/vec4 v0x600000003060_0;
    %jmp/0 T_330.3, 9;
 ; End of false expr.
    %blend;
T_330.3;
    %jmp/0 T_330.1, 8;
 ; End of false expr.
    %blend;
T_330.1;
    %store/vec4 v0x600000003060_0, 0, 1;
    %jmp T_330;
    .thread T_330;
    .scope S_0x7f9f35f3b5e0;
T_331 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000003de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_331.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_331.1, 8;
T_331.0 ; End of true expr.
    %load/vec4 v0x600000003f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_331.2, 9;
    %load/vec4 v0x600000003cc0_0;
    %jmp/1 T_331.3, 9;
T_331.2 ; End of true expr.
    %load/vec4 v0x600000003e70_0;
    %jmp/0 T_331.3, 9;
 ; End of false expr.
    %blend;
T_331.3;
    %jmp/0 T_331.1, 8;
 ; End of false expr.
    %blend;
T_331.1;
    %store/vec4 v0x600000003e70_0, 0, 1;
    %jmp T_331;
    .thread T_331;
    .scope S_0x7f9f35f3b8c0;
T_332 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_332.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_332.1, 8;
T_332.0 ; End of true expr.
    %load/vec4 v0x60000000c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_332.2, 9;
    %load/vec4 v0x60000000c6c0_0;
    %jmp/1 T_332.3, 9;
T_332.2 ; End of true expr.
    %load/vec4 v0x60000000c870_0;
    %jmp/0 T_332.3, 9;
 ; End of false expr.
    %blend;
T_332.3;
    %jmp/0 T_332.1, 8;
 ; End of false expr.
    %blend;
T_332.1;
    %store/vec4 v0x60000000c870_0, 0, 1;
    %jmp T_332;
    .thread T_332;
    .scope S_0x7f9f35f3bba0;
T_333 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_333.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_333.1, 8;
T_333.0 ; End of true expr.
    %load/vec4 v0x60000000d290_0;
    %flag_set/vec4 9;
    %jmp/0 T_333.2, 9;
    %load/vec4 v0x60000000d050_0;
    %jmp/1 T_333.3, 9;
T_333.2 ; End of true expr.
    %load/vec4 v0x60000000d200_0;
    %jmp/0 T_333.3, 9;
 ; End of false expr.
    %blend;
T_333.3;
    %jmp/0 T_333.1, 8;
 ; End of false expr.
    %blend;
T_333.1;
    %store/vec4 v0x60000000d200_0, 0, 1;
    %jmp T_333;
    .thread T_333;
    .scope S_0x7f9f35f3be80;
T_334 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_334.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_334.1, 8;
T_334.0 ; End of true expr.
    %load/vec4 v0x60000000dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_334.2, 9;
    %load/vec4 v0x60000000d9e0_0;
    %jmp/1 T_334.3, 9;
T_334.2 ; End of true expr.
    %load/vec4 v0x60000000db90_0;
    %jmp/0 T_334.3, 9;
 ; End of false expr.
    %blend;
T_334.3;
    %jmp/0 T_334.1, 8;
 ; End of false expr.
    %blend;
T_334.1;
    %store/vec4 v0x60000000db90_0, 0, 1;
    %jmp T_334;
    .thread T_334;
    .scope S_0x7f9f35f3c160;
T_335 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000e490_0;
    %flag_set/vec4 8;
    %jmp/0 T_335.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_335.1, 8;
T_335.0 ; End of true expr.
    %load/vec4 v0x60000000e5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_335.2, 9;
    %load/vec4 v0x60000000e370_0;
    %jmp/1 T_335.3, 9;
T_335.2 ; End of true expr.
    %load/vec4 v0x60000000e520_0;
    %jmp/0 T_335.3, 9;
 ; End of false expr.
    %blend;
T_335.3;
    %jmp/0 T_335.1, 8;
 ; End of false expr.
    %blend;
T_335.1;
    %store/vec4 v0x60000000e520_0, 0, 1;
    %jmp T_335;
    .thread T_335;
    .scope S_0x7f9f35f3c440;
T_336 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_336.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_336.1, 8;
T_336.0 ; End of true expr.
    %load/vec4 v0x60000000ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_336.2, 9;
    %load/vec4 v0x60000000ed00_0;
    %jmp/1 T_336.3, 9;
T_336.2 ; End of true expr.
    %load/vec4 v0x60000000eeb0_0;
    %jmp/0 T_336.3, 9;
 ; End of false expr.
    %blend;
T_336.3;
    %jmp/0 T_336.1, 8;
 ; End of false expr.
    %blend;
T_336.1;
    %store/vec4 v0x60000000eeb0_0, 0, 1;
    %jmp T_336;
    .thread T_336;
    .scope S_0x7f9f35f3c720;
T_337 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_337.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_337.1, 8;
T_337.0 ; End of true expr.
    %load/vec4 v0x60000000f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_337.2, 9;
    %load/vec4 v0x60000000f690_0;
    %jmp/1 T_337.3, 9;
T_337.2 ; End of true expr.
    %load/vec4 v0x60000000f840_0;
    %jmp/0 T_337.3, 9;
 ; End of false expr.
    %blend;
T_337.3;
    %jmp/0 T_337.1, 8;
 ; End of false expr.
    %blend;
T_337.1;
    %store/vec4 v0x60000000f840_0, 0, 1;
    %jmp T_337;
    .thread T_337;
    .scope S_0x7f9f35f3ca00;
T_338 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000081b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_338.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_338.1, 8;
T_338.0 ; End of true expr.
    %load/vec4 v0x6000000082d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_338.2, 9;
    %load/vec4 v0x600000008090_0;
    %jmp/1 T_338.3, 9;
T_338.2 ; End of true expr.
    %load/vec4 v0x600000008240_0;
    %jmp/0 T_338.3, 9;
 ; End of false expr.
    %blend;
T_338.3;
    %jmp/0 T_338.1, 8;
 ; End of false expr.
    %blend;
T_338.1;
    %store/vec4 v0x600000008240_0, 0, 1;
    %jmp T_338;
    .thread T_338;
    .scope S_0x7f9f35f3cce0;
T_339 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000004e250_0;
    %flag_set/vec4 8;
    %jmp/0 T_339.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_339.1, 8;
T_339.0 ; End of true expr.
    %load/vec4 v0x600000008a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_339.2, 9;
    %load/vec4 v0x60000004e130_0;
    %jmp/1 T_339.3, 9;
T_339.2 ; End of true expr.
    %load/vec4 v0x600000008990_0;
    %jmp/0 T_339.3, 9;
 ; End of false expr.
    %blend;
T_339.3;
    %jmp/0 T_339.1, 8;
 ; End of false expr.
    %blend;
T_339.1;
    %store/vec4 v0x600000008990_0, 0, 1;
    %jmp T_339;
    .thread T_339;
    .scope S_0x7f9f35f3d1c0;
T_340 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000009290_0;
    %flag_set/vec4 8;
    %jmp/0 T_340.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_340.1, 8;
T_340.0 ; End of true expr.
    %load/vec4 v0x6000000093b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_340.2, 9;
    %load/vec4 v0x600000009170_0;
    %jmp/1 T_340.3, 9;
T_340.2 ; End of true expr.
    %load/vec4 v0x600000009320_0;
    %jmp/0 T_340.3, 9;
 ; End of false expr.
    %blend;
T_340.3;
    %jmp/0 T_340.1, 8;
 ; End of false expr.
    %blend;
T_340.1;
    %store/vec4 v0x600000009320_0, 0, 1;
    %jmp T_340;
    .thread T_340;
    .scope S_0x7f9f35f3d4a0;
T_341 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000009c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_341.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_341.1, 8;
T_341.0 ; End of true expr.
    %load/vec4 v0x600000009d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_341.2, 9;
    %load/vec4 v0x600000009b00_0;
    %jmp/1 T_341.3, 9;
T_341.2 ; End of true expr.
    %load/vec4 v0x600000009cb0_0;
    %jmp/0 T_341.3, 9;
 ; End of false expr.
    %blend;
T_341.3;
    %jmp/0 T_341.1, 8;
 ; End of false expr.
    %blend;
T_341.1;
    %store/vec4 v0x600000009cb0_0, 0, 1;
    %jmp T_341;
    .thread T_341;
    .scope S_0x7f9f35f3d780;
T_342 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000a5b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_342.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_342.1, 8;
T_342.0 ; End of true expr.
    %load/vec4 v0x60000000a6d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_342.2, 9;
    %load/vec4 v0x60000000a490_0;
    %jmp/1 T_342.3, 9;
T_342.2 ; End of true expr.
    %load/vec4 v0x60000000a640_0;
    %jmp/0 T_342.3, 9;
 ; End of false expr.
    %blend;
T_342.3;
    %jmp/0 T_342.1, 8;
 ; End of false expr.
    %blend;
T_342.1;
    %store/vec4 v0x60000000a640_0, 0, 1;
    %jmp T_342;
    .thread T_342;
    .scope S_0x7f9f35f3da60;
T_343 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000af40_0;
    %flag_set/vec4 8;
    %jmp/0 T_343.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_343.1, 8;
T_343.0 ; End of true expr.
    %load/vec4 v0x60000000b060_0;
    %flag_set/vec4 9;
    %jmp/0 T_343.2, 9;
    %load/vec4 v0x60000000ae20_0;
    %jmp/1 T_343.3, 9;
T_343.2 ; End of true expr.
    %load/vec4 v0x60000000afd0_0;
    %jmp/0 T_343.3, 9;
 ; End of false expr.
    %blend;
T_343.3;
    %jmp/0 T_343.1, 8;
 ; End of false expr.
    %blend;
T_343.1;
    %store/vec4 v0x60000000afd0_0, 0, 1;
    %jmp T_343;
    .thread T_343;
    .scope S_0x7f9f35f3dd40;
T_344 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000000b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_344.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_344.1, 8;
T_344.0 ; End of true expr.
    %load/vec4 v0x60000000b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_344.2, 9;
    %load/vec4 v0x60000000b7b0_0;
    %jmp/1 T_344.3, 9;
T_344.2 ; End of true expr.
    %load/vec4 v0x60000000b960_0;
    %jmp/0 T_344.3, 9;
 ; End of false expr.
    %blend;
T_344.3;
    %jmp/0 T_344.1, 8;
 ; End of false expr.
    %blend;
T_344.1;
    %store/vec4 v0x60000000b960_0, 0, 1;
    %jmp T_344;
    .thread T_344;
    .scope S_0x7f9f35f3e020;
T_345 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000342d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_345.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_345.1, 8;
T_345.0 ; End of true expr.
    %load/vec4 v0x6000000343f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_345.2, 9;
    %load/vec4 v0x6000000341b0_0;
    %jmp/1 T_345.3, 9;
T_345.2 ; End of true expr.
    %load/vec4 v0x600000034360_0;
    %jmp/0 T_345.3, 9;
 ; End of false expr.
    %blend;
T_345.3;
    %jmp/0 T_345.1, 8;
 ; End of false expr.
    %blend;
T_345.1;
    %store/vec4 v0x600000034360_0, 0, 1;
    %jmp T_345;
    .thread T_345;
    .scope S_0x7f9f35f3e300;
T_346 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000034c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_346.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_346.1, 8;
T_346.0 ; End of true expr.
    %load/vec4 v0x600000034d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_346.2, 9;
    %load/vec4 v0x600000034b40_0;
    %jmp/1 T_346.3, 9;
T_346.2 ; End of true expr.
    %load/vec4 v0x600000034cf0_0;
    %jmp/0 T_346.3, 9;
 ; End of false expr.
    %blend;
T_346.3;
    %jmp/0 T_346.1, 8;
 ; End of false expr.
    %blend;
T_346.1;
    %store/vec4 v0x600000034cf0_0, 0, 1;
    %jmp T_346;
    .thread T_346;
    .scope S_0x7f9f35f3e9e0;
T_347 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000035a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_347.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_347.1, 8;
T_347.0 ; End of true expr.
    %load/vec4 v0x600000035b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_347.2, 9;
    %load/vec4 v0x600000035950_0;
    %jmp/1 T_347.3, 9;
T_347.2 ; End of true expr.
    %load/vec4 v0x600000035b00_0;
    %jmp/0 T_347.3, 9;
 ; End of false expr.
    %blend;
T_347.3;
    %jmp/0 T_347.1, 8;
 ; End of false expr.
    %blend;
T_347.1;
    %store/vec4 v0x600000035b00_0, 0, 1;
    %jmp T_347;
    .thread T_347;
    .scope S_0x7f9f35f3ecc0;
T_348 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000036400_0;
    %flag_set/vec4 8;
    %jmp/0 T_348.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_348.1, 8;
T_348.0 ; End of true expr.
    %load/vec4 v0x600000036520_0;
    %flag_set/vec4 9;
    %jmp/0 T_348.2, 9;
    %load/vec4 v0x6000000362e0_0;
    %jmp/1 T_348.3, 9;
T_348.2 ; End of true expr.
    %load/vec4 v0x600000036490_0;
    %jmp/0 T_348.3, 9;
 ; End of false expr.
    %blend;
T_348.3;
    %jmp/0 T_348.1, 8;
 ; End of false expr.
    %blend;
T_348.1;
    %store/vec4 v0x600000036490_0, 0, 1;
    %jmp T_348;
    .thread T_348;
    .scope S_0x7f9f35f3efa0;
T_349 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000036d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_349.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_349.1, 8;
T_349.0 ; End of true expr.
    %load/vec4 v0x600000036eb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_349.2, 9;
    %load/vec4 v0x600000036c70_0;
    %jmp/1 T_349.3, 9;
T_349.2 ; End of true expr.
    %load/vec4 v0x600000036e20_0;
    %jmp/0 T_349.3, 9;
 ; End of false expr.
    %blend;
T_349.3;
    %jmp/0 T_349.1, 8;
 ; End of false expr.
    %blend;
T_349.1;
    %store/vec4 v0x600000036e20_0, 0, 1;
    %jmp T_349;
    .thread T_349;
    .scope S_0x7f9f35f3f280;
T_350 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000037720_0;
    %flag_set/vec4 8;
    %jmp/0 T_350.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_350.1, 8;
T_350.0 ; End of true expr.
    %load/vec4 v0x600000037840_0;
    %flag_set/vec4 9;
    %jmp/0 T_350.2, 9;
    %load/vec4 v0x600000037600_0;
    %jmp/1 T_350.3, 9;
T_350.2 ; End of true expr.
    %load/vec4 v0x6000000377b0_0;
    %jmp/0 T_350.3, 9;
 ; End of false expr.
    %blend;
T_350.3;
    %jmp/0 T_350.1, 8;
 ; End of false expr.
    %blend;
T_350.1;
    %store/vec4 v0x6000000377b0_0, 0, 1;
    %jmp T_350;
    .thread T_350;
    .scope S_0x7f9f35f3f560;
T_351 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000030120_0;
    %flag_set/vec4 8;
    %jmp/0 T_351.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_351.1, 8;
T_351.0 ; End of true expr.
    %load/vec4 v0x600000030240_0;
    %flag_set/vec4 9;
    %jmp/0 T_351.2, 9;
    %load/vec4 v0x600000030000_0;
    %jmp/1 T_351.3, 9;
T_351.2 ; End of true expr.
    %load/vec4 v0x6000000301b0_0;
    %jmp/0 T_351.3, 9;
 ; End of false expr.
    %blend;
T_351.3;
    %jmp/0 T_351.1, 8;
 ; End of false expr.
    %blend;
T_351.1;
    %store/vec4 v0x6000000301b0_0, 0, 1;
    %jmp T_351;
    .thread T_351;
    .scope S_0x7f9f35f3f840;
T_352 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000030ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_352.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_352.1, 8;
T_352.0 ; End of true expr.
    %load/vec4 v0x600000030bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_352.2, 9;
    %load/vec4 v0x600000030990_0;
    %jmp/1 T_352.3, 9;
T_352.2 ; End of true expr.
    %load/vec4 v0x600000030b40_0;
    %jmp/0 T_352.3, 9;
 ; End of false expr.
    %blend;
T_352.3;
    %jmp/0 T_352.1, 8;
 ; End of false expr.
    %blend;
T_352.1;
    %store/vec4 v0x600000030b40_0, 0, 1;
    %jmp T_352;
    .thread T_352;
    .scope S_0x7f9f35f3fb20;
T_353 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000031440_0;
    %flag_set/vec4 8;
    %jmp/0 T_353.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_353.1, 8;
T_353.0 ; End of true expr.
    %load/vec4 v0x600000031560_0;
    %flag_set/vec4 9;
    %jmp/0 T_353.2, 9;
    %load/vec4 v0x600000031320_0;
    %jmp/1 T_353.3, 9;
T_353.2 ; End of true expr.
    %load/vec4 v0x6000000314d0_0;
    %jmp/0 T_353.3, 9;
 ; End of false expr.
    %blend;
T_353.3;
    %jmp/0 T_353.1, 8;
 ; End of false expr.
    %blend;
T_353.1;
    %store/vec4 v0x6000000314d0_0, 0, 1;
    %jmp T_353;
    .thread T_353;
    .scope S_0x7f9f35f3fe00;
T_354 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000031dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_354.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_354.1, 8;
T_354.0 ; End of true expr.
    %load/vec4 v0x600000031ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_354.2, 9;
    %load/vec4 v0x600000031cb0_0;
    %jmp/1 T_354.3, 9;
T_354.2 ; End of true expr.
    %load/vec4 v0x600000031e60_0;
    %jmp/0 T_354.3, 9;
 ; End of false expr.
    %blend;
T_354.3;
    %jmp/0 T_354.1, 8;
 ; End of false expr.
    %blend;
T_354.1;
    %store/vec4 v0x600000031e60_0, 0, 1;
    %jmp T_354;
    .thread T_354;
    .scope S_0x7f9f35f400e0;
T_355 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000032760_0;
    %flag_set/vec4 8;
    %jmp/0 T_355.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_355.1, 8;
T_355.0 ; End of true expr.
    %load/vec4 v0x600000032880_0;
    %flag_set/vec4 9;
    %jmp/0 T_355.2, 9;
    %load/vec4 v0x600000032640_0;
    %jmp/1 T_355.3, 9;
T_355.2 ; End of true expr.
    %load/vec4 v0x6000000327f0_0;
    %jmp/0 T_355.3, 9;
 ; End of false expr.
    %blend;
T_355.3;
    %jmp/0 T_355.1, 8;
 ; End of false expr.
    %blend;
T_355.1;
    %store/vec4 v0x6000000327f0_0, 0, 1;
    %jmp T_355;
    .thread T_355;
    .scope S_0x7f9f35f405c0;
T_356 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000330f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_356.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_356.1, 8;
T_356.0 ; End of true expr.
    %load/vec4 v0x600000033210_0;
    %flag_set/vec4 9;
    %jmp/0 T_356.2, 9;
    %load/vec4 v0x600000032fd0_0;
    %jmp/1 T_356.3, 9;
T_356.2 ; End of true expr.
    %load/vec4 v0x600000033180_0;
    %jmp/0 T_356.3, 9;
 ; End of false expr.
    %blend;
T_356.3;
    %jmp/0 T_356.1, 8;
 ; End of false expr.
    %blend;
T_356.1;
    %store/vec4 v0x600000033180_0, 0, 1;
    %jmp T_356;
    .thread T_356;
    .scope S_0x7f9f35f408a0;
T_357 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000033a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_357.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_357.1, 8;
T_357.0 ; End of true expr.
    %load/vec4 v0x600000033ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_357.2, 9;
    %load/vec4 v0x600000033960_0;
    %jmp/1 T_357.3, 9;
T_357.2 ; End of true expr.
    %load/vec4 v0x600000033b10_0;
    %jmp/0 T_357.3, 9;
 ; End of false expr.
    %blend;
T_357.3;
    %jmp/0 T_357.1, 8;
 ; End of false expr.
    %blend;
T_357.1;
    %store/vec4 v0x600000033b10_0, 0, 1;
    %jmp T_357;
    .thread T_357;
    .scope S_0x7f9f35f40b80;
T_358 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003c480_0;
    %flag_set/vec4 8;
    %jmp/0 T_358.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_358.1, 8;
T_358.0 ; End of true expr.
    %load/vec4 v0x60000003c5a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_358.2, 9;
    %load/vec4 v0x60000003c360_0;
    %jmp/1 T_358.3, 9;
T_358.2 ; End of true expr.
    %load/vec4 v0x60000003c510_0;
    %jmp/0 T_358.3, 9;
 ; End of false expr.
    %blend;
T_358.3;
    %jmp/0 T_358.1, 8;
 ; End of false expr.
    %blend;
T_358.1;
    %store/vec4 v0x60000003c510_0, 0, 1;
    %jmp T_358;
    .thread T_358;
    .scope S_0x7f9f35f40e60;
T_359 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003ce10_0;
    %flag_set/vec4 8;
    %jmp/0 T_359.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_359.1, 8;
T_359.0 ; End of true expr.
    %load/vec4 v0x60000003cf30_0;
    %flag_set/vec4 9;
    %jmp/0 T_359.2, 9;
    %load/vec4 v0x60000003ccf0_0;
    %jmp/1 T_359.3, 9;
T_359.2 ; End of true expr.
    %load/vec4 v0x60000003cea0_0;
    %jmp/0 T_359.3, 9;
 ; End of false expr.
    %blend;
T_359.3;
    %jmp/0 T_359.1, 8;
 ; End of false expr.
    %blend;
T_359.1;
    %store/vec4 v0x60000003cea0_0, 0, 1;
    %jmp T_359;
    .thread T_359;
    .scope S_0x7f9f35f41140;
T_360 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_360.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_360.1, 8;
T_360.0 ; End of true expr.
    %load/vec4 v0x60000003d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_360.2, 9;
    %load/vec4 v0x60000003d680_0;
    %jmp/1 T_360.3, 9;
T_360.2 ; End of true expr.
    %load/vec4 v0x60000003d830_0;
    %jmp/0 T_360.3, 9;
 ; End of false expr.
    %blend;
T_360.3;
    %jmp/0 T_360.1, 8;
 ; End of false expr.
    %blend;
T_360.1;
    %store/vec4 v0x60000003d830_0, 0, 1;
    %jmp T_360;
    .thread T_360;
    .scope S_0x7f9f35f41420;
T_361 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003e130_0;
    %flag_set/vec4 8;
    %jmp/0 T_361.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_361.1, 8;
T_361.0 ; End of true expr.
    %load/vec4 v0x60000003e250_0;
    %flag_set/vec4 9;
    %jmp/0 T_361.2, 9;
    %load/vec4 v0x60000003e010_0;
    %jmp/1 T_361.3, 9;
T_361.2 ; End of true expr.
    %load/vec4 v0x60000003e1c0_0;
    %jmp/0 T_361.3, 9;
 ; End of false expr.
    %blend;
T_361.3;
    %jmp/0 T_361.1, 8;
 ; End of false expr.
    %blend;
T_361.1;
    %store/vec4 v0x60000003e1c0_0, 0, 1;
    %jmp T_361;
    .thread T_361;
    .scope S_0x7f9f35f41700;
T_362 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003eac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_362.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_362.1, 8;
T_362.0 ; End of true expr.
    %load/vec4 v0x60000003ebe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_362.2, 9;
    %load/vec4 v0x60000003e9a0_0;
    %jmp/1 T_362.3, 9;
T_362.2 ; End of true expr.
    %load/vec4 v0x60000003eb50_0;
    %jmp/0 T_362.3, 9;
 ; End of false expr.
    %blend;
T_362.3;
    %jmp/0 T_362.1, 8;
 ; End of false expr.
    %blend;
T_362.1;
    %store/vec4 v0x60000003eb50_0, 0, 1;
    %jmp T_362;
    .thread T_362;
    .scope S_0x7f9f35f41de0;
T_363 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003f8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_363.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_363.1, 8;
T_363.0 ; End of true expr.
    %load/vec4 v0x60000003f9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_363.2, 9;
    %load/vec4 v0x60000003f7b0_0;
    %jmp/1 T_363.3, 9;
T_363.2 ; End of true expr.
    %load/vec4 v0x60000003f960_0;
    %jmp/0 T_363.3, 9;
 ; End of false expr.
    %blend;
T_363.3;
    %jmp/0 T_363.1, 8;
 ; End of false expr.
    %blend;
T_363.1;
    %store/vec4 v0x60000003f960_0, 0, 1;
    %jmp T_363;
    .thread T_363;
    .scope S_0x7f9f35f420c0;
T_364 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000382d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_364.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_364.1, 8;
T_364.0 ; End of true expr.
    %load/vec4 v0x6000000383f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_364.2, 9;
    %load/vec4 v0x6000000381b0_0;
    %jmp/1 T_364.3, 9;
T_364.2 ; End of true expr.
    %load/vec4 v0x600000038360_0;
    %jmp/0 T_364.3, 9;
 ; End of false expr.
    %blend;
T_364.3;
    %jmp/0 T_364.1, 8;
 ; End of false expr.
    %blend;
T_364.1;
    %store/vec4 v0x600000038360_0, 0, 1;
    %jmp T_364;
    .thread T_364;
    .scope S_0x7f9f35f423a0;
T_365 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000038c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_365.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_365.1, 8;
T_365.0 ; End of true expr.
    %load/vec4 v0x600000038d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_365.2, 9;
    %load/vec4 v0x600000038b40_0;
    %jmp/1 T_365.3, 9;
T_365.2 ; End of true expr.
    %load/vec4 v0x600000038cf0_0;
    %jmp/0 T_365.3, 9;
 ; End of false expr.
    %blend;
T_365.3;
    %jmp/0 T_365.1, 8;
 ; End of false expr.
    %blend;
T_365.1;
    %store/vec4 v0x600000038cf0_0, 0, 1;
    %jmp T_365;
    .thread T_365;
    .scope S_0x7f9f35f42680;
T_366 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000395f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_366.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_366.1, 8;
T_366.0 ; End of true expr.
    %load/vec4 v0x600000039710_0;
    %flag_set/vec4 9;
    %jmp/0 T_366.2, 9;
    %load/vec4 v0x6000000394d0_0;
    %jmp/1 T_366.3, 9;
T_366.2 ; End of true expr.
    %load/vec4 v0x600000039680_0;
    %jmp/0 T_366.3, 9;
 ; End of false expr.
    %blend;
T_366.3;
    %jmp/0 T_366.1, 8;
 ; End of false expr.
    %blend;
T_366.1;
    %store/vec4 v0x600000039680_0, 0, 1;
    %jmp T_366;
    .thread T_366;
    .scope S_0x7f9f35f42960;
T_367 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000039f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_367.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_367.1, 8;
T_367.0 ; End of true expr.
    %load/vec4 v0x60000003a0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_367.2, 9;
    %load/vec4 v0x600000039e60_0;
    %jmp/1 T_367.3, 9;
T_367.2 ; End of true expr.
    %load/vec4 v0x60000003a010_0;
    %jmp/0 T_367.3, 9;
 ; End of false expr.
    %blend;
T_367.3;
    %jmp/0 T_367.1, 8;
 ; End of false expr.
    %blend;
T_367.1;
    %store/vec4 v0x60000003a010_0, 0, 1;
    %jmp T_367;
    .thread T_367;
    .scope S_0x7f9f35f42c40;
T_368 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003a910_0;
    %flag_set/vec4 8;
    %jmp/0 T_368.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_368.1, 8;
T_368.0 ; End of true expr.
    %load/vec4 v0x60000003aa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_368.2, 9;
    %load/vec4 v0x60000003a7f0_0;
    %jmp/1 T_368.3, 9;
T_368.2 ; End of true expr.
    %load/vec4 v0x60000003a9a0_0;
    %jmp/0 T_368.3, 9;
 ; End of false expr.
    %blend;
T_368.3;
    %jmp/0 T_368.1, 8;
 ; End of false expr.
    %blend;
T_368.1;
    %store/vec4 v0x60000003a9a0_0, 0, 1;
    %jmp T_368;
    .thread T_368;
    .scope S_0x7f9f35f42f20;
T_369 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003b2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_369.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_369.1, 8;
T_369.0 ; End of true expr.
    %load/vec4 v0x60000003b3c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_369.2, 9;
    %load/vec4 v0x60000003b180_0;
    %jmp/1 T_369.3, 9;
T_369.2 ; End of true expr.
    %load/vec4 v0x60000003b330_0;
    %jmp/0 T_369.3, 9;
 ; End of false expr.
    %blend;
T_369.3;
    %jmp/0 T_369.1, 8;
 ; End of false expr.
    %blend;
T_369.1;
    %store/vec4 v0x60000003b330_0, 0, 1;
    %jmp T_369;
    .thread T_369;
    .scope S_0x7f9f35f43200;
T_370 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000003bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_370.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_370.1, 8;
T_370.0 ; End of true expr.
    %load/vec4 v0x60000003bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_370.2, 9;
    %load/vec4 v0x60000003bb10_0;
    %jmp/1 T_370.3, 9;
T_370.2 ; End of true expr.
    %load/vec4 v0x60000003bcc0_0;
    %jmp/0 T_370.3, 9;
 ; End of false expr.
    %blend;
T_370.3;
    %jmp/0 T_370.1, 8;
 ; End of false expr.
    %blend;
T_370.1;
    %store/vec4 v0x60000003bcc0_0, 0, 1;
    %jmp T_370;
    .thread T_370;
    .scope S_0x7f9f35f434e0;
T_371 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000024630_0;
    %flag_set/vec4 8;
    %jmp/0 T_371.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_371.1, 8;
T_371.0 ; End of true expr.
    %load/vec4 v0x600000024750_0;
    %flag_set/vec4 9;
    %jmp/0 T_371.2, 9;
    %load/vec4 v0x600000024510_0;
    %jmp/1 T_371.3, 9;
T_371.2 ; End of true expr.
    %load/vec4 v0x6000000246c0_0;
    %jmp/0 T_371.3, 9;
 ; End of false expr.
    %blend;
T_371.3;
    %jmp/0 T_371.1, 8;
 ; End of false expr.
    %blend;
T_371.1;
    %store/vec4 v0x6000000246c0_0, 0, 1;
    %jmp T_371;
    .thread T_371;
    .scope S_0x7f9f35f439c0;
T_372 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000024fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_372.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_372.1, 8;
T_372.0 ; End of true expr.
    %load/vec4 v0x6000000250e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_372.2, 9;
    %load/vec4 v0x600000024ea0_0;
    %jmp/1 T_372.3, 9;
T_372.2 ; End of true expr.
    %load/vec4 v0x600000025050_0;
    %jmp/0 T_372.3, 9;
 ; End of false expr.
    %blend;
T_372.3;
    %jmp/0 T_372.1, 8;
 ; End of false expr.
    %blend;
T_372.1;
    %store/vec4 v0x600000025050_0, 0, 1;
    %jmp T_372;
    .thread T_372;
    .scope S_0x7f9f35f43ca0;
T_373 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000025950_0;
    %flag_set/vec4 8;
    %jmp/0 T_373.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_373.1, 8;
T_373.0 ; End of true expr.
    %load/vec4 v0x600000025a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_373.2, 9;
    %load/vec4 v0x600000025830_0;
    %jmp/1 T_373.3, 9;
T_373.2 ; End of true expr.
    %load/vec4 v0x6000000259e0_0;
    %jmp/0 T_373.3, 9;
 ; End of false expr.
    %blend;
T_373.3;
    %jmp/0 T_373.1, 8;
 ; End of false expr.
    %blend;
T_373.1;
    %store/vec4 v0x6000000259e0_0, 0, 1;
    %jmp T_373;
    .thread T_373;
    .scope S_0x7f9f35f43f80;
T_374 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000262e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_374.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_374.1, 8;
T_374.0 ; End of true expr.
    %load/vec4 v0x600000026400_0;
    %flag_set/vec4 9;
    %jmp/0 T_374.2, 9;
    %load/vec4 v0x6000000261c0_0;
    %jmp/1 T_374.3, 9;
T_374.2 ; End of true expr.
    %load/vec4 v0x600000026370_0;
    %jmp/0 T_374.3, 9;
 ; End of false expr.
    %blend;
T_374.3;
    %jmp/0 T_374.1, 8;
 ; End of false expr.
    %blend;
T_374.1;
    %store/vec4 v0x600000026370_0, 0, 1;
    %jmp T_374;
    .thread T_374;
    .scope S_0x7f9f35f44260;
T_375 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000026c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_375.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_375.1, 8;
T_375.0 ; End of true expr.
    %load/vec4 v0x600000026d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_375.2, 9;
    %load/vec4 v0x600000026b50_0;
    %jmp/1 T_375.3, 9;
T_375.2 ; End of true expr.
    %load/vec4 v0x600000026d00_0;
    %jmp/0 T_375.3, 9;
 ; End of false expr.
    %blend;
T_375.3;
    %jmp/0 T_375.1, 8;
 ; End of false expr.
    %blend;
T_375.1;
    %store/vec4 v0x600000026d00_0, 0, 1;
    %jmp T_375;
    .thread T_375;
    .scope S_0x7f9f35f44540;
T_376 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000027600_0;
    %flag_set/vec4 8;
    %jmp/0 T_376.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_376.1, 8;
T_376.0 ; End of true expr.
    %load/vec4 v0x600000027720_0;
    %flag_set/vec4 9;
    %jmp/0 T_376.2, 9;
    %load/vec4 v0x6000000274e0_0;
    %jmp/1 T_376.3, 9;
T_376.2 ; End of true expr.
    %load/vec4 v0x600000027690_0;
    %jmp/0 T_376.3, 9;
 ; End of false expr.
    %blend;
T_376.3;
    %jmp/0 T_376.1, 8;
 ; End of false expr.
    %blend;
T_376.1;
    %store/vec4 v0x600000027690_0, 0, 1;
    %jmp T_376;
    .thread T_376;
    .scope S_0x7f9f35f44820;
T_377 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000020000_0;
    %flag_set/vec4 8;
    %jmp/0 T_377.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_377.1, 8;
T_377.0 ; End of true expr.
    %load/vec4 v0x600000020120_0;
    %flag_set/vec4 9;
    %jmp/0 T_377.2, 9;
    %load/vec4 v0x600000027e70_0;
    %jmp/1 T_377.3, 9;
T_377.2 ; End of true expr.
    %load/vec4 v0x600000020090_0;
    %jmp/0 T_377.3, 9;
 ; End of false expr.
    %blend;
T_377.3;
    %jmp/0 T_377.1, 8;
 ; End of false expr.
    %blend;
T_377.1;
    %store/vec4 v0x600000020090_0, 0, 1;
    %jmp T_377;
    .thread T_377;
    .scope S_0x7f9f35f44b00;
T_378 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000020990_0;
    %flag_set/vec4 8;
    %jmp/0 T_378.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_378.1, 8;
T_378.0 ; End of true expr.
    %load/vec4 v0x600000020ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_378.2, 9;
    %load/vec4 v0x600000020870_0;
    %jmp/1 T_378.3, 9;
T_378.2 ; End of true expr.
    %load/vec4 v0x600000020a20_0;
    %jmp/0 T_378.3, 9;
 ; End of false expr.
    %blend;
T_378.3;
    %jmp/0 T_378.1, 8;
 ; End of false expr.
    %blend;
T_378.1;
    %store/vec4 v0x600000020a20_0, 0, 1;
    %jmp T_378;
    .thread T_378;
    .scope S_0x7f9f35f451e0;
T_379 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000217a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_379.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_379.1, 8;
T_379.0 ; End of true expr.
    %load/vec4 v0x6000000218c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_379.2, 9;
    %load/vec4 v0x600000021680_0;
    %jmp/1 T_379.3, 9;
T_379.2 ; End of true expr.
    %load/vec4 v0x600000021830_0;
    %jmp/0 T_379.3, 9;
 ; End of false expr.
    %blend;
T_379.3;
    %jmp/0 T_379.1, 8;
 ; End of false expr.
    %blend;
T_379.1;
    %store/vec4 v0x600000021830_0, 0, 1;
    %jmp T_379;
    .thread T_379;
    .scope S_0x7f9f35f454c0;
T_380 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000022130_0;
    %flag_set/vec4 8;
    %jmp/0 T_380.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_380.1, 8;
T_380.0 ; End of true expr.
    %load/vec4 v0x600000022250_0;
    %flag_set/vec4 9;
    %jmp/0 T_380.2, 9;
    %load/vec4 v0x600000022010_0;
    %jmp/1 T_380.3, 9;
T_380.2 ; End of true expr.
    %load/vec4 v0x6000000221c0_0;
    %jmp/0 T_380.3, 9;
 ; End of false expr.
    %blend;
T_380.3;
    %jmp/0 T_380.1, 8;
 ; End of false expr.
    %blend;
T_380.1;
    %store/vec4 v0x6000000221c0_0, 0, 1;
    %jmp T_380;
    .thread T_380;
    .scope S_0x7f9f35f457a0;
T_381 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000022ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_381.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_381.1, 8;
T_381.0 ; End of true expr.
    %load/vec4 v0x600000022be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_381.2, 9;
    %load/vec4 v0x6000000229a0_0;
    %jmp/1 T_381.3, 9;
T_381.2 ; End of true expr.
    %load/vec4 v0x600000022b50_0;
    %jmp/0 T_381.3, 9;
 ; End of false expr.
    %blend;
T_381.3;
    %jmp/0 T_381.1, 8;
 ; End of false expr.
    %blend;
T_381.1;
    %store/vec4 v0x600000022b50_0, 0, 1;
    %jmp T_381;
    .thread T_381;
    .scope S_0x7f9f35f45a80;
T_382 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000023450_0;
    %flag_set/vec4 8;
    %jmp/0 T_382.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_382.1, 8;
T_382.0 ; End of true expr.
    %load/vec4 v0x600000023570_0;
    %flag_set/vec4 9;
    %jmp/0 T_382.2, 9;
    %load/vec4 v0x600000023330_0;
    %jmp/1 T_382.3, 9;
T_382.2 ; End of true expr.
    %load/vec4 v0x6000000234e0_0;
    %jmp/0 T_382.3, 9;
 ; End of false expr.
    %blend;
T_382.3;
    %jmp/0 T_382.1, 8;
 ; End of false expr.
    %blend;
T_382.1;
    %store/vec4 v0x6000000234e0_0, 0, 1;
    %jmp T_382;
    .thread T_382;
    .scope S_0x7f9f35f45d60;
T_383 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000023de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_383.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_383.1, 8;
T_383.0 ; End of true expr.
    %load/vec4 v0x600000023f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_383.2, 9;
    %load/vec4 v0x600000023cc0_0;
    %jmp/1 T_383.3, 9;
T_383.2 ; End of true expr.
    %load/vec4 v0x600000023e70_0;
    %jmp/0 T_383.3, 9;
 ; End of false expr.
    %blend;
T_383.3;
    %jmp/0 T_383.1, 8;
 ; End of false expr.
    %blend;
T_383.1;
    %store/vec4 v0x600000023e70_0, 0, 1;
    %jmp T_383;
    .thread T_383;
    .scope S_0x7f9f35f46040;
T_384 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002c7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_384.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_384.1, 8;
T_384.0 ; End of true expr.
    %load/vec4 v0x60000002c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_384.2, 9;
    %load/vec4 v0x60000002c6c0_0;
    %jmp/1 T_384.3, 9;
T_384.2 ; End of true expr.
    %load/vec4 v0x60000002c870_0;
    %jmp/0 T_384.3, 9;
 ; End of false expr.
    %blend;
T_384.3;
    %jmp/0 T_384.1, 8;
 ; End of false expr.
    %blend;
T_384.1;
    %store/vec4 v0x60000002c870_0, 0, 1;
    %jmp T_384;
    .thread T_384;
    .scope S_0x7f9f35f46320;
T_385 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002d170_0;
    %flag_set/vec4 8;
    %jmp/0 T_385.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_385.1, 8;
T_385.0 ; End of true expr.
    %load/vec4 v0x60000002d290_0;
    %flag_set/vec4 9;
    %jmp/0 T_385.2, 9;
    %load/vec4 v0x60000002d050_0;
    %jmp/1 T_385.3, 9;
T_385.2 ; End of true expr.
    %load/vec4 v0x60000002d200_0;
    %jmp/0 T_385.3, 9;
 ; End of false expr.
    %blend;
T_385.3;
    %jmp/0 T_385.1, 8;
 ; End of false expr.
    %blend;
T_385.1;
    %store/vec4 v0x60000002d200_0, 0, 1;
    %jmp T_385;
    .thread T_385;
    .scope S_0x7f9f35f46600;
T_386 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002db00_0;
    %flag_set/vec4 8;
    %jmp/0 T_386.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_386.1, 8;
T_386.0 ; End of true expr.
    %load/vec4 v0x60000002dc20_0;
    %flag_set/vec4 9;
    %jmp/0 T_386.2, 9;
    %load/vec4 v0x60000002d9e0_0;
    %jmp/1 T_386.3, 9;
T_386.2 ; End of true expr.
    %load/vec4 v0x60000002db90_0;
    %jmp/0 T_386.3, 9;
 ; End of false expr.
    %blend;
T_386.3;
    %jmp/0 T_386.1, 8;
 ; End of false expr.
    %blend;
T_386.1;
    %store/vec4 v0x60000002db90_0, 0, 1;
    %jmp T_386;
    .thread T_386;
    .scope S_0x7f9f35f468e0;
T_387 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002e490_0;
    %flag_set/vec4 8;
    %jmp/0 T_387.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_387.1, 8;
T_387.0 ; End of true expr.
    %load/vec4 v0x60000002e5b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_387.2, 9;
    %load/vec4 v0x60000002e370_0;
    %jmp/1 T_387.3, 9;
T_387.2 ; End of true expr.
    %load/vec4 v0x60000002e520_0;
    %jmp/0 T_387.3, 9;
 ; End of false expr.
    %blend;
T_387.3;
    %jmp/0 T_387.1, 8;
 ; End of false expr.
    %blend;
T_387.1;
    %store/vec4 v0x60000002e520_0, 0, 1;
    %jmp T_387;
    .thread T_387;
    .scope S_0x7f9f35f46dc0;
T_388 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_388.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_388.1, 8;
T_388.0 ; End of true expr.
    %load/vec4 v0x60000002ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_388.2, 9;
    %load/vec4 v0x60000002ed00_0;
    %jmp/1 T_388.3, 9;
T_388.2 ; End of true expr.
    %load/vec4 v0x60000002eeb0_0;
    %jmp/0 T_388.3, 9;
 ; End of false expr.
    %blend;
T_388.3;
    %jmp/0 T_388.1, 8;
 ; End of false expr.
    %blend;
T_388.1;
    %store/vec4 v0x60000002eeb0_0, 0, 1;
    %jmp T_388;
    .thread T_388;
    .scope S_0x7f9f35f470a0;
T_389 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002f7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_389.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_389.1, 8;
T_389.0 ; End of true expr.
    %load/vec4 v0x60000002f8d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_389.2, 9;
    %load/vec4 v0x60000002f690_0;
    %jmp/1 T_389.3, 9;
T_389.2 ; End of true expr.
    %load/vec4 v0x60000002f840_0;
    %jmp/0 T_389.3, 9;
 ; End of false expr.
    %blend;
T_389.3;
    %jmp/0 T_389.1, 8;
 ; End of false expr.
    %blend;
T_389.1;
    %store/vec4 v0x60000002f840_0, 0, 1;
    %jmp T_389;
    .thread T_389;
    .scope S_0x7f9f35f47380;
T_390 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000281b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_390.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_390.1, 8;
T_390.0 ; End of true expr.
    %load/vec4 v0x6000000282d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_390.2, 9;
    %load/vec4 v0x600000028090_0;
    %jmp/1 T_390.3, 9;
T_390.2 ; End of true expr.
    %load/vec4 v0x600000028240_0;
    %jmp/0 T_390.3, 9;
 ; End of false expr.
    %blend;
T_390.3;
    %jmp/0 T_390.1, 8;
 ; End of false expr.
    %blend;
T_390.1;
    %store/vec4 v0x600000028240_0, 0, 1;
    %jmp T_390;
    .thread T_390;
    .scope S_0x7f9f35f47660;
T_391 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000028b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_391.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_391.1, 8;
T_391.0 ; End of true expr.
    %load/vec4 v0x600000028c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_391.2, 9;
    %load/vec4 v0x600000028a20_0;
    %jmp/1 T_391.3, 9;
T_391.2 ; End of true expr.
    %load/vec4 v0x600000028bd0_0;
    %jmp/0 T_391.3, 9;
 ; End of false expr.
    %blend;
T_391.3;
    %jmp/0 T_391.1, 8;
 ; End of false expr.
    %blend;
T_391.1;
    %store/vec4 v0x600000028bd0_0, 0, 1;
    %jmp T_391;
    .thread T_391;
    .scope S_0x7f9f35f47940;
T_392 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000294d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_392.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_392.1, 8;
T_392.0 ; End of true expr.
    %load/vec4 v0x6000000295f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_392.2, 9;
    %load/vec4 v0x6000000293b0_0;
    %jmp/1 T_392.3, 9;
T_392.2 ; End of true expr.
    %load/vec4 v0x600000029560_0;
    %jmp/0 T_392.3, 9;
 ; End of false expr.
    %blend;
T_392.3;
    %jmp/0 T_392.1, 8;
 ; End of false expr.
    %blend;
T_392.1;
    %store/vec4 v0x600000029560_0, 0, 1;
    %jmp T_392;
    .thread T_392;
    .scope S_0x7f9f35f47c20;
T_393 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000029e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_393.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_393.1, 8;
T_393.0 ; End of true expr.
    %load/vec4 v0x600000029f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_393.2, 9;
    %load/vec4 v0x600000029d40_0;
    %jmp/1 T_393.3, 9;
T_393.2 ; End of true expr.
    %load/vec4 v0x600000029ef0_0;
    %jmp/0 T_393.3, 9;
 ; End of false expr.
    %blend;
T_393.3;
    %jmp/0 T_393.1, 8;
 ; End of false expr.
    %blend;
T_393.1;
    %store/vec4 v0x600000029ef0_0, 0, 1;
    %jmp T_393;
    .thread T_393;
    .scope S_0x7f9f35f47f00;
T_394 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002a7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_394.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_394.1, 8;
T_394.0 ; End of true expr.
    %load/vec4 v0x60000002a910_0;
    %flag_set/vec4 9;
    %jmp/0 T_394.2, 9;
    %load/vec4 v0x60000002a6d0_0;
    %jmp/1 T_394.3, 9;
T_394.2 ; End of true expr.
    %load/vec4 v0x60000002a880_0;
    %jmp/0 T_394.3, 9;
 ; End of false expr.
    %blend;
T_394.3;
    %jmp/0 T_394.1, 8;
 ; End of false expr.
    %blend;
T_394.1;
    %store/vec4 v0x60000002a880_0, 0, 1;
    %jmp T_394;
    .thread T_394;
    .scope S_0x7f9f35f485e0;
T_395 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000002b600_0;
    %flag_set/vec4 8;
    %jmp/0 T_395.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_395.1, 8;
T_395.0 ; End of true expr.
    %load/vec4 v0x60000002b720_0;
    %flag_set/vec4 9;
    %jmp/0 T_395.2, 9;
    %load/vec4 v0x60000002b4e0_0;
    %jmp/1 T_395.3, 9;
T_395.2 ; End of true expr.
    %load/vec4 v0x60000002b690_0;
    %jmp/0 T_395.3, 9;
 ; End of false expr.
    %blend;
T_395.3;
    %jmp/0 T_395.1, 8;
 ; End of false expr.
    %blend;
T_395.1;
    %store/vec4 v0x60000002b690_0, 0, 1;
    %jmp T_395;
    .thread T_395;
    .scope S_0x7f9f35f488c0;
T_396 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d4000_0;
    %flag_set/vec4 8;
    %jmp/0 T_396.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_396.1, 8;
T_396.0 ; End of true expr.
    %load/vec4 v0x6000000d4120_0;
    %flag_set/vec4 9;
    %jmp/0 T_396.2, 9;
    %load/vec4 v0x60000002be70_0;
    %jmp/1 T_396.3, 9;
T_396.2 ; End of true expr.
    %load/vec4 v0x6000000d4090_0;
    %jmp/0 T_396.3, 9;
 ; End of false expr.
    %blend;
T_396.3;
    %jmp/0 T_396.1, 8;
 ; End of false expr.
    %blend;
T_396.1;
    %store/vec4 v0x6000000d4090_0, 0, 1;
    %jmp T_396;
    .thread T_396;
    .scope S_0x7f9f35f48ba0;
T_397 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d4990_0;
    %flag_set/vec4 8;
    %jmp/0 T_397.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_397.1, 8;
T_397.0 ; End of true expr.
    %load/vec4 v0x6000000d4ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_397.2, 9;
    %load/vec4 v0x6000000d4870_0;
    %jmp/1 T_397.3, 9;
T_397.2 ; End of true expr.
    %load/vec4 v0x6000000d4a20_0;
    %jmp/0 T_397.3, 9;
 ; End of false expr.
    %blend;
T_397.3;
    %jmp/0 T_397.1, 8;
 ; End of false expr.
    %blend;
T_397.1;
    %store/vec4 v0x6000000d4a20_0, 0, 1;
    %jmp T_397;
    .thread T_397;
    .scope S_0x7f9f35f48e80;
T_398 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d5320_0;
    %flag_set/vec4 8;
    %jmp/0 T_398.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_398.1, 8;
T_398.0 ; End of true expr.
    %load/vec4 v0x6000000d5440_0;
    %flag_set/vec4 9;
    %jmp/0 T_398.2, 9;
    %load/vec4 v0x6000000d5200_0;
    %jmp/1 T_398.3, 9;
T_398.2 ; End of true expr.
    %load/vec4 v0x6000000d53b0_0;
    %jmp/0 T_398.3, 9;
 ; End of false expr.
    %blend;
T_398.3;
    %jmp/0 T_398.1, 8;
 ; End of false expr.
    %blend;
T_398.1;
    %store/vec4 v0x6000000d53b0_0, 0, 1;
    %jmp T_398;
    .thread T_398;
    .scope S_0x7f9f35f49160;
T_399 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d5cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_399.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_399.1, 8;
T_399.0 ; End of true expr.
    %load/vec4 v0x6000000d5dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_399.2, 9;
    %load/vec4 v0x6000000d5b90_0;
    %jmp/1 T_399.3, 9;
T_399.2 ; End of true expr.
    %load/vec4 v0x6000000d5d40_0;
    %jmp/0 T_399.3, 9;
 ; End of false expr.
    %blend;
T_399.3;
    %jmp/0 T_399.1, 8;
 ; End of false expr.
    %blend;
T_399.1;
    %store/vec4 v0x6000000d5d40_0, 0, 1;
    %jmp T_399;
    .thread T_399;
    .scope S_0x7f9f35f49440;
T_400 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d6640_0;
    %flag_set/vec4 8;
    %jmp/0 T_400.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_400.1, 8;
T_400.0 ; End of true expr.
    %load/vec4 v0x6000000d6760_0;
    %flag_set/vec4 9;
    %jmp/0 T_400.2, 9;
    %load/vec4 v0x6000000d6520_0;
    %jmp/1 T_400.3, 9;
T_400.2 ; End of true expr.
    %load/vec4 v0x6000000d66d0_0;
    %jmp/0 T_400.3, 9;
 ; End of false expr.
    %blend;
T_400.3;
    %jmp/0 T_400.1, 8;
 ; End of false expr.
    %blend;
T_400.1;
    %store/vec4 v0x6000000d66d0_0, 0, 1;
    %jmp T_400;
    .thread T_400;
    .scope S_0x7f9f35f49720;
T_401 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d6fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_401.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_401.1, 8;
T_401.0 ; End of true expr.
    %load/vec4 v0x6000000d70f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_401.2, 9;
    %load/vec4 v0x6000000d6eb0_0;
    %jmp/1 T_401.3, 9;
T_401.2 ; End of true expr.
    %load/vec4 v0x6000000d7060_0;
    %jmp/0 T_401.3, 9;
 ; End of false expr.
    %blend;
T_401.3;
    %jmp/0 T_401.1, 8;
 ; End of false expr.
    %blend;
T_401.1;
    %store/vec4 v0x6000000d7060_0, 0, 1;
    %jmp T_401;
    .thread T_401;
    .scope S_0x7f9f35f49a00;
T_402 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d7960_0;
    %flag_set/vec4 8;
    %jmp/0 T_402.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_402.1, 8;
T_402.0 ; End of true expr.
    %load/vec4 v0x6000000d7a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_402.2, 9;
    %load/vec4 v0x6000000d7840_0;
    %jmp/1 T_402.3, 9;
T_402.2 ; End of true expr.
    %load/vec4 v0x6000000d79f0_0;
    %jmp/0 T_402.3, 9;
 ; End of false expr.
    %blend;
T_402.3;
    %jmp/0 T_402.1, 8;
 ; End of false expr.
    %blend;
T_402.1;
    %store/vec4 v0x6000000d79f0_0, 0, 1;
    %jmp T_402;
    .thread T_402;
    .scope S_0x7f9f35f49ce0;
T_403 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d0360_0;
    %flag_set/vec4 8;
    %jmp/0 T_403.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_403.1, 8;
T_403.0 ; End of true expr.
    %load/vec4 v0x6000000d0480_0;
    %flag_set/vec4 9;
    %jmp/0 T_403.2, 9;
    %load/vec4 v0x6000000d0240_0;
    %jmp/1 T_403.3, 9;
T_403.2 ; End of true expr.
    %load/vec4 v0x6000000d03f0_0;
    %jmp/0 T_403.3, 9;
 ; End of false expr.
    %blend;
T_403.3;
    %jmp/0 T_403.1, 8;
 ; End of false expr.
    %blend;
T_403.1;
    %store/vec4 v0x6000000d03f0_0, 0, 1;
    %jmp T_403;
    .thread T_403;
    .scope S_0x7f9f35f4a1c0;
T_404 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_404.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_404.1, 8;
T_404.0 ; End of true expr.
    %load/vec4 v0x6000000d0e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_404.2, 9;
    %load/vec4 v0x6000000d0bd0_0;
    %jmp/1 T_404.3, 9;
T_404.2 ; End of true expr.
    %load/vec4 v0x6000000d0d80_0;
    %jmp/0 T_404.3, 9;
 ; End of false expr.
    %blend;
T_404.3;
    %jmp/0 T_404.1, 8;
 ; End of false expr.
    %blend;
T_404.1;
    %store/vec4 v0x6000000d0d80_0, 0, 1;
    %jmp T_404;
    .thread T_404;
    .scope S_0x7f9f35f4a4a0;
T_405 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038b060_0;
    %flag_set/vec4 8;
    %jmp/0 T_405.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_405.1, 8;
T_405.0 ; End of true expr.
    %load/vec4 v0x60000038b180_0;
    %flag_set/vec4 9;
    %jmp/0 T_405.2, 9;
    %load/vec4 v0x6000000d1560_0;
    %jmp/1 T_405.3, 9;
T_405.2 ; End of true expr.
    %load/vec4 v0x60000038b0f0_0;
    %jmp/0 T_405.3, 9;
 ; End of false expr.
    %blend;
T_405.3;
    %jmp/0 T_405.1, 8;
 ; End of false expr.
    %blend;
T_405.1;
    %store/vec4 v0x60000038b0f0_0, 0, 1;
    %jmp T_405;
    .thread T_405;
    .scope S_0x7f9f35a047b0;
T_406 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000038b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_406.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_406.1, 8;
T_406.0 ; End of true expr.
    %load/vec4 v0x60000038b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_406.2, 9;
    %load/vec4 v0x60000038b7b0_0;
    %jmp/1 T_406.3, 9;
T_406.2 ; End of true expr.
    %load/vec4 v0x60000038b960_0;
    %jmp/0 T_406.3, 9;
 ; End of false expr.
    %blend;
T_406.3;
    %jmp/0 T_406.1, 8;
 ; End of false expr.
    %blend;
T_406.1;
    %store/vec4 v0x60000038b960_0, 0, 1;
    %jmp T_406;
    .thread T_406;
    .scope S_0x7f9f35a05670;
T_407 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000dc2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_407.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_407.1, 8;
T_407.0 ; End of true expr.
    %load/vec4 v0x6000000dc3f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_407.2, 9;
    %load/vec4 v0x6000000dc1b0_0;
    %jmp/1 T_407.3, 9;
T_407.2 ; End of true expr.
    %load/vec4 v0x6000000dc360_0;
    %jmp/0 T_407.3, 9;
 ; End of false expr.
    %blend;
T_407.3;
    %jmp/0 T_407.1, 8;
 ; End of false expr.
    %blend;
T_407.1;
    %store/vec4 v0x6000000dc360_0, 0, 1;
    %jmp T_407;
    .thread T_407;
    .scope S_0x7f9f35a05950;
T_408 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000dcc60_0;
    %flag_set/vec4 8;
    %jmp/0 T_408.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_408.1, 8;
T_408.0 ; End of true expr.
    %load/vec4 v0x6000000dcd80_0;
    %flag_set/vec4 9;
    %jmp/0 T_408.2, 9;
    %load/vec4 v0x6000000dcb40_0;
    %jmp/1 T_408.3, 9;
T_408.2 ; End of true expr.
    %load/vec4 v0x6000000dccf0_0;
    %jmp/0 T_408.3, 9;
 ; End of false expr.
    %blend;
T_408.3;
    %jmp/0 T_408.1, 8;
 ; End of false expr.
    %blend;
T_408.1;
    %store/vec4 v0x6000000dccf0_0, 0, 1;
    %jmp T_408;
    .thread T_408;
    .scope S_0x7f9f35a05c30;
T_409 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000dd5f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_409.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_409.1, 8;
T_409.0 ; End of true expr.
    %load/vec4 v0x6000000dd710_0;
    %flag_set/vec4 9;
    %jmp/0 T_409.2, 9;
    %load/vec4 v0x6000000dd4d0_0;
    %jmp/1 T_409.3, 9;
T_409.2 ; End of true expr.
    %load/vec4 v0x6000000dd680_0;
    %jmp/0 T_409.3, 9;
 ; End of false expr.
    %blend;
T_409.3;
    %jmp/0 T_409.1, 8;
 ; End of false expr.
    %blend;
T_409.1;
    %store/vec4 v0x6000000dd680_0, 0, 1;
    %jmp T_409;
    .thread T_409;
    .scope S_0x7f9f35a05f10;
T_410 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000ddf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_410.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_410.1, 8;
T_410.0 ; End of true expr.
    %load/vec4 v0x6000000de0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_410.2, 9;
    %load/vec4 v0x6000000dde60_0;
    %jmp/1 T_410.3, 9;
T_410.2 ; End of true expr.
    %load/vec4 v0x6000000de010_0;
    %jmp/0 T_410.3, 9;
 ; End of false expr.
    %blend;
T_410.3;
    %jmp/0 T_410.1, 8;
 ; End of false expr.
    %blend;
T_410.1;
    %store/vec4 v0x6000000de010_0, 0, 1;
    %jmp T_410;
    .thread T_410;
    .scope S_0x7f9f35a06760;
T_411 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000ded90_0;
    %flag_set/vec4 8;
    %jmp/0 T_411.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_411.1, 8;
T_411.0 ; End of true expr.
    %load/vec4 v0x6000000deeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_411.2, 9;
    %load/vec4 v0x6000000dec70_0;
    %jmp/1 T_411.3, 9;
T_411.2 ; End of true expr.
    %load/vec4 v0x6000000dee20_0;
    %jmp/0 T_411.3, 9;
 ; End of false expr.
    %blend;
T_411.3;
    %jmp/0 T_411.1, 8;
 ; End of false expr.
    %blend;
T_411.1;
    %store/vec4 v0x6000000dee20_0, 0, 1;
    %jmp T_411;
    .thread T_411;
    .scope S_0x7f9f35a06a40;
T_412 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000df720_0;
    %flag_set/vec4 8;
    %jmp/0 T_412.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_412.1, 8;
T_412.0 ; End of true expr.
    %load/vec4 v0x6000000df840_0;
    %flag_set/vec4 9;
    %jmp/0 T_412.2, 9;
    %load/vec4 v0x6000000df600_0;
    %jmp/1 T_412.3, 9;
T_412.2 ; End of true expr.
    %load/vec4 v0x6000000df7b0_0;
    %jmp/0 T_412.3, 9;
 ; End of false expr.
    %blend;
T_412.3;
    %jmp/0 T_412.1, 8;
 ; End of false expr.
    %blend;
T_412.1;
    %store/vec4 v0x6000000df7b0_0, 0, 1;
    %jmp T_412;
    .thread T_412;
    .scope S_0x7f9f35a06d20;
T_413 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d8120_0;
    %flag_set/vec4 8;
    %jmp/0 T_413.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_413.1, 8;
T_413.0 ; End of true expr.
    %load/vec4 v0x6000000d8240_0;
    %flag_set/vec4 9;
    %jmp/0 T_413.2, 9;
    %load/vec4 v0x6000000d8000_0;
    %jmp/1 T_413.3, 9;
T_413.2 ; End of true expr.
    %load/vec4 v0x6000000d81b0_0;
    %jmp/0 T_413.3, 9;
 ; End of false expr.
    %blend;
T_413.3;
    %jmp/0 T_413.1, 8;
 ; End of false expr.
    %blend;
T_413.1;
    %store/vec4 v0x6000000d81b0_0, 0, 1;
    %jmp T_413;
    .thread T_413;
    .scope S_0x7f9f35a07000;
T_414 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d8ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_414.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_414.1, 8;
T_414.0 ; End of true expr.
    %load/vec4 v0x6000000d8bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_414.2, 9;
    %load/vec4 v0x6000000d8990_0;
    %jmp/1 T_414.3, 9;
T_414.2 ; End of true expr.
    %load/vec4 v0x6000000d8b40_0;
    %jmp/0 T_414.3, 9;
 ; End of false expr.
    %blend;
T_414.3;
    %jmp/0 T_414.1, 8;
 ; End of false expr.
    %blend;
T_414.1;
    %store/vec4 v0x6000000d8b40_0, 0, 1;
    %jmp T_414;
    .thread T_414;
    .scope S_0x7f9f35ad63a0;
T_415 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d9440_0;
    %flag_set/vec4 8;
    %jmp/0 T_415.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_415.1, 8;
T_415.0 ; End of true expr.
    %load/vec4 v0x6000000d9560_0;
    %flag_set/vec4 9;
    %jmp/0 T_415.2, 9;
    %load/vec4 v0x6000000d9320_0;
    %jmp/1 T_415.3, 9;
T_415.2 ; End of true expr.
    %load/vec4 v0x6000000d94d0_0;
    %jmp/0 T_415.3, 9;
 ; End of false expr.
    %blend;
T_415.3;
    %jmp/0 T_415.1, 8;
 ; End of false expr.
    %blend;
T_415.1;
    %store/vec4 v0x6000000d94d0_0, 0, 1;
    %jmp T_415;
    .thread T_415;
    .scope S_0x7f9f35ad6680;
T_416 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000d9dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_416.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_416.1, 8;
T_416.0 ; End of true expr.
    %load/vec4 v0x6000000d9ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_416.2, 9;
    %load/vec4 v0x6000000d9cb0_0;
    %jmp/1 T_416.3, 9;
T_416.2 ; End of true expr.
    %load/vec4 v0x6000000d9e60_0;
    %jmp/0 T_416.3, 9;
 ; End of false expr.
    %blend;
T_416.3;
    %jmp/0 T_416.1, 8;
 ; End of false expr.
    %blend;
T_416.1;
    %store/vec4 v0x6000000d9e60_0, 0, 1;
    %jmp T_416;
    .thread T_416;
    .scope S_0x7f9f35ad6960;
T_417 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000da760_0;
    %flag_set/vec4 8;
    %jmp/0 T_417.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_417.1, 8;
T_417.0 ; End of true expr.
    %load/vec4 v0x6000000da880_0;
    %flag_set/vec4 9;
    %jmp/0 T_417.2, 9;
    %load/vec4 v0x6000000da640_0;
    %jmp/1 T_417.3, 9;
T_417.2 ; End of true expr.
    %load/vec4 v0x6000000da7f0_0;
    %jmp/0 T_417.3, 9;
 ; End of false expr.
    %blend;
T_417.3;
    %jmp/0 T_417.1, 8;
 ; End of false expr.
    %blend;
T_417.1;
    %store/vec4 v0x6000000da7f0_0, 0, 1;
    %jmp T_417;
    .thread T_417;
    .scope S_0x7f9f35ad6c40;
T_418 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000db0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_418.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_418.1, 8;
T_418.0 ; End of true expr.
    %load/vec4 v0x6000000db210_0;
    %flag_set/vec4 9;
    %jmp/0 T_418.2, 9;
    %load/vec4 v0x6000000dafd0_0;
    %jmp/1 T_418.3, 9;
T_418.2 ; End of true expr.
    %load/vec4 v0x6000000db180_0;
    %jmp/0 T_418.3, 9;
 ; End of false expr.
    %blend;
T_418.3;
    %jmp/0 T_418.1, 8;
 ; End of false expr.
    %blend;
T_418.1;
    %store/vec4 v0x6000000db180_0, 0, 1;
    %jmp T_418;
    .thread T_418;
    .scope S_0x7f9f35ad6f20;
T_419 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000dba80_0;
    %flag_set/vec4 8;
    %jmp/0 T_419.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_419.1, 8;
T_419.0 ; End of true expr.
    %load/vec4 v0x6000000dbba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_419.2, 9;
    %load/vec4 v0x6000000db960_0;
    %jmp/1 T_419.3, 9;
T_419.2 ; End of true expr.
    %load/vec4 v0x6000000dbb10_0;
    %jmp/0 T_419.3, 9;
 ; End of false expr.
    %blend;
T_419.3;
    %jmp/0 T_419.1, 8;
 ; End of false expr.
    %blend;
T_419.1;
    %store/vec4 v0x6000000dbb10_0, 0, 1;
    %jmp T_419;
    .thread T_419;
    .scope S_0x7f9f35ad7400;
T_420 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_420.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_420.1, 8;
T_420.0 ; End of true expr.
    %load/vec4 v0x6000000c45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_420.2, 9;
    %load/vec4 v0x6000000c4360_0;
    %jmp/1 T_420.3, 9;
T_420.2 ; End of true expr.
    %load/vec4 v0x6000000c4510_0;
    %jmp/0 T_420.3, 9;
 ; End of false expr.
    %blend;
T_420.3;
    %jmp/0 T_420.1, 8;
 ; End of false expr.
    %blend;
T_420.1;
    %store/vec4 v0x6000000c4510_0, 0, 1;
    %jmp T_420;
    .thread T_420;
    .scope S_0x7f9f35ad76e0;
T_421 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c4e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_421.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_421.1, 8;
T_421.0 ; End of true expr.
    %load/vec4 v0x6000000c4f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_421.2, 9;
    %load/vec4 v0x6000000c4cf0_0;
    %jmp/1 T_421.3, 9;
T_421.2 ; End of true expr.
    %load/vec4 v0x6000000c4ea0_0;
    %jmp/0 T_421.3, 9;
 ; End of false expr.
    %blend;
T_421.3;
    %jmp/0 T_421.1, 8;
 ; End of false expr.
    %blend;
T_421.1;
    %store/vec4 v0x6000000c4ea0_0, 0, 1;
    %jmp T_421;
    .thread T_421;
    .scope S_0x7f9f35ad79c0;
T_422 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c57a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_422.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_422.1, 8;
T_422.0 ; End of true expr.
    %load/vec4 v0x6000000c58c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_422.2, 9;
    %load/vec4 v0x6000000c5680_0;
    %jmp/1 T_422.3, 9;
T_422.2 ; End of true expr.
    %load/vec4 v0x6000000c5830_0;
    %jmp/0 T_422.3, 9;
 ; End of false expr.
    %blend;
T_422.3;
    %jmp/0 T_422.1, 8;
 ; End of false expr.
    %blend;
T_422.1;
    %store/vec4 v0x6000000c5830_0, 0, 1;
    %jmp T_422;
    .thread T_422;
    .scope S_0x7f9f35ad7ca0;
T_423 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c6130_0;
    %flag_set/vec4 8;
    %jmp/0 T_423.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_423.1, 8;
T_423.0 ; End of true expr.
    %load/vec4 v0x6000000c6250_0;
    %flag_set/vec4 9;
    %jmp/0 T_423.2, 9;
    %load/vec4 v0x6000000c6010_0;
    %jmp/1 T_423.3, 9;
T_423.2 ; End of true expr.
    %load/vec4 v0x6000000c61c0_0;
    %jmp/0 T_423.3, 9;
 ; End of false expr.
    %blend;
T_423.3;
    %jmp/0 T_423.1, 8;
 ; End of false expr.
    %blend;
T_423.1;
    %store/vec4 v0x6000000c61c0_0, 0, 1;
    %jmp T_423;
    .thread T_423;
    .scope S_0x7f9f35ad7f80;
T_424 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c6ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_424.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_424.1, 8;
T_424.0 ; End of true expr.
    %load/vec4 v0x6000000c6be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_424.2, 9;
    %load/vec4 v0x6000000c69a0_0;
    %jmp/1 T_424.3, 9;
T_424.2 ; End of true expr.
    %load/vec4 v0x6000000c6b50_0;
    %jmp/0 T_424.3, 9;
 ; End of false expr.
    %blend;
T_424.3;
    %jmp/0 T_424.1, 8;
 ; End of false expr.
    %blend;
T_424.1;
    %store/vec4 v0x6000000c6b50_0, 0, 1;
    %jmp T_424;
    .thread T_424;
    .scope S_0x7f9f35ad8260;
T_425 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c7450_0;
    %flag_set/vec4 8;
    %jmp/0 T_425.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_425.1, 8;
T_425.0 ; End of true expr.
    %load/vec4 v0x6000000c7570_0;
    %flag_set/vec4 9;
    %jmp/0 T_425.2, 9;
    %load/vec4 v0x6000000c7330_0;
    %jmp/1 T_425.3, 9;
T_425.2 ; End of true expr.
    %load/vec4 v0x6000000c74e0_0;
    %jmp/0 T_425.3, 9;
 ; End of false expr.
    %blend;
T_425.3;
    %jmp/0 T_425.1, 8;
 ; End of false expr.
    %blend;
T_425.1;
    %store/vec4 v0x6000000c74e0_0, 0, 1;
    %jmp T_425;
    .thread T_425;
    .scope S_0x7f9f35ad8540;
T_426 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c7de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_426.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_426.1, 8;
T_426.0 ; End of true expr.
    %load/vec4 v0x6000000c7f00_0;
    %flag_set/vec4 9;
    %jmp/0 T_426.2, 9;
    %load/vec4 v0x6000000c7cc0_0;
    %jmp/1 T_426.3, 9;
T_426.2 ; End of true expr.
    %load/vec4 v0x6000000c7e70_0;
    %jmp/0 T_426.3, 9;
 ; End of false expr.
    %blend;
T_426.3;
    %jmp/0 T_426.1, 8;
 ; End of false expr.
    %blend;
T_426.1;
    %store/vec4 v0x6000000c7e70_0, 0, 1;
    %jmp T_426;
    .thread T_426;
    .scope S_0x7f9f35ad8c20;
T_427 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_427.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_427.1, 8;
T_427.0 ; End of true expr.
    %load/vec4 v0x6000000c0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_427.2, 9;
    %load/vec4 v0x6000000c0b40_0;
    %jmp/1 T_427.3, 9;
T_427.2 ; End of true expr.
    %load/vec4 v0x6000000c0cf0_0;
    %jmp/0 T_427.3, 9;
 ; End of false expr.
    %blend;
T_427.3;
    %jmp/0 T_427.1, 8;
 ; End of false expr.
    %blend;
T_427.1;
    %store/vec4 v0x6000000c0cf0_0, 0, 1;
    %jmp T_427;
    .thread T_427;
    .scope S_0x7f9f35ad8f00;
T_428 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c15f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_428.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_428.1, 8;
T_428.0 ; End of true expr.
    %load/vec4 v0x6000000c1710_0;
    %flag_set/vec4 9;
    %jmp/0 T_428.2, 9;
    %load/vec4 v0x6000000c14d0_0;
    %jmp/1 T_428.3, 9;
T_428.2 ; End of true expr.
    %load/vec4 v0x6000000c1680_0;
    %jmp/0 T_428.3, 9;
 ; End of false expr.
    %blend;
T_428.3;
    %jmp/0 T_428.1, 8;
 ; End of false expr.
    %blend;
T_428.1;
    %store/vec4 v0x6000000c1680_0, 0, 1;
    %jmp T_428;
    .thread T_428;
    .scope S_0x7f9f35ad91e0;
T_429 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c1f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_429.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_429.1, 8;
T_429.0 ; End of true expr.
    %load/vec4 v0x6000000c20a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_429.2, 9;
    %load/vec4 v0x6000000c1e60_0;
    %jmp/1 T_429.3, 9;
T_429.2 ; End of true expr.
    %load/vec4 v0x6000000c2010_0;
    %jmp/0 T_429.3, 9;
 ; End of false expr.
    %blend;
T_429.3;
    %jmp/0 T_429.1, 8;
 ; End of false expr.
    %blend;
T_429.1;
    %store/vec4 v0x6000000c2010_0, 0, 1;
    %jmp T_429;
    .thread T_429;
    .scope S_0x7f9f35ad94c0;
T_430 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c2910_0;
    %flag_set/vec4 8;
    %jmp/0 T_430.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_430.1, 8;
T_430.0 ; End of true expr.
    %load/vec4 v0x6000000c2a30_0;
    %flag_set/vec4 9;
    %jmp/0 T_430.2, 9;
    %load/vec4 v0x6000000c27f0_0;
    %jmp/1 T_430.3, 9;
T_430.2 ; End of true expr.
    %load/vec4 v0x6000000c29a0_0;
    %jmp/0 T_430.3, 9;
 ; End of false expr.
    %blend;
T_430.3;
    %jmp/0 T_430.1, 8;
 ; End of false expr.
    %blend;
T_430.1;
    %store/vec4 v0x6000000c29a0_0, 0, 1;
    %jmp T_430;
    .thread T_430;
    .scope S_0x7f9f35ad97a0;
T_431 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c32a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_431.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_431.1, 8;
T_431.0 ; End of true expr.
    %load/vec4 v0x6000000c33c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_431.2, 9;
    %load/vec4 v0x6000000c3180_0;
    %jmp/1 T_431.3, 9;
T_431.2 ; End of true expr.
    %load/vec4 v0x6000000c3330_0;
    %jmp/0 T_431.3, 9;
 ; End of false expr.
    %blend;
T_431.3;
    %jmp/0 T_431.1, 8;
 ; End of false expr.
    %blend;
T_431.1;
    %store/vec4 v0x6000000c3330_0, 0, 1;
    %jmp T_431;
    .thread T_431;
    .scope S_0x7f9f35ad9a80;
T_432 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_432.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_432.1, 8;
T_432.0 ; End of true expr.
    %load/vec4 v0x6000000c3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_432.2, 9;
    %load/vec4 v0x6000000c3b10_0;
    %jmp/1 T_432.3, 9;
T_432.2 ; End of true expr.
    %load/vec4 v0x6000000c3cc0_0;
    %jmp/0 T_432.3, 9;
 ; End of false expr.
    %blend;
T_432.3;
    %jmp/0 T_432.1, 8;
 ; End of false expr.
    %blend;
T_432.1;
    %store/vec4 v0x6000000c3cc0_0, 0, 1;
    %jmp T_432;
    .thread T_432;
    .scope S_0x7f9f35ad9d60;
T_433 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cc630_0;
    %flag_set/vec4 8;
    %jmp/0 T_433.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_433.1, 8;
T_433.0 ; End of true expr.
    %load/vec4 v0x6000000cc750_0;
    %flag_set/vec4 9;
    %jmp/0 T_433.2, 9;
    %load/vec4 v0x6000000cc510_0;
    %jmp/1 T_433.3, 9;
T_433.2 ; End of true expr.
    %load/vec4 v0x6000000cc6c0_0;
    %jmp/0 T_433.3, 9;
 ; End of false expr.
    %blend;
T_433.3;
    %jmp/0 T_433.1, 8;
 ; End of false expr.
    %blend;
T_433.1;
    %store/vec4 v0x6000000cc6c0_0, 0, 1;
    %jmp T_433;
    .thread T_433;
    .scope S_0x7f9f35ada040;
T_434 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000ccfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_434.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_434.1, 8;
T_434.0 ; End of true expr.
    %load/vec4 v0x6000000cd0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_434.2, 9;
    %load/vec4 v0x6000000ccea0_0;
    %jmp/1 T_434.3, 9;
T_434.2 ; End of true expr.
    %load/vec4 v0x6000000cd050_0;
    %jmp/0 T_434.3, 9;
 ; End of false expr.
    %blend;
T_434.3;
    %jmp/0 T_434.1, 8;
 ; End of false expr.
    %blend;
T_434.1;
    %store/vec4 v0x6000000cd050_0, 0, 1;
    %jmp T_434;
    .thread T_434;
    .scope S_0x7f9f35ada320;
T_435 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cd950_0;
    %flag_set/vec4 8;
    %jmp/0 T_435.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_435.1, 8;
T_435.0 ; End of true expr.
    %load/vec4 v0x6000000cda70_0;
    %flag_set/vec4 9;
    %jmp/0 T_435.2, 9;
    %load/vec4 v0x6000000cd830_0;
    %jmp/1 T_435.3, 9;
T_435.2 ; End of true expr.
    %load/vec4 v0x6000000cd9e0_0;
    %jmp/0 T_435.3, 9;
 ; End of false expr.
    %blend;
T_435.3;
    %jmp/0 T_435.1, 8;
 ; End of false expr.
    %blend;
T_435.1;
    %store/vec4 v0x6000000cd9e0_0, 0, 1;
    %jmp T_435;
    .thread T_435;
    .scope S_0x7f9f35ada800;
T_436 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000ce2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_436.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_436.1, 8;
T_436.0 ; End of true expr.
    %load/vec4 v0x6000000ce400_0;
    %flag_set/vec4 9;
    %jmp/0 T_436.2, 9;
    %load/vec4 v0x6000000ce1c0_0;
    %jmp/1 T_436.3, 9;
T_436.2 ; End of true expr.
    %load/vec4 v0x6000000ce370_0;
    %jmp/0 T_436.3, 9;
 ; End of false expr.
    %blend;
T_436.3;
    %jmp/0 T_436.1, 8;
 ; End of false expr.
    %blend;
T_436.1;
    %store/vec4 v0x6000000ce370_0, 0, 1;
    %jmp T_436;
    .thread T_436;
    .scope S_0x7f9f35adaae0;
T_437 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_437.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_437.1, 8;
T_437.0 ; End of true expr.
    %load/vec4 v0x6000000ced90_0;
    %flag_set/vec4 9;
    %jmp/0 T_437.2, 9;
    %load/vec4 v0x6000000ceb50_0;
    %jmp/1 T_437.3, 9;
T_437.2 ; End of true expr.
    %load/vec4 v0x6000000ced00_0;
    %jmp/0 T_437.3, 9;
 ; End of false expr.
    %blend;
T_437.3;
    %jmp/0 T_437.1, 8;
 ; End of false expr.
    %blend;
T_437.1;
    %store/vec4 v0x6000000ced00_0, 0, 1;
    %jmp T_437;
    .thread T_437;
    .scope S_0x7f9f35adadc0;
T_438 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cf600_0;
    %flag_set/vec4 8;
    %jmp/0 T_438.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_438.1, 8;
T_438.0 ; End of true expr.
    %load/vec4 v0x6000000cf720_0;
    %flag_set/vec4 9;
    %jmp/0 T_438.2, 9;
    %load/vec4 v0x6000000cf4e0_0;
    %jmp/1 T_438.3, 9;
T_438.2 ; End of true expr.
    %load/vec4 v0x6000000cf690_0;
    %jmp/0 T_438.3, 9;
 ; End of false expr.
    %blend;
T_438.3;
    %jmp/0 T_438.1, 8;
 ; End of false expr.
    %blend;
T_438.1;
    %store/vec4 v0x6000000cf690_0, 0, 1;
    %jmp T_438;
    .thread T_438;
    .scope S_0x7f9f35adb0a0;
T_439 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c8000_0;
    %flag_set/vec4 8;
    %jmp/0 T_439.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_439.1, 8;
T_439.0 ; End of true expr.
    %load/vec4 v0x6000000c8120_0;
    %flag_set/vec4 9;
    %jmp/0 T_439.2, 9;
    %load/vec4 v0x6000000cfe70_0;
    %jmp/1 T_439.3, 9;
T_439.2 ; End of true expr.
    %load/vec4 v0x6000000c8090_0;
    %jmp/0 T_439.3, 9;
 ; End of false expr.
    %blend;
T_439.3;
    %jmp/0 T_439.1, 8;
 ; End of false expr.
    %blend;
T_439.1;
    %store/vec4 v0x6000000c8090_0, 0, 1;
    %jmp T_439;
    .thread T_439;
    .scope S_0x7f9f35adb380;
T_440 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c8990_0;
    %flag_set/vec4 8;
    %jmp/0 T_440.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_440.1, 8;
T_440.0 ; End of true expr.
    %load/vec4 v0x6000000c8ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_440.2, 9;
    %load/vec4 v0x6000000c8870_0;
    %jmp/1 T_440.3, 9;
T_440.2 ; End of true expr.
    %load/vec4 v0x6000000c8a20_0;
    %jmp/0 T_440.3, 9;
 ; End of false expr.
    %blend;
T_440.3;
    %jmp/0 T_440.1, 8;
 ; End of false expr.
    %blend;
T_440.1;
    %store/vec4 v0x6000000c8a20_0, 0, 1;
    %jmp T_440;
    .thread T_440;
    .scope S_0x7f9f35adb660;
T_441 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c9320_0;
    %flag_set/vec4 8;
    %jmp/0 T_441.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_441.1, 8;
T_441.0 ; End of true expr.
    %load/vec4 v0x6000000c9440_0;
    %flag_set/vec4 9;
    %jmp/0 T_441.2, 9;
    %load/vec4 v0x6000000c9200_0;
    %jmp/1 T_441.3, 9;
T_441.2 ; End of true expr.
    %load/vec4 v0x6000000c93b0_0;
    %jmp/0 T_441.3, 9;
 ; End of false expr.
    %blend;
T_441.3;
    %jmp/0 T_441.1, 8;
 ; End of false expr.
    %blend;
T_441.1;
    %store/vec4 v0x6000000c93b0_0, 0, 1;
    %jmp T_441;
    .thread T_441;
    .scope S_0x7f9f35adb940;
T_442 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000c9cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_442.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_442.1, 8;
T_442.0 ; End of true expr.
    %load/vec4 v0x6000000c9dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_442.2, 9;
    %load/vec4 v0x6000000c9b90_0;
    %jmp/1 T_442.3, 9;
T_442.2 ; End of true expr.
    %load/vec4 v0x6000000c9d40_0;
    %jmp/0 T_442.3, 9;
 ; End of false expr.
    %blend;
T_442.3;
    %jmp/0 T_442.1, 8;
 ; End of false expr.
    %blend;
T_442.1;
    %store/vec4 v0x6000000c9d40_0, 0, 1;
    %jmp T_442;
    .thread T_442;
    .scope S_0x7f9f35adc020;
T_443 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000caac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_443.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_443.1, 8;
T_443.0 ; End of true expr.
    %load/vec4 v0x6000000cabe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_443.2, 9;
    %load/vec4 v0x6000000ca9a0_0;
    %jmp/1 T_443.3, 9;
T_443.2 ; End of true expr.
    %load/vec4 v0x6000000cab50_0;
    %jmp/0 T_443.3, 9;
 ; End of false expr.
    %blend;
T_443.3;
    %jmp/0 T_443.1, 8;
 ; End of false expr.
    %blend;
T_443.1;
    %store/vec4 v0x6000000cab50_0, 0, 1;
    %jmp T_443;
    .thread T_443;
    .scope S_0x7f9f35adc300;
T_444 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cb450_0;
    %flag_set/vec4 8;
    %jmp/0 T_444.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_444.1, 8;
T_444.0 ; End of true expr.
    %load/vec4 v0x6000000cb570_0;
    %flag_set/vec4 9;
    %jmp/0 T_444.2, 9;
    %load/vec4 v0x6000000cb330_0;
    %jmp/1 T_444.3, 9;
T_444.2 ; End of true expr.
    %load/vec4 v0x6000000cb4e0_0;
    %jmp/0 T_444.3, 9;
 ; End of false expr.
    %blend;
T_444.3;
    %jmp/0 T_444.1, 8;
 ; End of false expr.
    %blend;
T_444.1;
    %store/vec4 v0x6000000cb4e0_0, 0, 1;
    %jmp T_444;
    .thread T_444;
    .scope S_0x7f9f35adc5e0;
T_445 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000cbde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_445.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_445.1, 8;
T_445.0 ; End of true expr.
    %load/vec4 v0x6000000cbf00_0;
    %flag_set/vec4 9;
    %jmp/0 T_445.2, 9;
    %load/vec4 v0x6000000cbcc0_0;
    %jmp/1 T_445.3, 9;
T_445.2 ; End of true expr.
    %load/vec4 v0x6000000cbe70_0;
    %jmp/0 T_445.3, 9;
 ; End of false expr.
    %blend;
T_445.3;
    %jmp/0 T_445.1, 8;
 ; End of false expr.
    %blend;
T_445.1;
    %store/vec4 v0x6000000cbe70_0, 0, 1;
    %jmp T_445;
    .thread T_445;
    .scope S_0x7f9f35adc8c0;
T_446 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f47e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_446.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_446.1, 8;
T_446.0 ; End of true expr.
    %load/vec4 v0x6000000f4900_0;
    %flag_set/vec4 9;
    %jmp/0 T_446.2, 9;
    %load/vec4 v0x6000000f46c0_0;
    %jmp/1 T_446.3, 9;
T_446.2 ; End of true expr.
    %load/vec4 v0x6000000f4870_0;
    %jmp/0 T_446.3, 9;
 ; End of false expr.
    %blend;
T_446.3;
    %jmp/0 T_446.1, 8;
 ; End of false expr.
    %blend;
T_446.1;
    %store/vec4 v0x6000000f4870_0, 0, 1;
    %jmp T_446;
    .thread T_446;
    .scope S_0x7f9f35adcba0;
T_447 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f5170_0;
    %flag_set/vec4 8;
    %jmp/0 T_447.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_447.1, 8;
T_447.0 ; End of true expr.
    %load/vec4 v0x6000000f5290_0;
    %flag_set/vec4 9;
    %jmp/0 T_447.2, 9;
    %load/vec4 v0x6000000f5050_0;
    %jmp/1 T_447.3, 9;
T_447.2 ; End of true expr.
    %load/vec4 v0x6000000f5200_0;
    %jmp/0 T_447.3, 9;
 ; End of false expr.
    %blend;
T_447.3;
    %jmp/0 T_447.1, 8;
 ; End of false expr.
    %blend;
T_447.1;
    %store/vec4 v0x6000000f5200_0, 0, 1;
    %jmp T_447;
    .thread T_447;
    .scope S_0x7f9f35adce80;
T_448 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f5b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_448.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_448.1, 8;
T_448.0 ; End of true expr.
    %load/vec4 v0x6000000f5c20_0;
    %flag_set/vec4 9;
    %jmp/0 T_448.2, 9;
    %load/vec4 v0x6000000f59e0_0;
    %jmp/1 T_448.3, 9;
T_448.2 ; End of true expr.
    %load/vec4 v0x6000000f5b90_0;
    %jmp/0 T_448.3, 9;
 ; End of false expr.
    %blend;
T_448.3;
    %jmp/0 T_448.1, 8;
 ; End of false expr.
    %blend;
T_448.1;
    %store/vec4 v0x6000000f5b90_0, 0, 1;
    %jmp T_448;
    .thread T_448;
    .scope S_0x7f9f35add160;
T_449 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f6490_0;
    %flag_set/vec4 8;
    %jmp/0 T_449.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_449.1, 8;
T_449.0 ; End of true expr.
    %load/vec4 v0x6000000f65b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_449.2, 9;
    %load/vec4 v0x6000000f6370_0;
    %jmp/1 T_449.3, 9;
T_449.2 ; End of true expr.
    %load/vec4 v0x6000000f6520_0;
    %jmp/0 T_449.3, 9;
 ; End of false expr.
    %blend;
T_449.3;
    %jmp/0 T_449.1, 8;
 ; End of false expr.
    %blend;
T_449.1;
    %store/vec4 v0x6000000f6520_0, 0, 1;
    %jmp T_449;
    .thread T_449;
    .scope S_0x7f9f35add440;
T_450 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f6e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_450.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_450.1, 8;
T_450.0 ; End of true expr.
    %load/vec4 v0x6000000f6f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_450.2, 9;
    %load/vec4 v0x6000000f6d00_0;
    %jmp/1 T_450.3, 9;
T_450.2 ; End of true expr.
    %load/vec4 v0x6000000f6eb0_0;
    %jmp/0 T_450.3, 9;
 ; End of false expr.
    %blend;
T_450.3;
    %jmp/0 T_450.1, 8;
 ; End of false expr.
    %blend;
T_450.1;
    %store/vec4 v0x6000000f6eb0_0, 0, 1;
    %jmp T_450;
    .thread T_450;
    .scope S_0x7f9f35add720;
T_451 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f77b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_451.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_451.1, 8;
T_451.0 ; End of true expr.
    %load/vec4 v0x6000000f78d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_451.2, 9;
    %load/vec4 v0x6000000f7690_0;
    %jmp/1 T_451.3, 9;
T_451.2 ; End of true expr.
    %load/vec4 v0x6000000f7840_0;
    %jmp/0 T_451.3, 9;
 ; End of false expr.
    %blend;
T_451.3;
    %jmp/0 T_451.1, 8;
 ; End of false expr.
    %blend;
T_451.1;
    %store/vec4 v0x6000000f7840_0, 0, 1;
    %jmp T_451;
    .thread T_451;
    .scope S_0x7f9f35addc00;
T_452 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_452.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_452.1, 8;
T_452.0 ; End of true expr.
    %load/vec4 v0x6000000f02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_452.2, 9;
    %load/vec4 v0x6000000f0090_0;
    %jmp/1 T_452.3, 9;
T_452.2 ; End of true expr.
    %load/vec4 v0x6000000f0240_0;
    %jmp/0 T_452.3, 9;
 ; End of false expr.
    %blend;
T_452.3;
    %jmp/0 T_452.1, 8;
 ; End of false expr.
    %blend;
T_452.1;
    %store/vec4 v0x6000000f0240_0, 0, 1;
    %jmp T_452;
    .thread T_452;
    .scope S_0x7f9f35addee0;
T_453 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f0b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_453.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_453.1, 8;
T_453.0 ; End of true expr.
    %load/vec4 v0x6000000f0c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_453.2, 9;
    %load/vec4 v0x6000000f0a20_0;
    %jmp/1 T_453.3, 9;
T_453.2 ; End of true expr.
    %load/vec4 v0x6000000f0bd0_0;
    %jmp/0 T_453.3, 9;
 ; End of false expr.
    %blend;
T_453.3;
    %jmp/0 T_453.1, 8;
 ; End of false expr.
    %blend;
T_453.1;
    %store/vec4 v0x6000000f0bd0_0, 0, 1;
    %jmp T_453;
    .thread T_453;
    .scope S_0x7f9f35ade1c0;
T_454 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f14d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_454.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_454.1, 8;
T_454.0 ; End of true expr.
    %load/vec4 v0x6000000f15f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_454.2, 9;
    %load/vec4 v0x6000000f13b0_0;
    %jmp/1 T_454.3, 9;
T_454.2 ; End of true expr.
    %load/vec4 v0x6000000f1560_0;
    %jmp/0 T_454.3, 9;
 ; End of false expr.
    %blend;
T_454.3;
    %jmp/0 T_454.1, 8;
 ; End of false expr.
    %blend;
T_454.1;
    %store/vec4 v0x6000000f1560_0, 0, 1;
    %jmp T_454;
    .thread T_454;
    .scope S_0x7f9f35ade4a0;
T_455 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f1e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_455.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_455.1, 8;
T_455.0 ; End of true expr.
    %load/vec4 v0x6000000f1f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_455.2, 9;
    %load/vec4 v0x6000000f1d40_0;
    %jmp/1 T_455.3, 9;
T_455.2 ; End of true expr.
    %load/vec4 v0x6000000f1ef0_0;
    %jmp/0 T_455.3, 9;
 ; End of false expr.
    %blend;
T_455.3;
    %jmp/0 T_455.1, 8;
 ; End of false expr.
    %blend;
T_455.1;
    %store/vec4 v0x6000000f1ef0_0, 0, 1;
    %jmp T_455;
    .thread T_455;
    .scope S_0x7f9f35ade780;
T_456 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f27f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_456.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_456.1, 8;
T_456.0 ; End of true expr.
    %load/vec4 v0x6000000f2910_0;
    %flag_set/vec4 9;
    %jmp/0 T_456.2, 9;
    %load/vec4 v0x6000000f26d0_0;
    %jmp/1 T_456.3, 9;
T_456.2 ; End of true expr.
    %load/vec4 v0x6000000f2880_0;
    %jmp/0 T_456.3, 9;
 ; End of false expr.
    %blend;
T_456.3;
    %jmp/0 T_456.1, 8;
 ; End of false expr.
    %blend;
T_456.1;
    %store/vec4 v0x6000000f2880_0, 0, 1;
    %jmp T_456;
    .thread T_456;
    .scope S_0x7f9f35adea60;
T_457 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f3180_0;
    %flag_set/vec4 8;
    %jmp/0 T_457.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_457.1, 8;
T_457.0 ; End of true expr.
    %load/vec4 v0x6000000f32a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_457.2, 9;
    %load/vec4 v0x6000000f3060_0;
    %jmp/1 T_457.3, 9;
T_457.2 ; End of true expr.
    %load/vec4 v0x6000000f3210_0;
    %jmp/0 T_457.3, 9;
 ; End of false expr.
    %blend;
T_457.3;
    %jmp/0 T_457.1, 8;
 ; End of false expr.
    %blend;
T_457.1;
    %store/vec4 v0x6000000f3210_0, 0, 1;
    %jmp T_457;
    .thread T_457;
    .scope S_0x7f9f35aded40;
T_458 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000f3b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_458.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_458.1, 8;
T_458.0 ; End of true expr.
    %load/vec4 v0x6000000f3c30_0;
    %flag_set/vec4 9;
    %jmp/0 T_458.2, 9;
    %load/vec4 v0x6000000f39f0_0;
    %jmp/1 T_458.3, 9;
T_458.2 ; End of true expr.
    %load/vec4 v0x6000000f3ba0_0;
    %jmp/0 T_458.3, 9;
 ; End of false expr.
    %blend;
T_458.3;
    %jmp/0 T_458.1, 8;
 ; End of false expr.
    %blend;
T_458.1;
    %store/vec4 v0x6000000f3ba0_0, 0, 1;
    %jmp T_458;
    .thread T_458;
    .scope S_0x7f9f35f23130;
T_459 ;
    %wait E_0x600002a62a80;
    %load/vec4 v0x6000003b0c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_459.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_459.1, 8;
T_459.0 ; End of true expr.
    %load/vec4 v0x6000003b0d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_459.2, 9;
    %load/vec4 v0x6000003b0b40_0;
    %jmp/1 T_459.3, 9;
T_459.2 ; End of true expr.
    %load/vec4 v0x6000003b0cf0_0;
    %jmp/0 T_459.3, 9;
 ; End of false expr.
    %blend;
T_459.3;
    %jmp/0 T_459.1, 8;
 ; End of false expr.
    %blend;
T_459.1;
    %store/vec4 v0x6000003b0cf0_0, 0, 1;
    %jmp T_459;
    .thread T_459;
    .scope S_0x7f9f35f232a0;
T_460 ;
    %wait E_0x600002a62b00;
    %load/vec4 v0x6000003b0fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_460.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_460.1, 8;
T_460.0 ; End of true expr.
    %load/vec4 v0x6000003b10e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_460.2, 9;
    %load/vec4 v0x6000003b0ea0_0;
    %jmp/1 T_460.3, 9;
T_460.2 ; End of true expr.
    %load/vec4 v0x6000003b1050_0;
    %jmp/0 T_460.3, 9;
 ; End of false expr.
    %blend;
T_460.3;
    %jmp/0 T_460.1, 8;
 ; End of false expr.
    %blend;
T_460.1;
    %store/vec4 v0x6000003b1050_0, 0, 1;
    %jmp T_460;
    .thread T_460;
    .scope S_0x7f9f35f23580;
T_461 ;
    %wait E_0x600002a62c80;
    %load/vec4 v0x6000003b1680_0;
    %flag_set/vec4 8;
    %jmp/0 T_461.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_461.1, 8;
T_461.0 ; End of true expr.
    %load/vec4 v0x6000003b17a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_461.2, 9;
    %load/vec4 v0x6000003b1560_0;
    %jmp/1 T_461.3, 9;
T_461.2 ; End of true expr.
    %load/vec4 v0x6000003b1710_0;
    %jmp/0 T_461.3, 9;
 ; End of false expr.
    %blend;
T_461.3;
    %jmp/0 T_461.1, 8;
 ; End of false expr.
    %blend;
T_461.1;
    %store/vec4 v0x6000003b1710_0, 0, 1;
    %jmp T_461;
    .thread T_461;
    .scope S_0x7f9f35f236f0;
T_462 ;
    %wait E_0x600002a62d00;
    %load/vec4 v0x6000003b19e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_462.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_462.1, 8;
T_462.0 ; End of true expr.
    %load/vec4 v0x6000003b1b00_0;
    %flag_set/vec4 9;
    %jmp/0 T_462.2, 9;
    %load/vec4 v0x6000003b18c0_0;
    %jmp/1 T_462.3, 9;
T_462.2 ; End of true expr.
    %load/vec4 v0x6000003b1a70_0;
    %jmp/0 T_462.3, 9;
 ; End of false expr.
    %blend;
T_462.3;
    %jmp/0 T_462.1, 8;
 ; End of false expr.
    %blend;
T_462.1;
    %store/vec4 v0x6000003b1a70_0, 0, 1;
    %jmp T_462;
    .thread T_462;
    .scope S_0x7f9f35f239d0;
T_463 ;
    %wait E_0x600002a62e80;
    %load/vec4 v0x6000003b20a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_463.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_463.1, 8;
T_463.0 ; End of true expr.
    %load/vec4 v0x6000003b21c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_463.2, 9;
    %load/vec4 v0x6000003b1f80_0;
    %jmp/1 T_463.3, 9;
T_463.2 ; End of true expr.
    %load/vec4 v0x6000003b2130_0;
    %jmp/0 T_463.3, 9;
 ; End of false expr.
    %blend;
T_463.3;
    %jmp/0 T_463.1, 8;
 ; End of false expr.
    %blend;
T_463.1;
    %store/vec4 v0x6000003b2130_0, 0, 1;
    %jmp T_463;
    .thread T_463;
    .scope S_0x7f9f35f23b40;
T_464 ;
    %wait E_0x600002a62f00;
    %load/vec4 v0x6000003b2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_464.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_464.1, 8;
T_464.0 ; End of true expr.
    %load/vec4 v0x6000003b2520_0;
    %flag_set/vec4 9;
    %jmp/0 T_464.2, 9;
    %load/vec4 v0x6000003b22e0_0;
    %jmp/1 T_464.3, 9;
T_464.2 ; End of true expr.
    %load/vec4 v0x6000003b2490_0;
    %jmp/0 T_464.3, 9;
 ; End of false expr.
    %blend;
T_464.3;
    %jmp/0 T_464.1, 8;
 ; End of false expr.
    %blend;
T_464.1;
    %store/vec4 v0x6000003b2490_0, 0, 1;
    %jmp T_464;
    .thread T_464;
    .scope S_0x7f9f35a94c20;
T_465 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d38d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_465.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_465.1, 8;
T_465.0 ; End of true expr.
    %load/vec4 v0x6000003d39f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_465.2, 9;
    %load/vec4 v0x6000003d37b0_0;
    %jmp/1 T_465.3, 9;
T_465.2 ; End of true expr.
    %load/vec4 v0x6000003d3960_0;
    %jmp/0 T_465.3, 9;
 ; End of false expr.
    %blend;
T_465.3;
    %jmp/0 T_465.1, 8;
 ; End of false expr.
    %blend;
T_465.1;
    %store/vec4 v0x6000003d3960_0, 0, 1;
    %jmp T_465;
    .thread T_465;
    .scope S_0x7f9f35a9b110;
T_466 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_466.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_466.1, 8;
T_466.0 ; End of true expr.
    %load/vec4 v0x6000003d2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_466.2, 9;
    %load/vec4 v0x6000003d2d90_0;
    %jmp/1 T_466.3, 9;
T_466.2 ; End of true expr.
    %load/vec4 v0x6000003d2f40_0;
    %jmp/0 T_466.3, 9;
 ; End of false expr.
    %blend;
T_466.3;
    %jmp/0 T_466.1, 8;
 ; End of false expr.
    %blend;
T_466.1;
    %store/vec4 v0x6000003d2f40_0, 0, 1;
    %jmp T_466;
    .thread T_466;
    .scope S_0x7f9f35a9abc0;
T_467 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d3210_0;
    %flag_set/vec4 8;
    %jmp/0 T_467.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_467.1, 8;
T_467.0 ; End of true expr.
    %load/vec4 v0x6000003d3330_0;
    %flag_set/vec4 9;
    %jmp/0 T_467.2, 9;
    %load/vec4 v0x6000003d30f0_0;
    %jmp/1 T_467.3, 9;
T_467.2 ; End of true expr.
    %load/vec4 v0x6000003d32a0_0;
    %jmp/0 T_467.3, 9;
 ; End of false expr.
    %blend;
T_467.3;
    %jmp/0 T_467.1, 8;
 ; End of false expr.
    %blend;
T_467.1;
    %store/vec4 v0x6000003d32a0_0, 0, 1;
    %jmp T_467;
    .thread T_467;
    .scope S_0x7f9f35a95170;
T_468 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d3570_0;
    %flag_set/vec4 8;
    %jmp/0 T_468.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_468.1, 8;
T_468.0 ; End of true expr.
    %load/vec4 v0x6000003d3690_0;
    %flag_set/vec4 9;
    %jmp/0 T_468.2, 9;
    %load/vec4 v0x6000003d3450_0;
    %jmp/1 T_468.3, 9;
T_468.2 ; End of true expr.
    %load/vec4 v0x6000003d3600_0;
    %jmp/0 T_468.3, 9;
 ; End of false expr.
    %blend;
T_468.3;
    %jmp/0 T_468.1, 8;
 ; End of false expr.
    %blend;
T_468.1;
    %store/vec4 v0x6000003d3600_0, 0, 1;
    %jmp T_468;
    .thread T_468;
    .scope S_0x7f9f35a946d0;
T_469 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d3c30_0;
    %flag_set/vec4 8;
    %jmp/0 T_469.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_469.1, 8;
T_469.0 ; End of true expr.
    %load/vec4 v0x6000003d3d50_0;
    %flag_set/vec4 9;
    %jmp/0 T_469.2, 9;
    %load/vec4 v0x6000003d3b10_0;
    %jmp/1 T_469.3, 9;
T_469.2 ; End of true expr.
    %load/vec4 v0x6000003d3cc0_0;
    %jmp/0 T_469.3, 9;
 ; End of false expr.
    %blend;
T_469.3;
    %jmp/0 T_469.1, 8;
 ; End of false expr.
    %blend;
T_469.1;
    %store/vec4 v0x6000003d3cc0_0, 0, 1;
    %jmp T_469;
    .thread T_469;
    .scope S_0x7f9f35a803d0;
T_470 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c62e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_470.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_470.1, 8;
T_470.0 ; End of true expr.
    %load/vec4 v0x6000003c6400_0;
    %flag_set/vec4 9;
    %jmp/0 T_470.2, 9;
    %load/vec4 v0x6000003c61c0_0;
    %jmp/1 T_470.3, 9;
T_470.2 ; End of true expr.
    %load/vec4 v0x6000003c6370_0;
    %jmp/0 T_470.3, 9;
 ; End of false expr.
    %blend;
T_470.3;
    %jmp/0 T_470.1, 8;
 ; End of false expr.
    %blend;
T_470.1;
    %store/vec4 v0x6000003c6370_0, 0, 1;
    %jmp T_470;
    .thread T_470;
    .scope S_0x7f9f35acfeb0;
T_471 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fa6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_471.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_471.1, 8;
T_471.0 ; End of true expr.
    %load/vec4 v0x6000003fa7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_471.2, 9;
    %load/vec4 v0x6000003fa5b0_0;
    %jmp/1 T_471.3, 9;
T_471.2 ; End of true expr.
    %load/vec4 v0x6000003fa760_0;
    %jmp/0 T_471.3, 9;
 ; End of false expr.
    %blend;
T_471.3;
    %jmp/0 T_471.1, 8;
 ; End of false expr.
    %blend;
T_471.1;
    %store/vec4 v0x6000003fa760_0, 0, 1;
    %jmp T_471;
    .thread T_471;
    .scope S_0x7f9f35acf760;
T_472 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003faa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_472.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_472.1, 8;
T_472.0 ; End of true expr.
    %load/vec4 v0x6000003fab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_472.2, 9;
    %load/vec4 v0x6000003fa910_0;
    %jmp/1 T_472.3, 9;
T_472.2 ; End of true expr.
    %load/vec4 v0x6000003faac0_0;
    %jmp/0 T_472.3, 9;
 ; End of false expr.
    %blend;
T_472.3;
    %jmp/0 T_472.1, 8;
 ; End of false expr.
    %blend;
T_472.1;
    %store/vec4 v0x6000003faac0_0, 0, 1;
    %jmp T_472;
    .thread T_472;
    .scope S_0x7f9f35acf8d0;
T_473 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fad90_0;
    %flag_set/vec4 8;
    %jmp/0 T_473.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_473.1, 8;
T_473.0 ; End of true expr.
    %load/vec4 v0x6000003faeb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_473.2, 9;
    %load/vec4 v0x6000003fac70_0;
    %jmp/1 T_473.3, 9;
T_473.2 ; End of true expr.
    %load/vec4 v0x6000003fae20_0;
    %jmp/0 T_473.3, 9;
 ; End of false expr.
    %blend;
T_473.3;
    %jmp/0 T_473.1, 8;
 ; End of false expr.
    %blend;
T_473.1;
    %store/vec4 v0x6000003fae20_0, 0, 1;
    %jmp T_473;
    .thread T_473;
    .scope S_0x7f9f35acf210;
T_474 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fb0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_474.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_474.1, 8;
T_474.0 ; End of true expr.
    %load/vec4 v0x6000003fb210_0;
    %flag_set/vec4 9;
    %jmp/0 T_474.2, 9;
    %load/vec4 v0x6000003fafd0_0;
    %jmp/1 T_474.3, 9;
T_474.2 ; End of true expr.
    %load/vec4 v0x6000003fb180_0;
    %jmp/0 T_474.3, 9;
 ; End of false expr.
    %blend;
T_474.3;
    %jmp/0 T_474.1, 8;
 ; End of false expr.
    %blend;
T_474.1;
    %store/vec4 v0x6000003fb180_0, 0, 1;
    %jmp T_474;
    .thread T_474;
    .scope S_0x7f9f35a94180;
T_475 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dc000_0;
    %flag_set/vec4 8;
    %jmp/0 T_475.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_475.1, 8;
T_475.0 ; End of true expr.
    %load/vec4 v0x6000003dc120_0;
    %flag_set/vec4 9;
    %jmp/0 T_475.2, 9;
    %load/vec4 v0x6000003d3e70_0;
    %jmp/1 T_475.3, 9;
T_475.2 ; End of true expr.
    %load/vec4 v0x6000003dc090_0;
    %jmp/0 T_475.3, 9;
 ; End of false expr.
    %blend;
T_475.3;
    %jmp/0 T_475.1, 8;
 ; End of false expr.
    %blend;
T_475.1;
    %store/vec4 v0x6000003dc090_0, 0, 1;
    %jmp T_475;
    .thread T_475;
    .scope S_0x7f9f35a93c30;
T_476 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dc360_0;
    %flag_set/vec4 8;
    %jmp/0 T_476.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_476.1, 8;
T_476.0 ; End of true expr.
    %load/vec4 v0x6000003dc480_0;
    %flag_set/vec4 9;
    %jmp/0 T_476.2, 9;
    %load/vec4 v0x6000003dc240_0;
    %jmp/1 T_476.3, 9;
T_476.2 ; End of true expr.
    %load/vec4 v0x6000003dc3f0_0;
    %jmp/0 T_476.3, 9;
 ; End of false expr.
    %blend;
T_476.3;
    %jmp/0 T_476.1, 8;
 ; End of false expr.
    %blend;
T_476.1;
    %store/vec4 v0x6000003dc3f0_0, 0, 1;
    %jmp T_476;
    .thread T_476;
    .scope S_0x7f9f35a7b0f0;
T_477 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dc6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_477.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_477.1, 8;
T_477.0 ; End of true expr.
    %load/vec4 v0x6000003dc7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_477.2, 9;
    %load/vec4 v0x6000003dc5a0_0;
    %jmp/1 T_477.3, 9;
T_477.2 ; End of true expr.
    %load/vec4 v0x6000003dc750_0;
    %jmp/0 T_477.3, 9;
 ; End of false expr.
    %blend;
T_477.3;
    %jmp/0 T_477.1, 8;
 ; End of false expr.
    %blend;
T_477.1;
    %store/vec4 v0x6000003dc750_0, 0, 1;
    %jmp T_477;
    .thread T_477;
    .scope S_0x7f9f35ad5220;
T_478 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_478.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_478.1, 8;
T_478.0 ; End of true expr.
    %load/vec4 v0x6000003dcb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_478.2, 9;
    %load/vec4 v0x6000003dc900_0;
    %jmp/1 T_478.3, 9;
T_478.2 ; End of true expr.
    %load/vec4 v0x6000003dcab0_0;
    %jmp/0 T_478.3, 9;
 ; End of false expr.
    %blend;
T_478.3;
    %jmp/0 T_478.1, 8;
 ; End of false expr.
    %blend;
T_478.1;
    %store/vec4 v0x6000003dcab0_0, 0, 1;
    %jmp T_478;
    .thread T_478;
    .scope S_0x7f9f35a7fff0;
T_479 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c6640_0;
    %flag_set/vec4 8;
    %jmp/0 T_479.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_479.1, 8;
T_479.0 ; End of true expr.
    %load/vec4 v0x6000003c6760_0;
    %flag_set/vec4 9;
    %jmp/0 T_479.2, 9;
    %load/vec4 v0x6000003c6520_0;
    %jmp/1 T_479.3, 9;
T_479.2 ; End of true expr.
    %load/vec4 v0x6000003c66d0_0;
    %jmp/0 T_479.3, 9;
 ; End of false expr.
    %blend;
T_479.3;
    %jmp/0 T_479.1, 8;
 ; End of false expr.
    %blend;
T_479.1;
    %store/vec4 v0x6000003c66d0_0, 0, 1;
    %jmp T_479;
    .thread T_479;
    .scope S_0x7f9f35a7faa0;
T_480 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c6f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_480.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_480.1, 8;
T_480.0 ; End of true expr.
    %load/vec4 v0x6000003c7060_0;
    %flag_set/vec4 9;
    %jmp/0 T_480.2, 9;
    %load/vec4 v0x6000003c6e20_0;
    %jmp/1 T_480.3, 9;
T_480.2 ; End of true expr.
    %load/vec4 v0x6000003c6fd0_0;
    %jmp/0 T_480.3, 9;
 ; End of false expr.
    %blend;
T_480.3;
    %jmp/0 T_480.1, 8;
 ; End of false expr.
    %blend;
T_480.1;
    %store/vec4 v0x6000003c6fd0_0, 0, 1;
    %jmp T_480;
    .thread T_480;
    .scope S_0x7f9f35a7f550;
T_481 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c7840_0;
    %flag_set/vec4 8;
    %jmp/0 T_481.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_481.1, 8;
T_481.0 ; End of true expr.
    %load/vec4 v0x6000003c7960_0;
    %flag_set/vec4 9;
    %jmp/0 T_481.2, 9;
    %load/vec4 v0x6000003c7720_0;
    %jmp/1 T_481.3, 9;
T_481.2 ; End of true expr.
    %load/vec4 v0x6000003c78d0_0;
    %jmp/0 T_481.3, 9;
 ; End of false expr.
    %blend;
T_481.3;
    %jmp/0 T_481.1, 8;
 ; End of false expr.
    %blend;
T_481.1;
    %store/vec4 v0x6000003c78d0_0, 0, 1;
    %jmp T_481;
    .thread T_481;
    .scope S_0x7f9f35a7f000;
T_482 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c01b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_482.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_482.1, 8;
T_482.0 ; End of true expr.
    %load/vec4 v0x6000003c02d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_482.2, 9;
    %load/vec4 v0x6000003c0090_0;
    %jmp/1 T_482.3, 9;
T_482.2 ; End of true expr.
    %load/vec4 v0x6000003c0240_0;
    %jmp/0 T_482.3, 9;
 ; End of false expr.
    %blend;
T_482.3;
    %jmp/0 T_482.1, 8;
 ; End of false expr.
    %blend;
T_482.1;
    %store/vec4 v0x6000003c0240_0, 0, 1;
    %jmp T_482;
    .thread T_482;
    .scope S_0x7f9f35a7eab0;
T_483 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c0ab0_0;
    %flag_set/vec4 8;
    %jmp/0 T_483.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_483.1, 8;
T_483.0 ; End of true expr.
    %load/vec4 v0x6000003c0bd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_483.2, 9;
    %load/vec4 v0x6000003c0990_0;
    %jmp/1 T_483.3, 9;
T_483.2 ; End of true expr.
    %load/vec4 v0x6000003c0b40_0;
    %jmp/0 T_483.3, 9;
 ; End of false expr.
    %blend;
T_483.3;
    %jmp/0 T_483.1, 8;
 ; End of false expr.
    %blend;
T_483.1;
    %store/vec4 v0x6000003c0b40_0, 0, 1;
    %jmp T_483;
    .thread T_483;
    .scope S_0x7f9f35a7e560;
T_484 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c13b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_484.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_484.1, 8;
T_484.0 ; End of true expr.
    %load/vec4 v0x6000003c14d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_484.2, 9;
    %load/vec4 v0x6000003c1290_0;
    %jmp/1 T_484.3, 9;
T_484.2 ; End of true expr.
    %load/vec4 v0x6000003c1440_0;
    %jmp/0 T_484.3, 9;
 ; End of false expr.
    %blend;
T_484.3;
    %jmp/0 T_484.1, 8;
 ; End of false expr.
    %blend;
T_484.1;
    %store/vec4 v0x6000003c1440_0, 0, 1;
    %jmp T_484;
    .thread T_484;
    .scope S_0x7f9f35a7e010;
T_485 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c1cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_485.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_485.1, 8;
T_485.0 ; End of true expr.
    %load/vec4 v0x6000003c1dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_485.2, 9;
    %load/vec4 v0x6000003c1b90_0;
    %jmp/1 T_485.3, 9;
T_485.2 ; End of true expr.
    %load/vec4 v0x6000003c1d40_0;
    %jmp/0 T_485.3, 9;
 ; End of false expr.
    %blend;
T_485.3;
    %jmp/0 T_485.1, 8;
 ; End of false expr.
    %blend;
T_485.1;
    %store/vec4 v0x6000003c1d40_0, 0, 1;
    %jmp T_485;
    .thread T_485;
    .scope S_0x7f9f35a7dac0;
T_486 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c25b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_486.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_486.1, 8;
T_486.0 ; End of true expr.
    %load/vec4 v0x6000003c26d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_486.2, 9;
    %load/vec4 v0x6000003c2490_0;
    %jmp/1 T_486.3, 9;
T_486.2 ; End of true expr.
    %load/vec4 v0x6000003c2640_0;
    %jmp/0 T_486.3, 9;
 ; End of false expr.
    %blend;
T_486.3;
    %jmp/0 T_486.1, 8;
 ; End of false expr.
    %blend;
T_486.1;
    %store/vec4 v0x6000003c2640_0, 0, 1;
    %jmp T_486;
    .thread T_486;
    .scope S_0x7f9f35a7d570;
T_487 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c2eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_487.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_487.1, 8;
T_487.0 ; End of true expr.
    %load/vec4 v0x6000003c2fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_487.2, 9;
    %load/vec4 v0x6000003c2d90_0;
    %jmp/1 T_487.3, 9;
T_487.2 ; End of true expr.
    %load/vec4 v0x6000003c2f40_0;
    %jmp/0 T_487.3, 9;
 ; End of false expr.
    %blend;
T_487.3;
    %jmp/0 T_487.1, 8;
 ; End of false expr.
    %blend;
T_487.1;
    %store/vec4 v0x6000003c2f40_0, 0, 1;
    %jmp T_487;
    .thread T_487;
    .scope S_0x7f9f35a7c580;
T_488 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c37b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_488.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_488.1, 8;
T_488.0 ; End of true expr.
    %load/vec4 v0x6000003c38d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_488.2, 9;
    %load/vec4 v0x6000003c3690_0;
    %jmp/1 T_488.3, 9;
T_488.2 ; End of true expr.
    %load/vec4 v0x6000003c3840_0;
    %jmp/0 T_488.3, 9;
 ; End of false expr.
    %blend;
T_488.3;
    %jmp/0 T_488.1, 8;
 ; End of false expr.
    %blend;
T_488.1;
    %store/vec4 v0x6000003c3840_0, 0, 1;
    %jmp T_488;
    .thread T_488;
    .scope S_0x7f9f35a7c030;
T_489 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cc120_0;
    %flag_set/vec4 8;
    %jmp/0 T_489.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_489.1, 8;
T_489.0 ; End of true expr.
    %load/vec4 v0x6000003cc240_0;
    %flag_set/vec4 9;
    %jmp/0 T_489.2, 9;
    %load/vec4 v0x6000003cc000_0;
    %jmp/1 T_489.3, 9;
T_489.2 ; End of true expr.
    %load/vec4 v0x6000003cc1b0_0;
    %jmp/0 T_489.3, 9;
 ; End of false expr.
    %blend;
T_489.3;
    %jmp/0 T_489.1, 8;
 ; End of false expr.
    %blend;
T_489.1;
    %store/vec4 v0x6000003cc1b0_0, 0, 1;
    %jmp T_489;
    .thread T_489;
    .scope S_0x7f9f35a7bae0;
T_490 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_490.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_490.1, 8;
T_490.0 ; End of true expr.
    %load/vec4 v0x6000003ccb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_490.2, 9;
    %load/vec4 v0x6000003cc900_0;
    %jmp/1 T_490.3, 9;
T_490.2 ; End of true expr.
    %load/vec4 v0x6000003ccab0_0;
    %jmp/0 T_490.3, 9;
 ; End of false expr.
    %blend;
T_490.3;
    %jmp/0 T_490.1, 8;
 ; End of false expr.
    %blend;
T_490.1;
    %store/vec4 v0x6000003ccab0_0, 0, 1;
    %jmp T_490;
    .thread T_490;
    .scope S_0x7f9f35a7b590;
T_491 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cd320_0;
    %flag_set/vec4 8;
    %jmp/0 T_491.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_491.1, 8;
T_491.0 ; End of true expr.
    %load/vec4 v0x6000003cd440_0;
    %flag_set/vec4 9;
    %jmp/0 T_491.2, 9;
    %load/vec4 v0x6000003cd200_0;
    %jmp/1 T_491.3, 9;
T_491.2 ; End of true expr.
    %load/vec4 v0x6000003cd3b0_0;
    %jmp/0 T_491.3, 9;
 ; End of false expr.
    %blend;
T_491.3;
    %jmp/0 T_491.1, 8;
 ; End of false expr.
    %blend;
T_491.1;
    %store/vec4 v0x6000003cd3b0_0, 0, 1;
    %jmp T_491;
    .thread T_491;
    .scope S_0x7f9f35ac90b0;
T_492 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cdc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_492.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_492.1, 8;
T_492.0 ; End of true expr.
    %load/vec4 v0x6000003cdd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_492.2, 9;
    %load/vec4 v0x6000003cdb00_0;
    %jmp/1 T_492.3, 9;
T_492.2 ; End of true expr.
    %load/vec4 v0x6000003cdcb0_0;
    %jmp/0 T_492.3, 9;
 ; End of false expr.
    %blend;
T_492.3;
    %jmp/0 T_492.1, 8;
 ; End of false expr.
    %blend;
T_492.1;
    %store/vec4 v0x6000003cdcb0_0, 0, 1;
    %jmp T_492;
    .thread T_492;
    .scope S_0x7f9f35ac9390;
T_493 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ce520_0;
    %flag_set/vec4 8;
    %jmp/0 T_493.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_493.1, 8;
T_493.0 ; End of true expr.
    %load/vec4 v0x6000003ce640_0;
    %flag_set/vec4 9;
    %jmp/0 T_493.2, 9;
    %load/vec4 v0x6000003ce400_0;
    %jmp/1 T_493.3, 9;
T_493.2 ; End of true expr.
    %load/vec4 v0x6000003ce5b0_0;
    %jmp/0 T_493.3, 9;
 ; End of false expr.
    %blend;
T_493.3;
    %jmp/0 T_493.1, 8;
 ; End of false expr.
    %blend;
T_493.1;
    %store/vec4 v0x6000003ce5b0_0, 0, 1;
    %jmp T_493;
    .thread T_493;
    .scope S_0x7f9f35ad28a0;
T_494 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_494.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_494.1, 8;
T_494.0 ; End of true expr.
    %load/vec4 v0x6000003cef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_494.2, 9;
    %load/vec4 v0x6000003ced00_0;
    %jmp/1 T_494.3, 9;
T_494.2 ; End of true expr.
    %load/vec4 v0x6000003ceeb0_0;
    %jmp/0 T_494.3, 9;
 ; End of false expr.
    %blend;
T_494.3;
    %jmp/0 T_494.1, 8;
 ; End of false expr.
    %blend;
T_494.1;
    %store/vec4 v0x6000003ceeb0_0, 0, 1;
    %jmp T_494;
    .thread T_494;
    .scope S_0x7f9f35a937f0;
T_495 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dcd80_0;
    %flag_set/vec4 8;
    %jmp/0 T_495.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_495.1, 8;
T_495.0 ; End of true expr.
    %load/vec4 v0x6000003dcea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_495.2, 9;
    %load/vec4 v0x6000003dcc60_0;
    %jmp/1 T_495.3, 9;
T_495.2 ; End of true expr.
    %load/vec4 v0x6000003dce10_0;
    %jmp/0 T_495.3, 9;
 ; End of false expr.
    %blend;
T_495.3;
    %jmp/0 T_495.1, 8;
 ; End of false expr.
    %blend;
T_495.1;
    %store/vec4 v0x6000003dce10_0, 0, 1;
    %jmp T_495;
    .thread T_495;
    .scope S_0x7f9f35a823b0;
T_496 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dd680_0;
    %flag_set/vec4 8;
    %jmp/0 T_496.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_496.1, 8;
T_496.0 ; End of true expr.
    %load/vec4 v0x6000003dd7a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_496.2, 9;
    %load/vec4 v0x6000003dd560_0;
    %jmp/1 T_496.3, 9;
T_496.2 ; End of true expr.
    %load/vec4 v0x6000003dd710_0;
    %jmp/0 T_496.3, 9;
 ; End of false expr.
    %blend;
T_496.3;
    %jmp/0 T_496.1, 8;
 ; End of false expr.
    %blend;
T_496.1;
    %store/vec4 v0x6000003dd710_0, 0, 1;
    %jmp T_496;
    .thread T_496;
    .scope S_0x7f9f35a7c960;
T_497 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ddf80_0;
    %flag_set/vec4 8;
    %jmp/0 T_497.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_497.1, 8;
T_497.0 ; End of true expr.
    %load/vec4 v0x6000003de0a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_497.2, 9;
    %load/vec4 v0x6000003dde60_0;
    %jmp/1 T_497.3, 9;
T_497.2 ; End of true expr.
    %load/vec4 v0x6000003de010_0;
    %jmp/0 T_497.3, 9;
 ; End of false expr.
    %blend;
T_497.3;
    %jmp/0 T_497.1, 8;
 ; End of false expr.
    %blend;
T_497.1;
    %store/vec4 v0x6000003de010_0, 0, 1;
    %jmp T_497;
    .thread T_497;
    .scope S_0x7f9f35acc130;
T_498 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003de880_0;
    %flag_set/vec4 8;
    %jmp/0 T_498.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_498.1, 8;
T_498.0 ; End of true expr.
    %load/vec4 v0x6000003de9a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_498.2, 9;
    %load/vec4 v0x6000003de760_0;
    %jmp/1 T_498.3, 9;
T_498.2 ; End of true expr.
    %load/vec4 v0x6000003de910_0;
    %jmp/0 T_498.3, 9;
 ; End of false expr.
    %blend;
T_498.3;
    %jmp/0 T_498.1, 8;
 ; End of false expr.
    %blend;
T_498.1;
    %store/vec4 v0x6000003de910_0, 0, 1;
    %jmp T_498;
    .thread T_498;
    .scope S_0x7f9f35ad5760;
T_499 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003df180_0;
    %flag_set/vec4 8;
    %jmp/0 T_499.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_499.1, 8;
T_499.0 ; End of true expr.
    %load/vec4 v0x6000003df2a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_499.2, 9;
    %load/vec4 v0x6000003df060_0;
    %jmp/1 T_499.3, 9;
T_499.2 ; End of true expr.
    %load/vec4 v0x6000003df210_0;
    %jmp/0 T_499.3, 9;
 ; End of false expr.
    %blend;
T_499.3;
    %jmp/0 T_499.1, 8;
 ; End of false expr.
    %blend;
T_499.1;
    %store/vec4 v0x6000003df210_0, 0, 1;
    %jmp T_499;
    .thread T_499;
    .scope S_0x7f9f35ad4160;
T_500 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003dfa80_0;
    %flag_set/vec4 8;
    %jmp/0 T_500.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_500.1, 8;
T_500.0 ; End of true expr.
    %load/vec4 v0x6000003dfba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_500.2, 9;
    %load/vec4 v0x6000003df960_0;
    %jmp/1 T_500.3, 9;
T_500.2 ; End of true expr.
    %load/vec4 v0x6000003dfb10_0;
    %jmp/0 T_500.3, 9;
 ; End of false expr.
    %blend;
T_500.3;
    %jmp/0 T_500.1, 8;
 ; End of false expr.
    %blend;
T_500.1;
    %store/vec4 v0x6000003dfb10_0, 0, 1;
    %jmp T_500;
    .thread T_500;
    .scope S_0x7f9f35ad4440;
T_501 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d83f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_501.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_501.1, 8;
T_501.0 ; End of true expr.
    %load/vec4 v0x6000003d8510_0;
    %flag_set/vec4 9;
    %jmp/0 T_501.2, 9;
    %load/vec4 v0x6000003d82d0_0;
    %jmp/1 T_501.3, 9;
T_501.2 ; End of true expr.
    %load/vec4 v0x6000003d8480_0;
    %jmp/0 T_501.3, 9;
 ; End of false expr.
    %blend;
T_501.3;
    %jmp/0 T_501.1, 8;
 ; End of false expr.
    %blend;
T_501.1;
    %store/vec4 v0x6000003d8480_0, 0, 1;
    %jmp T_501;
    .thread T_501;
    .scope S_0x7f9f35ad4720;
T_502 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d8cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_502.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_502.1, 8;
T_502.0 ; End of true expr.
    %load/vec4 v0x6000003d8e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_502.2, 9;
    %load/vec4 v0x6000003d8bd0_0;
    %jmp/1 T_502.3, 9;
T_502.2 ; End of true expr.
    %load/vec4 v0x6000003d8d80_0;
    %jmp/0 T_502.3, 9;
 ; End of false expr.
    %blend;
T_502.3;
    %jmp/0 T_502.1, 8;
 ; End of false expr.
    %blend;
T_502.1;
    %store/vec4 v0x6000003d8d80_0, 0, 1;
    %jmp T_502;
    .thread T_502;
    .scope S_0x7f9f35ad4a00;
T_503 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d95f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_503.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_503.1, 8;
T_503.0 ; End of true expr.
    %load/vec4 v0x6000003d9710_0;
    %flag_set/vec4 9;
    %jmp/0 T_503.2, 9;
    %load/vec4 v0x6000003d94d0_0;
    %jmp/1 T_503.3, 9;
T_503.2 ; End of true expr.
    %load/vec4 v0x6000003d9680_0;
    %jmp/0 T_503.3, 9;
 ; End of false expr.
    %blend;
T_503.3;
    %jmp/0 T_503.1, 8;
 ; End of false expr.
    %blend;
T_503.1;
    %store/vec4 v0x6000003d9680_0, 0, 1;
    %jmp T_503;
    .thread T_503;
    .scope S_0x7f9f35a7cda0;
T_504 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d9ef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_504.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_504.1, 8;
T_504.0 ; End of true expr.
    %load/vec4 v0x6000003da010_0;
    %flag_set/vec4 9;
    %jmp/0 T_504.2, 9;
    %load/vec4 v0x6000003d9dd0_0;
    %jmp/1 T_504.3, 9;
T_504.2 ; End of true expr.
    %load/vec4 v0x6000003d9f80_0;
    %jmp/0 T_504.3, 9;
 ; End of false expr.
    %blend;
T_504.3;
    %jmp/0 T_504.1, 8;
 ; End of false expr.
    %blend;
T_504.1;
    %store/vec4 v0x6000003d9f80_0, 0, 1;
    %jmp T_504;
    .thread T_504;
    .scope S_0x7f9f35a7d080;
T_505 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003da7f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_505.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_505.1, 8;
T_505.0 ; End of true expr.
    %load/vec4 v0x6000003da910_0;
    %flag_set/vec4 9;
    %jmp/0 T_505.2, 9;
    %load/vec4 v0x6000003da6d0_0;
    %jmp/1 T_505.3, 9;
T_505.2 ; End of true expr.
    %load/vec4 v0x6000003da880_0;
    %jmp/0 T_505.3, 9;
 ; End of false expr.
    %blend;
T_505.3;
    %jmp/0 T_505.1, 8;
 ; End of false expr.
    %blend;
T_505.1;
    %store/vec4 v0x6000003da880_0, 0, 1;
    %jmp T_505;
    .thread T_505;
    .scope S_0x7f9f35ad2f20;
T_506 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003db0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_506.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_506.1, 8;
T_506.0 ; End of true expr.
    %load/vec4 v0x6000003db210_0;
    %flag_set/vec4 9;
    %jmp/0 T_506.2, 9;
    %load/vec4 v0x6000003dafd0_0;
    %jmp/1 T_506.3, 9;
T_506.2 ; End of true expr.
    %load/vec4 v0x6000003db180_0;
    %jmp/0 T_506.3, 9;
 ; End of false expr.
    %blend;
T_506.3;
    %jmp/0 T_506.1, 8;
 ; End of false expr.
    %blend;
T_506.1;
    %store/vec4 v0x6000003db180_0, 0, 1;
    %jmp T_506;
    .thread T_506;
    .scope S_0x7f9f35a81fd0;
T_507 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003db9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_507.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_507.1, 8;
T_507.0 ; End of true expr.
    %load/vec4 v0x6000003dbb10_0;
    %flag_set/vec4 9;
    %jmp/0 T_507.2, 9;
    %load/vec4 v0x6000003db8d0_0;
    %jmp/1 T_507.3, 9;
T_507.2 ; End of true expr.
    %load/vec4 v0x6000003dba80_0;
    %jmp/0 T_507.3, 9;
 ; End of false expr.
    %blend;
T_507.3;
    %jmp/0 T_507.1, 8;
 ; End of false expr.
    %blend;
T_507.1;
    %store/vec4 v0x6000003dba80_0, 0, 1;
    %jmp T_507;
    .thread T_507;
    .scope S_0x7f9f35a81a80;
T_508 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c4360_0;
    %flag_set/vec4 8;
    %jmp/0 T_508.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_508.1, 8;
T_508.0 ; End of true expr.
    %load/vec4 v0x6000003c4480_0;
    %flag_set/vec4 9;
    %jmp/0 T_508.2, 9;
    %load/vec4 v0x6000003c4240_0;
    %jmp/1 T_508.3, 9;
T_508.2 ; End of true expr.
    %load/vec4 v0x6000003c43f0_0;
    %jmp/0 T_508.3, 9;
 ; End of false expr.
    %blend;
T_508.3;
    %jmp/0 T_508.1, 8;
 ; End of false expr.
    %blend;
T_508.1;
    %store/vec4 v0x6000003c43f0_0, 0, 1;
    %jmp T_508;
    .thread T_508;
    .scope S_0x7f9f35a81530;
T_509 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c4c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_509.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_509.1, 8;
T_509.0 ; End of true expr.
    %load/vec4 v0x6000003c4d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_509.2, 9;
    %load/vec4 v0x6000003c4b40_0;
    %jmp/1 T_509.3, 9;
T_509.2 ; End of true expr.
    %load/vec4 v0x6000003c4cf0_0;
    %jmp/0 T_509.3, 9;
 ; End of false expr.
    %blend;
T_509.3;
    %jmp/0 T_509.1, 8;
 ; End of false expr.
    %blend;
T_509.1;
    %store/vec4 v0x6000003c4cf0_0, 0, 1;
    %jmp T_509;
    .thread T_509;
    .scope S_0x7f9f35a80fe0;
T_510 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c5560_0;
    %flag_set/vec4 8;
    %jmp/0 T_510.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_510.1, 8;
T_510.0 ; End of true expr.
    %load/vec4 v0x6000003c5680_0;
    %flag_set/vec4 9;
    %jmp/0 T_510.2, 9;
    %load/vec4 v0x6000003c5440_0;
    %jmp/1 T_510.3, 9;
T_510.2 ; End of true expr.
    %load/vec4 v0x6000003c55f0_0;
    %jmp/0 T_510.3, 9;
 ; End of false expr.
    %blend;
T_510.3;
    %jmp/0 T_510.1, 8;
 ; End of false expr.
    %blend;
T_510.1;
    %store/vec4 v0x6000003c55f0_0, 0, 1;
    %jmp T_510;
    .thread T_510;
    .scope S_0x7f9f35aa0b60;
T_511 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000329950_0;
    %flag_set/vec4 8;
    %jmp/0 T_511.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_511.1, 8;
T_511.0 ; End of true expr.
    %load/vec4 v0x600000329a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_511.2, 9;
    %load/vec4 v0x600000329830_0;
    %jmp/1 T_511.3, 9;
T_511.2 ; End of true expr.
    %load/vec4 v0x6000003299e0_0;
    %jmp/0 T_511.3, 9;
 ; End of false expr.
    %blend;
T_511.3;
    %jmp/0 T_511.1, 8;
 ; End of false expr.
    %blend;
T_511.1;
    %store/vec4 v0x6000003299e0_0, 0, 1;
    %jmp T_511;
    .thread T_511;
    .scope S_0x7f9f35aa00c0;
T_512 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032a250_0;
    %flag_set/vec4 8;
    %jmp/0 T_512.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_512.1, 8;
T_512.0 ; End of true expr.
    %load/vec4 v0x60000032a370_0;
    %flag_set/vec4 9;
    %jmp/0 T_512.2, 9;
    %load/vec4 v0x60000032a130_0;
    %jmp/1 T_512.3, 9;
T_512.2 ; End of true expr.
    %load/vec4 v0x60000032a2e0_0;
    %jmp/0 T_512.3, 9;
 ; End of false expr.
    %blend;
T_512.3;
    %jmp/0 T_512.1, 8;
 ; End of false expr.
    %blend;
T_512.1;
    %store/vec4 v0x60000032a2e0_0, 0, 1;
    %jmp T_512;
    .thread T_512;
    .scope S_0x7f9f35a9f620;
T_513 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032ab50_0;
    %flag_set/vec4 8;
    %jmp/0 T_513.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_513.1, 8;
T_513.0 ; End of true expr.
    %load/vec4 v0x60000032ac70_0;
    %flag_set/vec4 9;
    %jmp/0 T_513.2, 9;
    %load/vec4 v0x60000032aa30_0;
    %jmp/1 T_513.3, 9;
T_513.2 ; End of true expr.
    %load/vec4 v0x60000032abe0_0;
    %jmp/0 T_513.3, 9;
 ; End of false expr.
    %blend;
T_513.3;
    %jmp/0 T_513.1, 8;
 ; End of false expr.
    %blend;
T_513.1;
    %store/vec4 v0x60000032abe0_0, 0, 1;
    %jmp T_513;
    .thread T_513;
    .scope S_0x7f9f35a9eb80;
T_514 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032b450_0;
    %flag_set/vec4 8;
    %jmp/0 T_514.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_514.1, 8;
T_514.0 ; End of true expr.
    %load/vec4 v0x60000032b570_0;
    %flag_set/vec4 9;
    %jmp/0 T_514.2, 9;
    %load/vec4 v0x60000032b330_0;
    %jmp/1 T_514.3, 9;
T_514.2 ; End of true expr.
    %load/vec4 v0x60000032b4e0_0;
    %jmp/0 T_514.3, 9;
 ; End of false expr.
    %blend;
T_514.3;
    %jmp/0 T_514.1, 8;
 ; End of false expr.
    %blend;
T_514.1;
    %store/vec4 v0x60000032b4e0_0, 0, 1;
    %jmp T_514;
    .thread T_514;
    .scope S_0x7f9f35a9e0e0;
T_515 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032bd50_0;
    %flag_set/vec4 8;
    %jmp/0 T_515.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_515.1, 8;
T_515.0 ; End of true expr.
    %load/vec4 v0x60000032be70_0;
    %flag_set/vec4 9;
    %jmp/0 T_515.2, 9;
    %load/vec4 v0x60000032bc30_0;
    %jmp/1 T_515.3, 9;
T_515.2 ; End of true expr.
    %load/vec4 v0x60000032bde0_0;
    %jmp/0 T_515.3, 9;
 ; End of false expr.
    %blend;
T_515.3;
    %jmp/0 T_515.1, 8;
 ; End of false expr.
    %blend;
T_515.1;
    %store/vec4 v0x60000032bde0_0, 0, 1;
    %jmp T_515;
    .thread T_515;
    .scope S_0x7f9f35a9d640;
T_516 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d46c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_516.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_516.1, 8;
T_516.0 ; End of true expr.
    %load/vec4 v0x6000003d47e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_516.2, 9;
    %load/vec4 v0x6000003d45a0_0;
    %jmp/1 T_516.3, 9;
T_516.2 ; End of true expr.
    %load/vec4 v0x6000003d4750_0;
    %jmp/0 T_516.3, 9;
 ; End of false expr.
    %blend;
T_516.3;
    %jmp/0 T_516.1, 8;
 ; End of false expr.
    %blend;
T_516.1;
    %store/vec4 v0x6000003d4750_0, 0, 1;
    %jmp T_516;
    .thread T_516;
    .scope S_0x7f9f35a9cba0;
T_517 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d4fc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_517.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_517.1, 8;
T_517.0 ; End of true expr.
    %load/vec4 v0x6000003d50e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_517.2, 9;
    %load/vec4 v0x6000003d4ea0_0;
    %jmp/1 T_517.3, 9;
T_517.2 ; End of true expr.
    %load/vec4 v0x6000003d5050_0;
    %jmp/0 T_517.3, 9;
 ; End of false expr.
    %blend;
T_517.3;
    %jmp/0 T_517.1, 8;
 ; End of false expr.
    %blend;
T_517.1;
    %store/vec4 v0x6000003d5050_0, 0, 1;
    %jmp T_517;
    .thread T_517;
    .scope S_0x7f9f35a9c100;
T_518 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d58c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_518.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_518.1, 8;
T_518.0 ; End of true expr.
    %load/vec4 v0x6000003d59e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_518.2, 9;
    %load/vec4 v0x6000003d57a0_0;
    %jmp/1 T_518.3, 9;
T_518.2 ; End of true expr.
    %load/vec4 v0x6000003d5950_0;
    %jmp/0 T_518.3, 9;
 ; End of false expr.
    %blend;
T_518.3;
    %jmp/0 T_518.1, 8;
 ; End of false expr.
    %blend;
T_518.1;
    %store/vec4 v0x6000003d5950_0, 0, 1;
    %jmp T_518;
    .thread T_518;
    .scope S_0x7f9f35a9b660;
T_519 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d61c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_519.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_519.1, 8;
T_519.0 ; End of true expr.
    %load/vec4 v0x6000003d62e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_519.2, 9;
    %load/vec4 v0x6000003d60a0_0;
    %jmp/1 T_519.3, 9;
T_519.2 ; End of true expr.
    %load/vec4 v0x6000003d6250_0;
    %jmp/0 T_519.3, 9;
 ; End of false expr.
    %blend;
T_519.3;
    %jmp/0 T_519.1, 8;
 ; End of false expr.
    %blend;
T_519.1;
    %store/vec4 v0x6000003d6250_0, 0, 1;
    %jmp T_519;
    .thread T_519;
    .scope S_0x7f9f35a9a120;
T_520 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d6ac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_520.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_520.1, 8;
T_520.0 ; End of true expr.
    %load/vec4 v0x6000003d6be0_0;
    %flag_set/vec4 9;
    %jmp/0 T_520.2, 9;
    %load/vec4 v0x6000003d69a0_0;
    %jmp/1 T_520.3, 9;
T_520.2 ; End of true expr.
    %load/vec4 v0x6000003d6b50_0;
    %jmp/0 T_520.3, 9;
 ; End of false expr.
    %blend;
T_520.3;
    %jmp/0 T_520.1, 8;
 ; End of false expr.
    %blend;
T_520.1;
    %store/vec4 v0x6000003d6b50_0, 0, 1;
    %jmp T_520;
    .thread T_520;
    .scope S_0x7f9f35a99680;
T_521 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d73c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_521.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_521.1, 8;
T_521.0 ; End of true expr.
    %load/vec4 v0x6000003d74e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_521.2, 9;
    %load/vec4 v0x6000003d72a0_0;
    %jmp/1 T_521.3, 9;
T_521.2 ; End of true expr.
    %load/vec4 v0x6000003d7450_0;
    %jmp/0 T_521.3, 9;
 ; End of false expr.
    %blend;
T_521.3;
    %jmp/0 T_521.1, 8;
 ; End of false expr.
    %blend;
T_521.1;
    %store/vec4 v0x6000003d7450_0, 0, 1;
    %jmp T_521;
    .thread T_521;
    .scope S_0x7f9f35a98be0;
T_522 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d7cc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_522.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_522.1, 8;
T_522.0 ; End of true expr.
    %load/vec4 v0x6000003d7de0_0;
    %flag_set/vec4 9;
    %jmp/0 T_522.2, 9;
    %load/vec4 v0x6000003d7ba0_0;
    %jmp/1 T_522.3, 9;
T_522.2 ; End of true expr.
    %load/vec4 v0x6000003d7d50_0;
    %jmp/0 T_522.3, 9;
 ; End of false expr.
    %blend;
T_522.3;
    %jmp/0 T_522.1, 8;
 ; End of false expr.
    %blend;
T_522.1;
    %store/vec4 v0x6000003d7d50_0, 0, 1;
    %jmp T_522;
    .thread T_522;
    .scope S_0x7f9f35a98140;
T_523 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_523.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_523.1, 8;
T_523.0 ; End of true expr.
    %load/vec4 v0x6000003d0750_0;
    %flag_set/vec4 9;
    %jmp/0 T_523.2, 9;
    %load/vec4 v0x6000003d0510_0;
    %jmp/1 T_523.3, 9;
T_523.2 ; End of true expr.
    %load/vec4 v0x6000003d06c0_0;
    %jmp/0 T_523.3, 9;
 ; End of false expr.
    %blend;
T_523.3;
    %jmp/0 T_523.1, 8;
 ; End of false expr.
    %blend;
T_523.1;
    %store/vec4 v0x6000003d06c0_0, 0, 1;
    %jmp T_523;
    .thread T_523;
    .scope S_0x7f9f35a976a0;
T_524 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d0f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_524.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_524.1, 8;
T_524.0 ; End of true expr.
    %load/vec4 v0x6000003d1050_0;
    %flag_set/vec4 9;
    %jmp/0 T_524.2, 9;
    %load/vec4 v0x6000003d0e10_0;
    %jmp/1 T_524.3, 9;
T_524.2 ; End of true expr.
    %load/vec4 v0x6000003d0fc0_0;
    %jmp/0 T_524.3, 9;
 ; End of false expr.
    %blend;
T_524.3;
    %jmp/0 T_524.1, 8;
 ; End of false expr.
    %blend;
T_524.1;
    %store/vec4 v0x6000003d0fc0_0, 0, 1;
    %jmp T_524;
    .thread T_524;
    .scope S_0x7f9f35a96c00;
T_525 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d1830_0;
    %flag_set/vec4 8;
    %jmp/0 T_525.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_525.1, 8;
T_525.0 ; End of true expr.
    %load/vec4 v0x6000003d1950_0;
    %flag_set/vec4 9;
    %jmp/0 T_525.2, 9;
    %load/vec4 v0x6000003d1710_0;
    %jmp/1 T_525.3, 9;
T_525.2 ; End of true expr.
    %load/vec4 v0x6000003d18c0_0;
    %jmp/0 T_525.3, 9;
 ; End of false expr.
    %blend;
T_525.3;
    %jmp/0 T_525.1, 8;
 ; End of false expr.
    %blend;
T_525.1;
    %store/vec4 v0x6000003d18c0_0, 0, 1;
    %jmp T_525;
    .thread T_525;
    .scope S_0x7f9f35a96160;
T_526 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003d2130_0;
    %flag_set/vec4 8;
    %jmp/0 T_526.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_526.1, 8;
T_526.0 ; End of true expr.
    %load/vec4 v0x6000003d2250_0;
    %flag_set/vec4 9;
    %jmp/0 T_526.2, 9;
    %load/vec4 v0x6000003d2010_0;
    %jmp/1 T_526.3, 9;
T_526.2 ; End of true expr.
    %load/vec4 v0x6000003d21c0_0;
    %jmp/0 T_526.3, 9;
 ; End of false expr.
    %blend;
T_526.3;
    %jmp/0 T_526.1, 8;
 ; End of false expr.
    %blend;
T_526.1;
    %store/vec4 v0x6000003d21c0_0, 0, 1;
    %jmp T_526;
    .thread T_526;
    .scope S_0x7f9f35ac74b0;
T_527 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f1170_0;
    %flag_set/vec4 8;
    %jmp/0 T_527.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_527.1, 8;
T_527.0 ; End of true expr.
    %load/vec4 v0x6000003f1290_0;
    %flag_set/vec4 9;
    %jmp/0 T_527.2, 9;
    %load/vec4 v0x6000003f1050_0;
    %jmp/1 T_527.3, 9;
T_527.2 ; End of true expr.
    %load/vec4 v0x6000003f1200_0;
    %jmp/0 T_527.3, 9;
 ; End of false expr.
    %blend;
T_527.3;
    %jmp/0 T_527.1, 8;
 ; End of false expr.
    %blend;
T_527.1;
    %store/vec4 v0x6000003f1200_0, 0, 1;
    %jmp T_527;
    .thread T_527;
    .scope S_0x7f9f35ac6f60;
T_528 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f1a70_0;
    %flag_set/vec4 8;
    %jmp/0 T_528.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_528.1, 8;
T_528.0 ; End of true expr.
    %load/vec4 v0x6000003f1b90_0;
    %flag_set/vec4 9;
    %jmp/0 T_528.2, 9;
    %load/vec4 v0x6000003f1950_0;
    %jmp/1 T_528.3, 9;
T_528.2 ; End of true expr.
    %load/vec4 v0x6000003f1b00_0;
    %jmp/0 T_528.3, 9;
 ; End of false expr.
    %blend;
T_528.3;
    %jmp/0 T_528.1, 8;
 ; End of false expr.
    %blend;
T_528.1;
    %store/vec4 v0x6000003f1b00_0, 0, 1;
    %jmp T_528;
    .thread T_528;
    .scope S_0x7f9f35ac6a10;
T_529 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f2370_0;
    %flag_set/vec4 8;
    %jmp/0 T_529.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_529.1, 8;
T_529.0 ; End of true expr.
    %load/vec4 v0x6000003f2490_0;
    %flag_set/vec4 9;
    %jmp/0 T_529.2, 9;
    %load/vec4 v0x6000003f2250_0;
    %jmp/1 T_529.3, 9;
T_529.2 ; End of true expr.
    %load/vec4 v0x6000003f2400_0;
    %jmp/0 T_529.3, 9;
 ; End of false expr.
    %blend;
T_529.3;
    %jmp/0 T_529.1, 8;
 ; End of false expr.
    %blend;
T_529.1;
    %store/vec4 v0x6000003f2400_0, 0, 1;
    %jmp T_529;
    .thread T_529;
    .scope S_0x7f9f35ac64c0;
T_530 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f2c70_0;
    %flag_set/vec4 8;
    %jmp/0 T_530.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_530.1, 8;
T_530.0 ; End of true expr.
    %load/vec4 v0x6000003f2d90_0;
    %flag_set/vec4 9;
    %jmp/0 T_530.2, 9;
    %load/vec4 v0x6000003f2b50_0;
    %jmp/1 T_530.3, 9;
T_530.2 ; End of true expr.
    %load/vec4 v0x6000003f2d00_0;
    %jmp/0 T_530.3, 9;
 ; End of false expr.
    %blend;
T_530.3;
    %jmp/0 T_530.1, 8;
 ; End of false expr.
    %blend;
T_530.1;
    %store/vec4 v0x6000003f2d00_0, 0, 1;
    %jmp T_530;
    .thread T_530;
    .scope S_0x7f9f35ac5f70;
T_531 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f3570_0;
    %flag_set/vec4 8;
    %jmp/0 T_531.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_531.1, 8;
T_531.0 ; End of true expr.
    %load/vec4 v0x6000003f3690_0;
    %flag_set/vec4 9;
    %jmp/0 T_531.2, 9;
    %load/vec4 v0x6000003f3450_0;
    %jmp/1 T_531.3, 9;
T_531.2 ; End of true expr.
    %load/vec4 v0x6000003f3600_0;
    %jmp/0 T_531.3, 9;
 ; End of false expr.
    %blend;
T_531.3;
    %jmp/0 T_531.1, 8;
 ; End of false expr.
    %blend;
T_531.1;
    %store/vec4 v0x6000003f3600_0, 0, 1;
    %jmp T_531;
    .thread T_531;
    .scope S_0x7f9f35ac5a20;
T_532 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f3e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_532.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_532.1, 8;
T_532.0 ; End of true expr.
    %load/vec4 v0x6000003fc000_0;
    %flag_set/vec4 9;
    %jmp/0 T_532.2, 9;
    %load/vec4 v0x6000003f3d50_0;
    %jmp/1 T_532.3, 9;
T_532.2 ; End of true expr.
    %load/vec4 v0x6000003f3f00_0;
    %jmp/0 T_532.3, 9;
 ; End of false expr.
    %blend;
T_532.3;
    %jmp/0 T_532.1, 8;
 ; End of false expr.
    %blend;
T_532.1;
    %store/vec4 v0x6000003f3f00_0, 0, 1;
    %jmp T_532;
    .thread T_532;
    .scope S_0x7f9f35ac54d0;
T_533 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fc7e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_533.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_533.1, 8;
T_533.0 ; End of true expr.
    %load/vec4 v0x6000003fc900_0;
    %flag_set/vec4 9;
    %jmp/0 T_533.2, 9;
    %load/vec4 v0x6000003fc6c0_0;
    %jmp/1 T_533.3, 9;
T_533.2 ; End of true expr.
    %load/vec4 v0x6000003fc870_0;
    %jmp/0 T_533.3, 9;
 ; End of false expr.
    %blend;
T_533.3;
    %jmp/0 T_533.1, 8;
 ; End of false expr.
    %blend;
T_533.1;
    %store/vec4 v0x6000003fc870_0, 0, 1;
    %jmp T_533;
    .thread T_533;
    .scope S_0x7f9f35ac4f80;
T_534 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fd0e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_534.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_534.1, 8;
T_534.0 ; End of true expr.
    %load/vec4 v0x6000003fd200_0;
    %flag_set/vec4 9;
    %jmp/0 T_534.2, 9;
    %load/vec4 v0x6000003fcfc0_0;
    %jmp/1 T_534.3, 9;
T_534.2 ; End of true expr.
    %load/vec4 v0x6000003fd170_0;
    %jmp/0 T_534.3, 9;
 ; End of false expr.
    %blend;
T_534.3;
    %jmp/0 T_534.1, 8;
 ; End of false expr.
    %blend;
T_534.1;
    %store/vec4 v0x6000003fd170_0, 0, 1;
    %jmp T_534;
    .thread T_534;
    .scope S_0x7f9f35ac4a30;
T_535 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fd9e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_535.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_535.1, 8;
T_535.0 ; End of true expr.
    %load/vec4 v0x6000003fdb00_0;
    %flag_set/vec4 9;
    %jmp/0 T_535.2, 9;
    %load/vec4 v0x6000003fd8c0_0;
    %jmp/1 T_535.3, 9;
T_535.2 ; End of true expr.
    %load/vec4 v0x6000003fda70_0;
    %jmp/0 T_535.3, 9;
 ; End of false expr.
    %blend;
T_535.3;
    %jmp/0 T_535.1, 8;
 ; End of false expr.
    %blend;
T_535.1;
    %store/vec4 v0x6000003fda70_0, 0, 1;
    %jmp T_535;
    .thread T_535;
    .scope S_0x7f9f35ad21e0;
T_536 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003fe2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_536.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_536.1, 8;
T_536.0 ; End of true expr.
    %load/vec4 v0x6000003fe400_0;
    %flag_set/vec4 9;
    %jmp/0 T_536.2, 9;
    %load/vec4 v0x6000003fe1c0_0;
    %jmp/1 T_536.3, 9;
T_536.2 ; End of true expr.
    %load/vec4 v0x6000003fe370_0;
    %jmp/0 T_536.3, 9;
 ; End of false expr.
    %blend;
T_536.3;
    %jmp/0 T_536.1, 8;
 ; End of false expr.
    %blend;
T_536.1;
    %store/vec4 v0x6000003fe370_0, 0, 1;
    %jmp T_536;
    .thread T_536;
    .scope S_0x7f9f35ad1c90;
T_537 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003febe0_0;
    %flag_set/vec4 8;
    %jmp/0 T_537.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_537.1, 8;
T_537.0 ; End of true expr.
    %load/vec4 v0x6000003fed00_0;
    %flag_set/vec4 9;
    %jmp/0 T_537.2, 9;
    %load/vec4 v0x6000003feac0_0;
    %jmp/1 T_537.3, 9;
T_537.2 ; End of true expr.
    %load/vec4 v0x6000003fec70_0;
    %jmp/0 T_537.3, 9;
 ; End of false expr.
    %blend;
T_537.3;
    %jmp/0 T_537.1, 8;
 ; End of false expr.
    %blend;
T_537.1;
    %store/vec4 v0x6000003fec70_0, 0, 1;
    %jmp T_537;
    .thread T_537;
    .scope S_0x7f9f35ad1740;
T_538 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ff4e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_538.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_538.1, 8;
T_538.0 ; End of true expr.
    %load/vec4 v0x6000003ff600_0;
    %flag_set/vec4 9;
    %jmp/0 T_538.2, 9;
    %load/vec4 v0x6000003ff3c0_0;
    %jmp/1 T_538.3, 9;
T_538.2 ; End of true expr.
    %load/vec4 v0x6000003ff570_0;
    %jmp/0 T_538.3, 9;
 ; End of false expr.
    %blend;
T_538.3;
    %jmp/0 T_538.1, 8;
 ; End of false expr.
    %blend;
T_538.1;
    %store/vec4 v0x6000003ff570_0, 0, 1;
    %jmp T_538;
    .thread T_538;
    .scope S_0x7f9f35ad11f0;
T_539 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ffde0_0;
    %flag_set/vec4 8;
    %jmp/0 T_539.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_539.1, 8;
T_539.0 ; End of true expr.
    %load/vec4 v0x6000003fff00_0;
    %flag_set/vec4 9;
    %jmp/0 T_539.2, 9;
    %load/vec4 v0x6000003ffcc0_0;
    %jmp/1 T_539.3, 9;
T_539.2 ; End of true expr.
    %load/vec4 v0x6000003ffe70_0;
    %jmp/0 T_539.3, 9;
 ; End of false expr.
    %blend;
T_539.3;
    %jmp/0 T_539.1, 8;
 ; End of false expr.
    %blend;
T_539.1;
    %store/vec4 v0x6000003ffe70_0, 0, 1;
    %jmp T_539;
    .thread T_539;
    .scope S_0x7f9f35ad0ca0;
T_540 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f8750_0;
    %flag_set/vec4 8;
    %jmp/0 T_540.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_540.1, 8;
T_540.0 ; End of true expr.
    %load/vec4 v0x6000003f8870_0;
    %flag_set/vec4 9;
    %jmp/0 T_540.2, 9;
    %load/vec4 v0x6000003f8630_0;
    %jmp/1 T_540.3, 9;
T_540.2 ; End of true expr.
    %load/vec4 v0x6000003f87e0_0;
    %jmp/0 T_540.3, 9;
 ; End of false expr.
    %blend;
T_540.3;
    %jmp/0 T_540.1, 8;
 ; End of false expr.
    %blend;
T_540.1;
    %store/vec4 v0x6000003f87e0_0, 0, 1;
    %jmp T_540;
    .thread T_540;
    .scope S_0x7f9f35ad0750;
T_541 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f9050_0;
    %flag_set/vec4 8;
    %jmp/0 T_541.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_541.1, 8;
T_541.0 ; End of true expr.
    %load/vec4 v0x6000003f9170_0;
    %flag_set/vec4 9;
    %jmp/0 T_541.2, 9;
    %load/vec4 v0x6000003f8f30_0;
    %jmp/1 T_541.3, 9;
T_541.2 ; End of true expr.
    %load/vec4 v0x6000003f90e0_0;
    %jmp/0 T_541.3, 9;
 ; End of false expr.
    %blend;
T_541.3;
    %jmp/0 T_541.1, 8;
 ; End of false expr.
    %blend;
T_541.1;
    %store/vec4 v0x6000003f90e0_0, 0, 1;
    %jmp T_541;
    .thread T_541;
    .scope S_0x7f9f35ad0200;
T_542 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f9950_0;
    %flag_set/vec4 8;
    %jmp/0 T_542.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_542.1, 8;
T_542.0 ; End of true expr.
    %load/vec4 v0x6000003f9a70_0;
    %flag_set/vec4 9;
    %jmp/0 T_542.2, 9;
    %load/vec4 v0x6000003f9830_0;
    %jmp/1 T_542.3, 9;
T_542.2 ; End of true expr.
    %load/vec4 v0x6000003f99e0_0;
    %jmp/0 T_542.3, 9;
 ; End of false expr.
    %blend;
T_542.3;
    %jmp/0 T_542.1, 8;
 ; End of false expr.
    %blend;
T_542.1;
    %store/vec4 v0x6000003f99e0_0, 0, 1;
    %jmp T_542;
    .thread T_542;
    .scope S_0x7f9f35ace170;
T_543 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cfba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_543.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_543.1, 8;
T_543.0 ; End of true expr.
    %load/vec4 v0x6000003cfcc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_543.2, 9;
    %load/vec4 v0x6000003cfa80_0;
    %jmp/1 T_543.3, 9;
T_543.2 ; End of true expr.
    %load/vec4 v0x6000003cfc30_0;
    %jmp/0 T_543.3, 9;
 ; End of false expr.
    %blend;
T_543.3;
    %jmp/0 T_543.1, 8;
 ; End of false expr.
    %blend;
T_543.1;
    %store/vec4 v0x6000003cfc30_0, 0, 1;
    %jmp T_543;
    .thread T_543;
    .scope S_0x7f9f35acdc20;
T_544 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c8510_0;
    %flag_set/vec4 8;
    %jmp/0 T_544.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_544.1, 8;
T_544.0 ; End of true expr.
    %load/vec4 v0x6000003c8630_0;
    %flag_set/vec4 9;
    %jmp/0 T_544.2, 9;
    %load/vec4 v0x6000003c83f0_0;
    %jmp/1 T_544.3, 9;
T_544.2 ; End of true expr.
    %load/vec4 v0x6000003c85a0_0;
    %jmp/0 T_544.3, 9;
 ; End of false expr.
    %blend;
T_544.3;
    %jmp/0 T_544.1, 8;
 ; End of false expr.
    %blend;
T_544.1;
    %store/vec4 v0x6000003c85a0_0, 0, 1;
    %jmp T_544;
    .thread T_544;
    .scope S_0x7f9f35acd6d0;
T_545 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c8e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_545.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_545.1, 8;
T_545.0 ; End of true expr.
    %load/vec4 v0x6000003c8f30_0;
    %flag_set/vec4 9;
    %jmp/0 T_545.2, 9;
    %load/vec4 v0x6000003c8cf0_0;
    %jmp/1 T_545.3, 9;
T_545.2 ; End of true expr.
    %load/vec4 v0x6000003c8ea0_0;
    %jmp/0 T_545.3, 9;
 ; End of false expr.
    %blend;
T_545.3;
    %jmp/0 T_545.1, 8;
 ; End of false expr.
    %blend;
T_545.1;
    %store/vec4 v0x6000003c8ea0_0, 0, 1;
    %jmp T_545;
    .thread T_545;
    .scope S_0x7f9f35acd180;
T_546 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003c9710_0;
    %flag_set/vec4 8;
    %jmp/0 T_546.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_546.1, 8;
T_546.0 ; End of true expr.
    %load/vec4 v0x6000003c9830_0;
    %flag_set/vec4 9;
    %jmp/0 T_546.2, 9;
    %load/vec4 v0x6000003c95f0_0;
    %jmp/1 T_546.3, 9;
T_546.2 ; End of true expr.
    %load/vec4 v0x6000003c97a0_0;
    %jmp/0 T_546.3, 9;
 ; End of false expr.
    %blend;
T_546.3;
    %jmp/0 T_546.1, 8;
 ; End of false expr.
    %blend;
T_546.1;
    %store/vec4 v0x6000003c97a0_0, 0, 1;
    %jmp T_546;
    .thread T_546;
    .scope S_0x7f9f35accc30;
T_547 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ca010_0;
    %flag_set/vec4 8;
    %jmp/0 T_547.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_547.1, 8;
T_547.0 ; End of true expr.
    %load/vec4 v0x6000003ca130_0;
    %flag_set/vec4 9;
    %jmp/0 T_547.2, 9;
    %load/vec4 v0x6000003c9ef0_0;
    %jmp/1 T_547.3, 9;
T_547.2 ; End of true expr.
    %load/vec4 v0x6000003ca0a0_0;
    %jmp/0 T_547.3, 9;
 ; End of false expr.
    %blend;
T_547.3;
    %jmp/0 T_547.1, 8;
 ; End of false expr.
    %blend;
T_547.1;
    %store/vec4 v0x6000003ca0a0_0, 0, 1;
    %jmp T_547;
    .thread T_547;
    .scope S_0x7f9f35acc6e0;
T_548 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003ca910_0;
    %flag_set/vec4 8;
    %jmp/0 T_548.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_548.1, 8;
T_548.0 ; End of true expr.
    %load/vec4 v0x6000003caa30_0;
    %flag_set/vec4 9;
    %jmp/0 T_548.2, 9;
    %load/vec4 v0x6000003ca7f0_0;
    %jmp/1 T_548.3, 9;
T_548.2 ; End of true expr.
    %load/vec4 v0x6000003ca9a0_0;
    %jmp/0 T_548.3, 9;
 ; End of false expr.
    %blend;
T_548.3;
    %jmp/0 T_548.1, 8;
 ; End of false expr.
    %blend;
T_548.1;
    %store/vec4 v0x6000003ca9a0_0, 0, 1;
    %jmp T_548;
    .thread T_548;
    .scope S_0x7f9f35acbd50;
T_549 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cb210_0;
    %flag_set/vec4 8;
    %jmp/0 T_549.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_549.1, 8;
T_549.0 ; End of true expr.
    %load/vec4 v0x6000003cb330_0;
    %flag_set/vec4 9;
    %jmp/0 T_549.2, 9;
    %load/vec4 v0x6000003cb0f0_0;
    %jmp/1 T_549.3, 9;
T_549.2 ; End of true expr.
    %load/vec4 v0x6000003cb2a0_0;
    %jmp/0 T_549.3, 9;
 ; End of false expr.
    %blend;
T_549.3;
    %jmp/0 T_549.1, 8;
 ; End of false expr.
    %blend;
T_549.1;
    %store/vec4 v0x6000003cb2a0_0, 0, 1;
    %jmp T_549;
    .thread T_549;
    .scope S_0x7f9f35acb800;
T_550 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003cbb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_550.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_550.1, 8;
T_550.0 ; End of true expr.
    %load/vec4 v0x6000003cbc30_0;
    %flag_set/vec4 9;
    %jmp/0 T_550.2, 9;
    %load/vec4 v0x6000003cb9f0_0;
    %jmp/1 T_550.3, 9;
T_550.2 ; End of true expr.
    %load/vec4 v0x6000003cbba0_0;
    %jmp/0 T_550.3, 9;
 ; End of false expr.
    %blend;
T_550.3;
    %jmp/0 T_550.1, 8;
 ; End of false expr.
    %blend;
T_550.1;
    %store/vec4 v0x6000003cbba0_0, 0, 1;
    %jmp T_550;
    .thread T_550;
    .scope S_0x7f9f35acb2b0;
T_551 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f4480_0;
    %flag_set/vec4 8;
    %jmp/0 T_551.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_551.1, 8;
T_551.0 ; End of true expr.
    %load/vec4 v0x6000003f45a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_551.2, 9;
    %load/vec4 v0x6000003f4360_0;
    %jmp/1 T_551.3, 9;
T_551.2 ; End of true expr.
    %load/vec4 v0x6000003f4510_0;
    %jmp/0 T_551.3, 9;
 ; End of false expr.
    %blend;
T_551.3;
    %jmp/0 T_551.1, 8;
 ; End of false expr.
    %blend;
T_551.1;
    %store/vec4 v0x6000003f4510_0, 0, 1;
    %jmp T_551;
    .thread T_551;
    .scope S_0x7f9f35acad60;
T_552 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f4d80_0;
    %flag_set/vec4 8;
    %jmp/0 T_552.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_552.1, 8;
T_552.0 ; End of true expr.
    %load/vec4 v0x6000003f4ea0_0;
    %flag_set/vec4 9;
    %jmp/0 T_552.2, 9;
    %load/vec4 v0x6000003f4c60_0;
    %jmp/1 T_552.3, 9;
T_552.2 ; End of true expr.
    %load/vec4 v0x6000003f4e10_0;
    %jmp/0 T_552.3, 9;
 ; End of false expr.
    %blend;
T_552.3;
    %jmp/0 T_552.1, 8;
 ; End of false expr.
    %blend;
T_552.1;
    %store/vec4 v0x6000003f4e10_0, 0, 1;
    %jmp T_552;
    .thread T_552;
    .scope S_0x7f9f35aca810;
T_553 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f5680_0;
    %flag_set/vec4 8;
    %jmp/0 T_553.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_553.1, 8;
T_553.0 ; End of true expr.
    %load/vec4 v0x6000003f57a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_553.2, 9;
    %load/vec4 v0x6000003f5560_0;
    %jmp/1 T_553.3, 9;
T_553.2 ; End of true expr.
    %load/vec4 v0x6000003f5710_0;
    %jmp/0 T_553.3, 9;
 ; End of false expr.
    %blend;
T_553.3;
    %jmp/0 T_553.1, 8;
 ; End of false expr.
    %blend;
T_553.1;
    %store/vec4 v0x6000003f5710_0, 0, 1;
    %jmp T_553;
    .thread T_553;
    .scope S_0x7f9f35aca2c0;
T_554 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f5f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_554.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_554.1, 8;
T_554.0 ; End of true expr.
    %load/vec4 v0x6000003f60a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_554.2, 9;
    %load/vec4 v0x6000003f5e60_0;
    %jmp/1 T_554.3, 9;
T_554.2 ; End of true expr.
    %load/vec4 v0x6000003f6010_0;
    %jmp/0 T_554.3, 9;
 ; End of false expr.
    %blend;
T_554.3;
    %jmp/0 T_554.1, 8;
 ; End of false expr.
    %blend;
T_554.1;
    %store/vec4 v0x6000003f6010_0, 0, 1;
    %jmp T_554;
    .thread T_554;
    .scope S_0x7f9f35ac9d70;
T_555 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f6880_0;
    %flag_set/vec4 8;
    %jmp/0 T_555.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_555.1, 8;
T_555.0 ; End of true expr.
    %load/vec4 v0x6000003f69a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_555.2, 9;
    %load/vec4 v0x6000003f6760_0;
    %jmp/1 T_555.3, 9;
T_555.2 ; End of true expr.
    %load/vec4 v0x6000003f6910_0;
    %jmp/0 T_555.3, 9;
 ; End of false expr.
    %blend;
T_555.3;
    %jmp/0 T_555.1, 8;
 ; End of false expr.
    %blend;
T_555.1;
    %store/vec4 v0x6000003f6910_0, 0, 1;
    %jmp T_555;
    .thread T_555;
    .scope S_0x7f9f35ac9820;
T_556 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f7180_0;
    %flag_set/vec4 8;
    %jmp/0 T_556.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_556.1, 8;
T_556.0 ; End of true expr.
    %load/vec4 v0x6000003f72a0_0;
    %flag_set/vec4 9;
    %jmp/0 T_556.2, 9;
    %load/vec4 v0x6000003f7060_0;
    %jmp/1 T_556.3, 9;
T_556.2 ; End of true expr.
    %load/vec4 v0x6000003f7210_0;
    %jmp/0 T_556.3, 9;
 ; End of false expr.
    %blend;
T_556.3;
    %jmp/0 T_556.1, 8;
 ; End of false expr.
    %blend;
T_556.1;
    %store/vec4 v0x6000003f7210_0, 0, 1;
    %jmp T_556;
    .thread T_556;
    .scope S_0x7f9f35ac8b60;
T_557 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f7a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_557.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_557.1, 8;
T_557.0 ; End of true expr.
    %load/vec4 v0x6000003f7ba0_0;
    %flag_set/vec4 9;
    %jmp/0 T_557.2, 9;
    %load/vec4 v0x6000003f7960_0;
    %jmp/1 T_557.3, 9;
T_557.2 ; End of true expr.
    %load/vec4 v0x6000003f7b10_0;
    %jmp/0 T_557.3, 9;
 ; End of false expr.
    %blend;
T_557.3;
    %jmp/0 T_557.1, 8;
 ; End of false expr.
    %blend;
T_557.1;
    %store/vec4 v0x6000003f7b10_0, 0, 1;
    %jmp T_557;
    .thread T_557;
    .scope S_0x7f9f35ac8610;
T_558 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003f03f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_558.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_558.1, 8;
T_558.0 ; End of true expr.
    %load/vec4 v0x6000003f0510_0;
    %flag_set/vec4 9;
    %jmp/0 T_558.2, 9;
    %load/vec4 v0x6000003f02d0_0;
    %jmp/1 T_558.3, 9;
T_558.2 ; End of true expr.
    %load/vec4 v0x6000003f0480_0;
    %jmp/0 T_558.3, 9;
 ; End of false expr.
    %blend;
T_558.3;
    %jmp/0 T_558.1, 8;
 ; End of false expr.
    %blend;
T_558.1;
    %store/vec4 v0x6000003f0480_0, 0, 1;
    %jmp T_558;
    .thread T_558;
    .scope S_0x7f9f35f1d740;
T_559 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000301050_0;
    %flag_set/vec4 8;
    %jmp/0 T_559.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_559.1, 8;
T_559.0 ; End of true expr.
    %load/vec4 v0x600000301170_0;
    %flag_set/vec4 9;
    %jmp/0 T_559.2, 9;
    %load/vec4 v0x600000300f30_0;
    %jmp/1 T_559.3, 9;
T_559.2 ; End of true expr.
    %load/vec4 v0x6000003010e0_0;
    %jmp/0 T_559.3, 9;
 ; End of false expr.
    %blend;
T_559.3;
    %jmp/0 T_559.1, 8;
 ; End of false expr.
    %blend;
T_559.1;
    %store/vec4 v0x6000003010e0_0, 0, 1;
    %jmp T_559;
    .thread T_559;
    .scope S_0x7f9f35f1b9b0;
T_560 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000300630_0;
    %flag_set/vec4 8;
    %jmp/0 T_560.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_560.1, 8;
T_560.0 ; End of true expr.
    %load/vec4 v0x600000300750_0;
    %flag_set/vec4 9;
    %jmp/0 T_560.2, 9;
    %load/vec4 v0x600000300510_0;
    %jmp/1 T_560.3, 9;
T_560.2 ; End of true expr.
    %load/vec4 v0x6000003006c0_0;
    %jmp/0 T_560.3, 9;
 ; End of false expr.
    %blend;
T_560.3;
    %jmp/0 T_560.1, 8;
 ; End of false expr.
    %blend;
T_560.1;
    %store/vec4 v0x6000003006c0_0, 0, 1;
    %jmp T_560;
    .thread T_560;
    .scope S_0x7f9f35f1bb20;
T_561 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000300990_0;
    %flag_set/vec4 8;
    %jmp/0 T_561.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_561.1, 8;
T_561.0 ; End of true expr.
    %load/vec4 v0x600000300ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_561.2, 9;
    %load/vec4 v0x600000300870_0;
    %jmp/1 T_561.3, 9;
T_561.2 ; End of true expr.
    %load/vec4 v0x600000300a20_0;
    %jmp/0 T_561.3, 9;
 ; End of false expr.
    %blend;
T_561.3;
    %jmp/0 T_561.1, 8;
 ; End of false expr.
    %blend;
T_561.1;
    %store/vec4 v0x600000300a20_0, 0, 1;
    %jmp T_561;
    .thread T_561;
    .scope S_0x7f9f35f1d5d0;
T_562 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000300cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_562.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_562.1, 8;
T_562.0 ; End of true expr.
    %load/vec4 v0x600000300e10_0;
    %flag_set/vec4 9;
    %jmp/0 T_562.2, 9;
    %load/vec4 v0x600000300bd0_0;
    %jmp/1 T_562.3, 9;
T_562.2 ; End of true expr.
    %load/vec4 v0x600000300d80_0;
    %jmp/0 T_562.3, 9;
 ; End of false expr.
    %blend;
T_562.3;
    %jmp/0 T_562.1, 8;
 ; End of false expr.
    %blend;
T_562.1;
    %store/vec4 v0x600000300d80_0, 0, 1;
    %jmp T_562;
    .thread T_562;
    .scope S_0x7f9f35aa3090;
T_563 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000323e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_563.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_563.1, 8;
T_563.0 ; End of true expr.
    %load/vec4 v0x600000328000_0;
    %flag_set/vec4 9;
    %jmp/0 T_563.2, 9;
    %load/vec4 v0x600000323d50_0;
    %jmp/1 T_563.3, 9;
T_563.2 ; End of true expr.
    %load/vec4 v0x600000323f00_0;
    %jmp/0 T_563.3, 9;
 ; End of false expr.
    %blend;
T_563.3;
    %jmp/0 T_563.1, 8;
 ; End of false expr.
    %blend;
T_563.1;
    %store/vec4 v0x600000323f00_0, 0, 1;
    %jmp T_563;
    .thread T_563;
    .scope S_0x7f9f35aa2b40;
T_564 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000328240_0;
    %flag_set/vec4 8;
    %jmp/0 T_564.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_564.1, 8;
T_564.0 ; End of true expr.
    %load/vec4 v0x600000328360_0;
    %flag_set/vec4 9;
    %jmp/0 T_564.2, 9;
    %load/vec4 v0x600000328120_0;
    %jmp/1 T_564.3, 9;
T_564.2 ; End of true expr.
    %load/vec4 v0x6000003282d0_0;
    %jmp/0 T_564.3, 9;
 ; End of false expr.
    %blend;
T_564.3;
    %jmp/0 T_564.1, 8;
 ; End of false expr.
    %blend;
T_564.1;
    %store/vec4 v0x6000003282d0_0, 0, 1;
    %jmp T_564;
    .thread T_564;
    .scope S_0x7f9f35aa25f0;
T_565 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003285a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_565.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_565.1, 8;
T_565.0 ; End of true expr.
    %load/vec4 v0x6000003286c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_565.2, 9;
    %load/vec4 v0x600000328480_0;
    %jmp/1 T_565.3, 9;
T_565.2 ; End of true expr.
    %load/vec4 v0x600000328630_0;
    %jmp/0 T_565.3, 9;
 ; End of false expr.
    %blend;
T_565.3;
    %jmp/0 T_565.1, 8;
 ; End of false expr.
    %blend;
T_565.1;
    %store/vec4 v0x600000328630_0, 0, 1;
    %jmp T_565;
    .thread T_565;
    .scope S_0x7f9f35aa20a0;
T_566 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000328900_0;
    %flag_set/vec4 8;
    %jmp/0 T_566.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_566.1, 8;
T_566.0 ; End of true expr.
    %load/vec4 v0x600000328a20_0;
    %flag_set/vec4 9;
    %jmp/0 T_566.2, 9;
    %load/vec4 v0x6000003287e0_0;
    %jmp/1 T_566.3, 9;
T_566.2 ; End of true expr.
    %load/vec4 v0x600000328990_0;
    %jmp/0 T_566.3, 9;
 ; End of false expr.
    %blend;
T_566.3;
    %jmp/0 T_566.1, 8;
 ; End of false expr.
    %blend;
T_566.1;
    %store/vec4 v0x600000328990_0, 0, 1;
    %jmp T_566;
    .thread T_566;
    .scope S_0x7f9f35f1db90;
T_567 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003013b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_567.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_567.1, 8;
T_567.0 ; End of true expr.
    %load/vec4 v0x6000003014d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_567.2, 9;
    %load/vec4 v0x600000301290_0;
    %jmp/1 T_567.3, 9;
T_567.2 ; End of true expr.
    %load/vec4 v0x600000301440_0;
    %jmp/0 T_567.3, 9;
 ; End of false expr.
    %blend;
T_567.3;
    %jmp/0 T_567.1, 8;
 ; End of false expr.
    %blend;
T_567.1;
    %store/vec4 v0x600000301440_0, 0, 1;
    %jmp T_567;
    .thread T_567;
    .scope S_0x7f9f35f1de70;
T_568 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000301cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_568.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_568.1, 8;
T_568.0 ; End of true expr.
    %load/vec4 v0x600000301dd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_568.2, 9;
    %load/vec4 v0x600000301b90_0;
    %jmp/1 T_568.3, 9;
T_568.2 ; End of true expr.
    %load/vec4 v0x600000301d40_0;
    %jmp/0 T_568.3, 9;
 ; End of false expr.
    %blend;
T_568.3;
    %jmp/0 T_568.1, 8;
 ; End of false expr.
    %blend;
T_568.1;
    %store/vec4 v0x600000301d40_0, 0, 1;
    %jmp T_568;
    .thread T_568;
    .scope S_0x7f9f35f1e150;
T_569 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003025b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_569.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_569.1, 8;
T_569.0 ; End of true expr.
    %load/vec4 v0x6000003026d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_569.2, 9;
    %load/vec4 v0x600000302490_0;
    %jmp/1 T_569.3, 9;
T_569.2 ; End of true expr.
    %load/vec4 v0x600000302640_0;
    %jmp/0 T_569.3, 9;
 ; End of false expr.
    %blend;
T_569.3;
    %jmp/0 T_569.1, 8;
 ; End of false expr.
    %blend;
T_569.1;
    %store/vec4 v0x600000302640_0, 0, 1;
    %jmp T_569;
    .thread T_569;
    .scope S_0x7f9f35f1e430;
T_570 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000302eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_570.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_570.1, 8;
T_570.0 ; End of true expr.
    %load/vec4 v0x600000302fd0_0;
    %flag_set/vec4 9;
    %jmp/0 T_570.2, 9;
    %load/vec4 v0x600000302d90_0;
    %jmp/1 T_570.3, 9;
T_570.2 ; End of true expr.
    %load/vec4 v0x600000302f40_0;
    %jmp/0 T_570.3, 9;
 ; End of false expr.
    %blend;
T_570.3;
    %jmp/0 T_570.1, 8;
 ; End of false expr.
    %blend;
T_570.1;
    %store/vec4 v0x600000302f40_0, 0, 1;
    %jmp T_570;
    .thread T_570;
    .scope S_0x7f9f35f1e710;
T_571 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003037b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_571.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_571.1, 8;
T_571.0 ; End of true expr.
    %load/vec4 v0x6000003038d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_571.2, 9;
    %load/vec4 v0x600000303690_0;
    %jmp/1 T_571.3, 9;
T_571.2 ; End of true expr.
    %load/vec4 v0x600000303840_0;
    %jmp/0 T_571.3, 9;
 ; End of false expr.
    %blend;
T_571.3;
    %jmp/0 T_571.1, 8;
 ; End of false expr.
    %blend;
T_571.1;
    %store/vec4 v0x600000303840_0, 0, 1;
    %jmp T_571;
    .thread T_571;
    .scope S_0x7f9f35f1e9f0;
T_572 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030c120_0;
    %flag_set/vec4 8;
    %jmp/0 T_572.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_572.1, 8;
T_572.0 ; End of true expr.
    %load/vec4 v0x60000030c240_0;
    %flag_set/vec4 9;
    %jmp/0 T_572.2, 9;
    %load/vec4 v0x60000030c000_0;
    %jmp/1 T_572.3, 9;
T_572.2 ; End of true expr.
    %load/vec4 v0x60000030c1b0_0;
    %jmp/0 T_572.3, 9;
 ; End of false expr.
    %blend;
T_572.3;
    %jmp/0 T_572.1, 8;
 ; End of false expr.
    %blend;
T_572.1;
    %store/vec4 v0x60000030c1b0_0, 0, 1;
    %jmp T_572;
    .thread T_572;
    .scope S_0x7f9f35f1ecd0;
T_573 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030ca20_0;
    %flag_set/vec4 8;
    %jmp/0 T_573.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_573.1, 8;
T_573.0 ; End of true expr.
    %load/vec4 v0x60000030cb40_0;
    %flag_set/vec4 9;
    %jmp/0 T_573.2, 9;
    %load/vec4 v0x60000030c900_0;
    %jmp/1 T_573.3, 9;
T_573.2 ; End of true expr.
    %load/vec4 v0x60000030cab0_0;
    %jmp/0 T_573.3, 9;
 ; End of false expr.
    %blend;
T_573.3;
    %jmp/0 T_573.1, 8;
 ; End of false expr.
    %blend;
T_573.1;
    %store/vec4 v0x60000030cab0_0, 0, 1;
    %jmp T_573;
    .thread T_573;
    .scope S_0x7f9f35f1efb0;
T_574 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030d320_0;
    %flag_set/vec4 8;
    %jmp/0 T_574.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_574.1, 8;
T_574.0 ; End of true expr.
    %load/vec4 v0x60000030d440_0;
    %flag_set/vec4 9;
    %jmp/0 T_574.2, 9;
    %load/vec4 v0x60000030d200_0;
    %jmp/1 T_574.3, 9;
T_574.2 ; End of true expr.
    %load/vec4 v0x60000030d3b0_0;
    %jmp/0 T_574.3, 9;
 ; End of false expr.
    %blend;
T_574.3;
    %jmp/0 T_574.1, 8;
 ; End of false expr.
    %blend;
T_574.1;
    %store/vec4 v0x60000030d3b0_0, 0, 1;
    %jmp T_574;
    .thread T_574;
    .scope S_0x7f9f35f1f290;
T_575 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030dc20_0;
    %flag_set/vec4 8;
    %jmp/0 T_575.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_575.1, 8;
T_575.0 ; End of true expr.
    %load/vec4 v0x60000030dd40_0;
    %flag_set/vec4 9;
    %jmp/0 T_575.2, 9;
    %load/vec4 v0x60000030db00_0;
    %jmp/1 T_575.3, 9;
T_575.2 ; End of true expr.
    %load/vec4 v0x60000030dcb0_0;
    %jmp/0 T_575.3, 9;
 ; End of false expr.
    %blend;
T_575.3;
    %jmp/0 T_575.1, 8;
 ; End of false expr.
    %blend;
T_575.1;
    %store/vec4 v0x60000030dcb0_0, 0, 1;
    %jmp T_575;
    .thread T_575;
    .scope S_0x7f9f35f1f570;
T_576 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030e520_0;
    %flag_set/vec4 8;
    %jmp/0 T_576.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_576.1, 8;
T_576.0 ; End of true expr.
    %load/vec4 v0x60000030e640_0;
    %flag_set/vec4 9;
    %jmp/0 T_576.2, 9;
    %load/vec4 v0x60000030e400_0;
    %jmp/1 T_576.3, 9;
T_576.2 ; End of true expr.
    %load/vec4 v0x60000030e5b0_0;
    %jmp/0 T_576.3, 9;
 ; End of false expr.
    %blend;
T_576.3;
    %jmp/0 T_576.1, 8;
 ; End of false expr.
    %blend;
T_576.1;
    %store/vec4 v0x60000030e5b0_0, 0, 1;
    %jmp T_576;
    .thread T_576;
    .scope S_0x7f9f35f1f850;
T_577 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030ee20_0;
    %flag_set/vec4 8;
    %jmp/0 T_577.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_577.1, 8;
T_577.0 ; End of true expr.
    %load/vec4 v0x60000030ef40_0;
    %flag_set/vec4 9;
    %jmp/0 T_577.2, 9;
    %load/vec4 v0x60000030ed00_0;
    %jmp/1 T_577.3, 9;
T_577.2 ; End of true expr.
    %load/vec4 v0x60000030eeb0_0;
    %jmp/0 T_577.3, 9;
 ; End of false expr.
    %blend;
T_577.3;
    %jmp/0 T_577.1, 8;
 ; End of false expr.
    %blend;
T_577.1;
    %store/vec4 v0x60000030eeb0_0, 0, 1;
    %jmp T_577;
    .thread T_577;
    .scope S_0x7f9f35f1fb30;
T_578 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000030f720_0;
    %flag_set/vec4 8;
    %jmp/0 T_578.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_578.1, 8;
T_578.0 ; End of true expr.
    %load/vec4 v0x60000030f840_0;
    %flag_set/vec4 9;
    %jmp/0 T_578.2, 9;
    %load/vec4 v0x60000030f600_0;
    %jmp/1 T_578.3, 9;
T_578.2 ; End of true expr.
    %load/vec4 v0x60000030f7b0_0;
    %jmp/0 T_578.3, 9;
 ; End of false expr.
    %blend;
T_578.3;
    %jmp/0 T_578.1, 8;
 ; End of false expr.
    %blend;
T_578.1;
    %store/vec4 v0x60000030f7b0_0, 0, 1;
    %jmp T_578;
    .thread T_578;
    .scope S_0x7f9f35f1fe10;
T_579 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000308090_0;
    %flag_set/vec4 8;
    %jmp/0 T_579.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_579.1, 8;
T_579.0 ; End of true expr.
    %load/vec4 v0x6000003081b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_579.2, 9;
    %load/vec4 v0x60000030ff00_0;
    %jmp/1 T_579.3, 9;
T_579.2 ; End of true expr.
    %load/vec4 v0x600000308120_0;
    %jmp/0 T_579.3, 9;
 ; End of false expr.
    %blend;
T_579.3;
    %jmp/0 T_579.1, 8;
 ; End of false expr.
    %blend;
T_579.1;
    %store/vec4 v0x600000308120_0, 0, 1;
    %jmp T_579;
    .thread T_579;
    .scope S_0x7f9f35f200f0;
T_580 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000308990_0;
    %flag_set/vec4 8;
    %jmp/0 T_580.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_580.1, 8;
T_580.0 ; End of true expr.
    %load/vec4 v0x600000308ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_580.2, 9;
    %load/vec4 v0x600000308870_0;
    %jmp/1 T_580.3, 9;
T_580.2 ; End of true expr.
    %load/vec4 v0x600000308a20_0;
    %jmp/0 T_580.3, 9;
 ; End of false expr.
    %blend;
T_580.3;
    %jmp/0 T_580.1, 8;
 ; End of false expr.
    %blend;
T_580.1;
    %store/vec4 v0x600000308a20_0, 0, 1;
    %jmp T_580;
    .thread T_580;
    .scope S_0x7f9f35f203d0;
T_581 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000309290_0;
    %flag_set/vec4 8;
    %jmp/0 T_581.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_581.1, 8;
T_581.0 ; End of true expr.
    %load/vec4 v0x6000003093b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_581.2, 9;
    %load/vec4 v0x600000309170_0;
    %jmp/1 T_581.3, 9;
T_581.2 ; End of true expr.
    %load/vec4 v0x600000309320_0;
    %jmp/0 T_581.3, 9;
 ; End of false expr.
    %blend;
T_581.3;
    %jmp/0 T_581.1, 8;
 ; End of false expr.
    %blend;
T_581.1;
    %store/vec4 v0x600000309320_0, 0, 1;
    %jmp T_581;
    .thread T_581;
    .scope S_0x7f9f35f206b0;
T_582 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000309b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_582.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_582.1, 8;
T_582.0 ; End of true expr.
    %load/vec4 v0x600000309cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_582.2, 9;
    %load/vec4 v0x600000309a70_0;
    %jmp/1 T_582.3, 9;
T_582.2 ; End of true expr.
    %load/vec4 v0x600000309c20_0;
    %jmp/0 T_582.3, 9;
 ; End of false expr.
    %blend;
T_582.3;
    %jmp/0 T_582.1, 8;
 ; End of false expr.
    %blend;
T_582.1;
    %store/vec4 v0x600000309c20_0, 0, 1;
    %jmp T_582;
    .thread T_582;
    .scope S_0x7f9f35f20f00;
T_583 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000257d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_583.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_583.1, 8;
T_583.0 ; End of true expr.
    %load/vec4 v0x600000257960_0;
    %flag_set/vec4 9;
    %jmp/0 T_583.2, 9;
    %load/vec4 v0x60000030a7f0_0;
    %jmp/1 T_583.3, 9;
T_583.2 ; End of true expr.
    %load/vec4 v0x600000257b10_0;
    %jmp/0 T_583.3, 9;
 ; End of false expr.
    %blend;
T_583.3;
    %jmp/0 T_583.1, 8;
 ; End of false expr.
    %blend;
T_583.1;
    %store/vec4 v0x600000257b10_0, 0, 1;
    %jmp T_583;
    .thread T_583;
    .scope S_0x7f9f35ac1ea0;
T_584 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000255dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_584.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_584.1, 8;
T_584.0 ; End of true expr.
    %load/vec4 v0x6000002559e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_584.2, 9;
    %load/vec4 v0x6000002561c0_0;
    %jmp/1 T_584.3, 9;
T_584.2 ; End of true expr.
    %load/vec4 v0x600000255c20_0;
    %jmp/0 T_584.3, 9;
 ; End of false expr.
    %blend;
T_584.3;
    %jmp/0 T_584.1, 8;
 ; End of false expr.
    %blend;
T_584.1;
    %store/vec4 v0x600000255c20_0, 0, 1;
    %jmp T_584;
    .thread T_584;
    .scope S_0x7f9f35ac1400;
T_585 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000254900_0;
    %flag_set/vec4 8;
    %jmp/0 T_585.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_585.1, 8;
T_585.0 ; End of true expr.
    %load/vec4 v0x6000002546c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_585.2, 9;
    %load/vec4 v0x600000254240_0;
    %jmp/1 T_585.3, 9;
T_585.2 ; End of true expr.
    %load/vec4 v0x600000254990_0;
    %jmp/0 T_585.3, 9;
 ; End of false expr.
    %blend;
T_585.3;
    %jmp/0 T_585.1, 8;
 ; End of false expr.
    %blend;
T_585.1;
    %store/vec4 v0x600000254990_0, 0, 1;
    %jmp T_585;
    .thread T_585;
    .scope S_0x7f9f35ac0960;
T_586 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000334360_0;
    %flag_set/vec4 8;
    %jmp/0 T_586.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_586.1, 8;
T_586.0 ; End of true expr.
    %load/vec4 v0x600000334480_0;
    %flag_set/vec4 9;
    %jmp/0 T_586.2, 9;
    %load/vec4 v0x600000334240_0;
    %jmp/1 T_586.3, 9;
T_586.2 ; End of true expr.
    %load/vec4 v0x6000003343f0_0;
    %jmp/0 T_586.3, 9;
 ; End of false expr.
    %blend;
T_586.3;
    %jmp/0 T_586.1, 8;
 ; End of false expr.
    %blend;
T_586.1;
    %store/vec4 v0x6000003343f0_0, 0, 1;
    %jmp T_586;
    .thread T_586;
    .scope S_0x7f9f35abfec0;
T_587 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000334c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_587.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_587.1, 8;
T_587.0 ; End of true expr.
    %load/vec4 v0x600000334d80_0;
    %flag_set/vec4 9;
    %jmp/0 T_587.2, 9;
    %load/vec4 v0x600000334b40_0;
    %jmp/1 T_587.3, 9;
T_587.2 ; End of true expr.
    %load/vec4 v0x600000334cf0_0;
    %jmp/0 T_587.3, 9;
 ; End of false expr.
    %blend;
T_587.3;
    %jmp/0 T_587.1, 8;
 ; End of false expr.
    %blend;
T_587.1;
    %store/vec4 v0x600000334cf0_0, 0, 1;
    %jmp T_587;
    .thread T_587;
    .scope S_0x7f9f35abf420;
T_588 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000335560_0;
    %flag_set/vec4 8;
    %jmp/0 T_588.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_588.1, 8;
T_588.0 ; End of true expr.
    %load/vec4 v0x600000335680_0;
    %flag_set/vec4 9;
    %jmp/0 T_588.2, 9;
    %load/vec4 v0x600000335440_0;
    %jmp/1 T_588.3, 9;
T_588.2 ; End of true expr.
    %load/vec4 v0x6000003355f0_0;
    %jmp/0 T_588.3, 9;
 ; End of false expr.
    %blend;
T_588.3;
    %jmp/0 T_588.1, 8;
 ; End of false expr.
    %blend;
T_588.1;
    %store/vec4 v0x6000003355f0_0, 0, 1;
    %jmp T_588;
    .thread T_588;
    .scope S_0x7f9f35abe980;
T_589 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000335e60_0;
    %flag_set/vec4 8;
    %jmp/0 T_589.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_589.1, 8;
T_589.0 ; End of true expr.
    %load/vec4 v0x600000335f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_589.2, 9;
    %load/vec4 v0x600000335d40_0;
    %jmp/1 T_589.3, 9;
T_589.2 ; End of true expr.
    %load/vec4 v0x600000335ef0_0;
    %jmp/0 T_589.3, 9;
 ; End of false expr.
    %blend;
T_589.3;
    %jmp/0 T_589.1, 8;
 ; End of false expr.
    %blend;
T_589.1;
    %store/vec4 v0x600000335ef0_0, 0, 1;
    %jmp T_589;
    .thread T_589;
    .scope S_0x7f9f35abdee0;
T_590 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000336760_0;
    %flag_set/vec4 8;
    %jmp/0 T_590.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_590.1, 8;
T_590.0 ; End of true expr.
    %load/vec4 v0x600000336880_0;
    %flag_set/vec4 9;
    %jmp/0 T_590.2, 9;
    %load/vec4 v0x600000336640_0;
    %jmp/1 T_590.3, 9;
T_590.2 ; End of true expr.
    %load/vec4 v0x6000003367f0_0;
    %jmp/0 T_590.3, 9;
 ; End of false expr.
    %blend;
T_590.3;
    %jmp/0 T_590.1, 8;
 ; End of false expr.
    %blend;
T_590.1;
    %store/vec4 v0x6000003367f0_0, 0, 1;
    %jmp T_590;
    .thread T_590;
    .scope S_0x7f9f35abd000;
T_591 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000337060_0;
    %flag_set/vec4 8;
    %jmp/0 T_591.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_591.1, 8;
T_591.0 ; End of true expr.
    %load/vec4 v0x600000337180_0;
    %flag_set/vec4 9;
    %jmp/0 T_591.2, 9;
    %load/vec4 v0x600000336f40_0;
    %jmp/1 T_591.3, 9;
T_591.2 ; End of true expr.
    %load/vec4 v0x6000003370f0_0;
    %jmp/0 T_591.3, 9;
 ; End of false expr.
    %blend;
T_591.3;
    %jmp/0 T_591.1, 8;
 ; End of false expr.
    %blend;
T_591.1;
    %store/vec4 v0x6000003370f0_0, 0, 1;
    %jmp T_591;
    .thread T_591;
    .scope S_0x7f9f35abc340;
T_592 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000337960_0;
    %flag_set/vec4 8;
    %jmp/0 T_592.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_592.1, 8;
T_592.0 ; End of true expr.
    %load/vec4 v0x600000337a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_592.2, 9;
    %load/vec4 v0x600000337840_0;
    %jmp/1 T_592.3, 9;
T_592.2 ; End of true expr.
    %load/vec4 v0x6000003379f0_0;
    %jmp/0 T_592.3, 9;
 ; End of false expr.
    %blend;
T_592.3;
    %jmp/0 T_592.1, 8;
 ; End of false expr.
    %blend;
T_592.1;
    %store/vec4 v0x6000003379f0_0, 0, 1;
    %jmp T_592;
    .thread T_592;
    .scope S_0x7f9f35abb8a0;
T_593 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003302d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_593.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_593.1, 8;
T_593.0 ; End of true expr.
    %load/vec4 v0x6000003303f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_593.2, 9;
    %load/vec4 v0x6000003301b0_0;
    %jmp/1 T_593.3, 9;
T_593.2 ; End of true expr.
    %load/vec4 v0x600000330360_0;
    %jmp/0 T_593.3, 9;
 ; End of false expr.
    %blend;
T_593.3;
    %jmp/0 T_593.1, 8;
 ; End of false expr.
    %blend;
T_593.1;
    %store/vec4 v0x600000330360_0, 0, 1;
    %jmp T_593;
    .thread T_593;
    .scope S_0x7f9f35abae00;
T_594 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000330bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_594.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_594.1, 8;
T_594.0 ; End of true expr.
    %load/vec4 v0x600000330cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_594.2, 9;
    %load/vec4 v0x600000330ab0_0;
    %jmp/1 T_594.3, 9;
T_594.2 ; End of true expr.
    %load/vec4 v0x600000330c60_0;
    %jmp/0 T_594.3, 9;
 ; End of false expr.
    %blend;
T_594.3;
    %jmp/0 T_594.1, 8;
 ; End of false expr.
    %blend;
T_594.1;
    %store/vec4 v0x600000330c60_0, 0, 1;
    %jmp T_594;
    .thread T_594;
    .scope S_0x7f9f35aba360;
T_595 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003314d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_595.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_595.1, 8;
T_595.0 ; End of true expr.
    %load/vec4 v0x6000003315f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_595.2, 9;
    %load/vec4 v0x6000003313b0_0;
    %jmp/1 T_595.3, 9;
T_595.2 ; End of true expr.
    %load/vec4 v0x600000331560_0;
    %jmp/0 T_595.3, 9;
 ; End of false expr.
    %blend;
T_595.3;
    %jmp/0 T_595.1, 8;
 ; End of false expr.
    %blend;
T_595.1;
    %store/vec4 v0x600000331560_0, 0, 1;
    %jmp T_595;
    .thread T_595;
    .scope S_0x7f9f35ab98c0;
T_596 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000331dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_596.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_596.1, 8;
T_596.0 ; End of true expr.
    %load/vec4 v0x600000331ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_596.2, 9;
    %load/vec4 v0x600000331cb0_0;
    %jmp/1 T_596.3, 9;
T_596.2 ; End of true expr.
    %load/vec4 v0x600000331e60_0;
    %jmp/0 T_596.3, 9;
 ; End of false expr.
    %blend;
T_596.3;
    %jmp/0 T_596.1, 8;
 ; End of false expr.
    %blend;
T_596.1;
    %store/vec4 v0x600000331e60_0, 0, 1;
    %jmp T_596;
    .thread T_596;
    .scope S_0x7f9f35ab8e20;
T_597 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003326d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_597.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_597.1, 8;
T_597.0 ; End of true expr.
    %load/vec4 v0x6000003327f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_597.2, 9;
    %load/vec4 v0x6000003325b0_0;
    %jmp/1 T_597.3, 9;
T_597.2 ; End of true expr.
    %load/vec4 v0x600000332760_0;
    %jmp/0 T_597.3, 9;
 ; End of false expr.
    %blend;
T_597.3;
    %jmp/0 T_597.1, 8;
 ; End of false expr.
    %blend;
T_597.1;
    %store/vec4 v0x600000332760_0, 0, 1;
    %jmp T_597;
    .thread T_597;
    .scope S_0x7f9f35ab8380;
T_598 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000332fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_598.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_598.1, 8;
T_598.0 ; End of true expr.
    %load/vec4 v0x6000003330f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_598.2, 9;
    %load/vec4 v0x600000332eb0_0;
    %jmp/1 T_598.3, 9;
T_598.2 ; End of true expr.
    %load/vec4 v0x600000333060_0;
    %jmp/0 T_598.3, 9;
 ; End of false expr.
    %blend;
T_598.3;
    %jmp/0 T_598.1, 8;
 ; End of false expr.
    %blend;
T_598.1;
    %store/vec4 v0x600000333060_0, 0, 1;
    %jmp T_598;
    .thread T_598;
    .scope S_0x7f9f35ce6d60;
T_599 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031f060_0;
    %flag_set/vec4 8;
    %jmp/0 T_599.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_599.1, 8;
T_599.0 ; End of true expr.
    %load/vec4 v0x60000031f180_0;
    %flag_set/vec4 9;
    %jmp/0 T_599.2, 9;
    %load/vec4 v0x60000031ef40_0;
    %jmp/1 T_599.3, 9;
T_599.2 ; End of true expr.
    %load/vec4 v0x60000031f0f0_0;
    %jmp/0 T_599.3, 9;
 ; End of false expr.
    %blend;
T_599.3;
    %jmp/0 T_599.1, 8;
 ; End of false expr.
    %blend;
T_599.1;
    %store/vec4 v0x60000031f0f0_0, 0, 1;
    %jmp T_599;
    .thread T_599;
    .scope S_0x7f9f35ce6810;
T_600 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031f960_0;
    %flag_set/vec4 8;
    %jmp/0 T_600.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_600.1, 8;
T_600.0 ; End of true expr.
    %load/vec4 v0x60000031fa80_0;
    %flag_set/vec4 9;
    %jmp/0 T_600.2, 9;
    %load/vec4 v0x60000031f840_0;
    %jmp/1 T_600.3, 9;
T_600.2 ; End of true expr.
    %load/vec4 v0x60000031f9f0_0;
    %jmp/0 T_600.3, 9;
 ; End of false expr.
    %blend;
T_600.3;
    %jmp/0 T_600.1, 8;
 ; End of false expr.
    %blend;
T_600.1;
    %store/vec4 v0x60000031f9f0_0, 0, 1;
    %jmp T_600;
    .thread T_600;
    .scope S_0x7f9f35ce62c0;
T_601 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003182d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_601.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_601.1, 8;
T_601.0 ; End of true expr.
    %load/vec4 v0x6000003183f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_601.2, 9;
    %load/vec4 v0x6000003181b0_0;
    %jmp/1 T_601.3, 9;
T_601.2 ; End of true expr.
    %load/vec4 v0x600000318360_0;
    %jmp/0 T_601.3, 9;
 ; End of false expr.
    %blend;
T_601.3;
    %jmp/0 T_601.1, 8;
 ; End of false expr.
    %blend;
T_601.1;
    %store/vec4 v0x600000318360_0, 0, 1;
    %jmp T_601;
    .thread T_601;
    .scope S_0x7f9f35f1a9e0;
T_602 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000318bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_602.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_602.1, 8;
T_602.0 ; End of true expr.
    %load/vec4 v0x600000318cf0_0;
    %flag_set/vec4 9;
    %jmp/0 T_602.2, 9;
    %load/vec4 v0x600000318ab0_0;
    %jmp/1 T_602.3, 9;
T_602.2 ; End of true expr.
    %load/vec4 v0x600000318c60_0;
    %jmp/0 T_602.3, 9;
 ; End of false expr.
    %blend;
T_602.3;
    %jmp/0 T_602.1, 8;
 ; End of false expr.
    %blend;
T_602.1;
    %store/vec4 v0x600000318c60_0, 0, 1;
    %jmp T_602;
    .thread T_602;
    .scope S_0x7f9f35f1acc0;
T_603 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003194d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_603.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_603.1, 8;
T_603.0 ; End of true expr.
    %load/vec4 v0x6000003195f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_603.2, 9;
    %load/vec4 v0x6000003193b0_0;
    %jmp/1 T_603.3, 9;
T_603.2 ; End of true expr.
    %load/vec4 v0x600000319560_0;
    %jmp/0 T_603.3, 9;
 ; End of false expr.
    %blend;
T_603.3;
    %jmp/0 T_603.1, 8;
 ; End of false expr.
    %blend;
T_603.1;
    %store/vec4 v0x600000319560_0, 0, 1;
    %jmp T_603;
    .thread T_603;
    .scope S_0x7f9f35f1afa0;
T_604 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000319dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_604.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_604.1, 8;
T_604.0 ; End of true expr.
    %load/vec4 v0x600000319ef0_0;
    %flag_set/vec4 9;
    %jmp/0 T_604.2, 9;
    %load/vec4 v0x600000319cb0_0;
    %jmp/1 T_604.3, 9;
T_604.2 ; End of true expr.
    %load/vec4 v0x600000319e60_0;
    %jmp/0 T_604.3, 9;
 ; End of false expr.
    %blend;
T_604.3;
    %jmp/0 T_604.1, 8;
 ; End of false expr.
    %blend;
T_604.1;
    %store/vec4 v0x600000319e60_0, 0, 1;
    %jmp T_604;
    .thread T_604;
    .scope S_0x7f9f35f1b280;
T_605 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031a6d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_605.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_605.1, 8;
T_605.0 ; End of true expr.
    %load/vec4 v0x60000031a7f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_605.2, 9;
    %load/vec4 v0x60000031a5b0_0;
    %jmp/1 T_605.3, 9;
T_605.2 ; End of true expr.
    %load/vec4 v0x60000031a760_0;
    %jmp/0 T_605.3, 9;
 ; End of false expr.
    %blend;
T_605.3;
    %jmp/0 T_605.1, 8;
 ; End of false expr.
    %blend;
T_605.1;
    %store/vec4 v0x60000031a760_0, 0, 1;
    %jmp T_605;
    .thread T_605;
    .scope S_0x7f9f35f1b560;
T_606 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031afd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_606.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_606.1, 8;
T_606.0 ; End of true expr.
    %load/vec4 v0x60000031b0f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_606.2, 9;
    %load/vec4 v0x60000031aeb0_0;
    %jmp/1 T_606.3, 9;
T_606.2 ; End of true expr.
    %load/vec4 v0x60000031b060_0;
    %jmp/0 T_606.3, 9;
 ; End of false expr.
    %blend;
T_606.3;
    %jmp/0 T_606.1, 8;
 ; End of false expr.
    %blend;
T_606.1;
    %store/vec4 v0x60000031b060_0, 0, 1;
    %jmp T_606;
    .thread T_606;
    .scope S_0x7f9f35f1b840;
T_607 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000031b8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_607.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_607.1, 8;
T_607.0 ; End of true expr.
    %load/vec4 v0x60000031b9f0_0;
    %flag_set/vec4 9;
    %jmp/0 T_607.2, 9;
    %load/vec4 v0x60000031b7b0_0;
    %jmp/1 T_607.3, 9;
T_607.2 ; End of true expr.
    %load/vec4 v0x60000031b960_0;
    %jmp/0 T_607.3, 9;
 ; End of false expr.
    %blend;
T_607.3;
    %jmp/0 T_607.1, 8;
 ; End of false expr.
    %blend;
T_607.1;
    %store/vec4 v0x60000031b960_0, 0, 1;
    %jmp T_607;
    .thread T_607;
    .scope S_0x7f9f35f1bf20;
T_608 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000304240_0;
    %flag_set/vec4 8;
    %jmp/0 T_608.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_608.1, 8;
T_608.0 ; End of true expr.
    %load/vec4 v0x600000304360_0;
    %flag_set/vec4 9;
    %jmp/0 T_608.2, 9;
    %load/vec4 v0x600000304120_0;
    %jmp/1 T_608.3, 9;
T_608.2 ; End of true expr.
    %load/vec4 v0x6000003042d0_0;
    %jmp/0 T_608.3, 9;
 ; End of false expr.
    %blend;
T_608.3;
    %jmp/0 T_608.1, 8;
 ; End of false expr.
    %blend;
T_608.1;
    %store/vec4 v0x6000003042d0_0, 0, 1;
    %jmp T_608;
    .thread T_608;
    .scope S_0x7f9f35f1c200;
T_609 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000304b40_0;
    %flag_set/vec4 8;
    %jmp/0 T_609.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_609.1, 8;
T_609.0 ; End of true expr.
    %load/vec4 v0x600000304c60_0;
    %flag_set/vec4 9;
    %jmp/0 T_609.2, 9;
    %load/vec4 v0x600000304a20_0;
    %jmp/1 T_609.3, 9;
T_609.2 ; End of true expr.
    %load/vec4 v0x600000304bd0_0;
    %jmp/0 T_609.3, 9;
 ; End of false expr.
    %blend;
T_609.3;
    %jmp/0 T_609.1, 8;
 ; End of false expr.
    %blend;
T_609.1;
    %store/vec4 v0x600000304bd0_0, 0, 1;
    %jmp T_609;
    .thread T_609;
    .scope S_0x7f9f35f1c4e0;
T_610 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000305440_0;
    %flag_set/vec4 8;
    %jmp/0 T_610.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_610.1, 8;
T_610.0 ; End of true expr.
    %load/vec4 v0x600000305560_0;
    %flag_set/vec4 9;
    %jmp/0 T_610.2, 9;
    %load/vec4 v0x600000305320_0;
    %jmp/1 T_610.3, 9;
T_610.2 ; End of true expr.
    %load/vec4 v0x6000003054d0_0;
    %jmp/0 T_610.3, 9;
 ; End of false expr.
    %blend;
T_610.3;
    %jmp/0 T_610.1, 8;
 ; End of false expr.
    %blend;
T_610.1;
    %store/vec4 v0x6000003054d0_0, 0, 1;
    %jmp T_610;
    .thread T_610;
    .scope S_0x7f9f35f1c7c0;
T_611 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000305d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_611.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_611.1, 8;
T_611.0 ; End of true expr.
    %load/vec4 v0x600000305e60_0;
    %flag_set/vec4 9;
    %jmp/0 T_611.2, 9;
    %load/vec4 v0x600000305c20_0;
    %jmp/1 T_611.3, 9;
T_611.2 ; End of true expr.
    %load/vec4 v0x600000305dd0_0;
    %jmp/0 T_611.3, 9;
 ; End of false expr.
    %blend;
T_611.3;
    %jmp/0 T_611.1, 8;
 ; End of false expr.
    %blend;
T_611.1;
    %store/vec4 v0x600000305dd0_0, 0, 1;
    %jmp T_611;
    .thread T_611;
    .scope S_0x7f9f35f1caa0;
T_612 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000306640_0;
    %flag_set/vec4 8;
    %jmp/0 T_612.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_612.1, 8;
T_612.0 ; End of true expr.
    %load/vec4 v0x600000306760_0;
    %flag_set/vec4 9;
    %jmp/0 T_612.2, 9;
    %load/vec4 v0x600000306520_0;
    %jmp/1 T_612.3, 9;
T_612.2 ; End of true expr.
    %load/vec4 v0x6000003066d0_0;
    %jmp/0 T_612.3, 9;
 ; End of false expr.
    %blend;
T_612.3;
    %jmp/0 T_612.1, 8;
 ; End of false expr.
    %blend;
T_612.1;
    %store/vec4 v0x6000003066d0_0, 0, 1;
    %jmp T_612;
    .thread T_612;
    .scope S_0x7f9f35f1cd80;
T_613 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000306f40_0;
    %flag_set/vec4 8;
    %jmp/0 T_613.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_613.1, 8;
T_613.0 ; End of true expr.
    %load/vec4 v0x600000307060_0;
    %flag_set/vec4 9;
    %jmp/0 T_613.2, 9;
    %load/vec4 v0x600000306e20_0;
    %jmp/1 T_613.3, 9;
T_613.2 ; End of true expr.
    %load/vec4 v0x600000306fd0_0;
    %jmp/0 T_613.3, 9;
 ; End of false expr.
    %blend;
T_613.3;
    %jmp/0 T_613.1, 8;
 ; End of false expr.
    %blend;
T_613.1;
    %store/vec4 v0x600000306fd0_0, 0, 1;
    %jmp T_613;
    .thread T_613;
    .scope S_0x7f9f35f1d060;
T_614 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000307840_0;
    %flag_set/vec4 8;
    %jmp/0 T_614.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_614.1, 8;
T_614.0 ; End of true expr.
    %load/vec4 v0x600000307960_0;
    %flag_set/vec4 9;
    %jmp/0 T_614.2, 9;
    %load/vec4 v0x600000307720_0;
    %jmp/1 T_614.3, 9;
T_614.2 ; End of true expr.
    %load/vec4 v0x6000003078d0_0;
    %jmp/0 T_614.3, 9;
 ; End of false expr.
    %blend;
T_614.3;
    %jmp/0 T_614.1, 8;
 ; End of false expr.
    %blend;
T_614.1;
    %store/vec4 v0x6000003078d0_0, 0, 1;
    %jmp T_614;
    .thread T_614;
    .scope S_0x7f9f35aaaf00;
T_615 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000325320_0;
    %flag_set/vec4 8;
    %jmp/0 T_615.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_615.1, 8;
T_615.0 ; End of true expr.
    %load/vec4 v0x600000325440_0;
    %flag_set/vec4 9;
    %jmp/0 T_615.2, 9;
    %load/vec4 v0x600000325200_0;
    %jmp/1 T_615.3, 9;
T_615.2 ; End of true expr.
    %load/vec4 v0x6000003253b0_0;
    %jmp/0 T_615.3, 9;
 ; End of false expr.
    %blend;
T_615.3;
    %jmp/0 T_615.1, 8;
 ; End of false expr.
    %blend;
T_615.1;
    %store/vec4 v0x6000003253b0_0, 0, 1;
    %jmp T_615;
    .thread T_615;
    .scope S_0x7f9f35aaa460;
T_616 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000325c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_616.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_616.1, 8;
T_616.0 ; End of true expr.
    %load/vec4 v0x600000325d40_0;
    %flag_set/vec4 9;
    %jmp/0 T_616.2, 9;
    %load/vec4 v0x600000325b00_0;
    %jmp/1 T_616.3, 9;
T_616.2 ; End of true expr.
    %load/vec4 v0x600000325cb0_0;
    %jmp/0 T_616.3, 9;
 ; End of false expr.
    %blend;
T_616.3;
    %jmp/0 T_616.1, 8;
 ; End of false expr.
    %blend;
T_616.1;
    %store/vec4 v0x600000325cb0_0, 0, 1;
    %jmp T_616;
    .thread T_616;
    .scope S_0x7f9f35aa99c0;
T_617 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000326520_0;
    %flag_set/vec4 8;
    %jmp/0 T_617.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_617.1, 8;
T_617.0 ; End of true expr.
    %load/vec4 v0x600000326640_0;
    %flag_set/vec4 9;
    %jmp/0 T_617.2, 9;
    %load/vec4 v0x600000326400_0;
    %jmp/1 T_617.3, 9;
T_617.2 ; End of true expr.
    %load/vec4 v0x6000003265b0_0;
    %jmp/0 T_617.3, 9;
 ; End of false expr.
    %blend;
T_617.3;
    %jmp/0 T_617.1, 8;
 ; End of false expr.
    %blend;
T_617.1;
    %store/vec4 v0x6000003265b0_0, 0, 1;
    %jmp T_617;
    .thread T_617;
    .scope S_0x7f9f35aa8f20;
T_618 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000326e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_618.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_618.1, 8;
T_618.0 ; End of true expr.
    %load/vec4 v0x600000326f40_0;
    %flag_set/vec4 9;
    %jmp/0 T_618.2, 9;
    %load/vec4 v0x600000326d00_0;
    %jmp/1 T_618.3, 9;
T_618.2 ; End of true expr.
    %load/vec4 v0x600000326eb0_0;
    %jmp/0 T_618.3, 9;
 ; End of false expr.
    %blend;
T_618.3;
    %jmp/0 T_618.1, 8;
 ; End of false expr.
    %blend;
T_618.1;
    %store/vec4 v0x600000326eb0_0, 0, 1;
    %jmp T_618;
    .thread T_618;
    .scope S_0x7f9f35aa8480;
T_619 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000327720_0;
    %flag_set/vec4 8;
    %jmp/0 T_619.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_619.1, 8;
T_619.0 ; End of true expr.
    %load/vec4 v0x600000327840_0;
    %flag_set/vec4 9;
    %jmp/0 T_619.2, 9;
    %load/vec4 v0x600000327600_0;
    %jmp/1 T_619.3, 9;
T_619.2 ; End of true expr.
    %load/vec4 v0x6000003277b0_0;
    %jmp/0 T_619.3, 9;
 ; End of false expr.
    %blend;
T_619.3;
    %jmp/0 T_619.1, 8;
 ; End of false expr.
    %blend;
T_619.1;
    %store/vec4 v0x6000003277b0_0, 0, 1;
    %jmp T_619;
    .thread T_619;
    .scope S_0x7f9f35aa75a0;
T_620 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000320090_0;
    %flag_set/vec4 8;
    %jmp/0 T_620.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_620.1, 8;
T_620.0 ; End of true expr.
    %load/vec4 v0x6000003201b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_620.2, 9;
    %load/vec4 v0x600000327f00_0;
    %jmp/1 T_620.3, 9;
T_620.2 ; End of true expr.
    %load/vec4 v0x600000320120_0;
    %jmp/0 T_620.3, 9;
 ; End of false expr.
    %blend;
T_620.3;
    %jmp/0 T_620.1, 8;
 ; End of false expr.
    %blend;
T_620.1;
    %store/vec4 v0x600000320120_0, 0, 1;
    %jmp T_620;
    .thread T_620;
    .scope S_0x7f9f35aa6b00;
T_621 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000320990_0;
    %flag_set/vec4 8;
    %jmp/0 T_621.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_621.1, 8;
T_621.0 ; End of true expr.
    %load/vec4 v0x600000320ab0_0;
    %flag_set/vec4 9;
    %jmp/0 T_621.2, 9;
    %load/vec4 v0x600000320870_0;
    %jmp/1 T_621.3, 9;
T_621.2 ; End of true expr.
    %load/vec4 v0x600000320a20_0;
    %jmp/0 T_621.3, 9;
 ; End of false expr.
    %blend;
T_621.3;
    %jmp/0 T_621.1, 8;
 ; End of false expr.
    %blend;
T_621.1;
    %store/vec4 v0x600000320a20_0, 0, 1;
    %jmp T_621;
    .thread T_621;
    .scope S_0x7f9f35aa6060;
T_622 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000321290_0;
    %flag_set/vec4 8;
    %jmp/0 T_622.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_622.1, 8;
T_622.0 ; End of true expr.
    %load/vec4 v0x6000003213b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_622.2, 9;
    %load/vec4 v0x600000321170_0;
    %jmp/1 T_622.3, 9;
T_622.2 ; End of true expr.
    %load/vec4 v0x600000321320_0;
    %jmp/0 T_622.3, 9;
 ; End of false expr.
    %blend;
T_622.3;
    %jmp/0 T_622.1, 8;
 ; End of false expr.
    %blend;
T_622.1;
    %store/vec4 v0x600000321320_0, 0, 1;
    %jmp T_622;
    .thread T_622;
    .scope S_0x7f9f35aa55c0;
T_623 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000321b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_623.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_623.1, 8;
T_623.0 ; End of true expr.
    %load/vec4 v0x600000321cb0_0;
    %flag_set/vec4 9;
    %jmp/0 T_623.2, 9;
    %load/vec4 v0x600000321a70_0;
    %jmp/1 T_623.3, 9;
T_623.2 ; End of true expr.
    %load/vec4 v0x600000321c20_0;
    %jmp/0 T_623.3, 9;
 ; End of false expr.
    %blend;
T_623.3;
    %jmp/0 T_623.1, 8;
 ; End of false expr.
    %blend;
T_623.1;
    %store/vec4 v0x600000321c20_0, 0, 1;
    %jmp T_623;
    .thread T_623;
    .scope S_0x7f9f35aa4b20;
T_624 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000322490_0;
    %flag_set/vec4 8;
    %jmp/0 T_624.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_624.1, 8;
T_624.0 ; End of true expr.
    %load/vec4 v0x6000003225b0_0;
    %flag_set/vec4 9;
    %jmp/0 T_624.2, 9;
    %load/vec4 v0x600000322370_0;
    %jmp/1 T_624.3, 9;
T_624.2 ; End of true expr.
    %load/vec4 v0x600000322520_0;
    %jmp/0 T_624.3, 9;
 ; End of false expr.
    %blend;
T_624.3;
    %jmp/0 T_624.1, 8;
 ; End of false expr.
    %blend;
T_624.1;
    %store/vec4 v0x600000322520_0, 0, 1;
    %jmp T_624;
    .thread T_624;
    .scope S_0x7f9f35b7e9f0;
T_625 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000029ec70_0;
    %flag_set/vec4 8;
    %jmp/0 T_625.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_625.1, 8;
T_625.0 ; End of true expr.
    %load/vec4 v0x60000029e880_0;
    %flag_set/vec4 9;
    %jmp/0 T_625.2, 9;
    %load/vec4 v0x60000029f060_0;
    %jmp/1 T_625.3, 9;
T_625.2 ; End of true expr.
    %load/vec4 v0x60000029eac0_0;
    %jmp/0 T_625.3, 9;
 ; End of false expr.
    %blend;
T_625.3;
    %jmp/0 T_625.1, 8;
 ; End of false expr.
    %blend;
T_625.1;
    %store/vec4 v0x60000029eac0_0, 0, 1;
    %jmp T_625;
    .thread T_625;
    .scope S_0x7f9f35b7df50;
T_626 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000029ccf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_626.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_626.1, 8;
T_626.0 ; End of true expr.
    %load/vec4 v0x60000029c900_0;
    %flag_set/vec4 9;
    %jmp/0 T_626.2, 9;
    %load/vec4 v0x60000029d0e0_0;
    %jmp/1 T_626.3, 9;
T_626.2 ; End of true expr.
    %load/vec4 v0x60000029cb40_0;
    %jmp/0 T_626.3, 9;
 ; End of false expr.
    %blend;
T_626.3;
    %jmp/0 T_626.1, 8;
 ; End of false expr.
    %blend;
T_626.1;
    %store/vec4 v0x60000029cb40_0, 0, 1;
    %jmp T_626;
    .thread T_626;
    .scope S_0x7f9f35b7d4b0;
T_627 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032c5a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_627.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_627.1, 8;
T_627.0 ; End of true expr.
    %load/vec4 v0x60000032c6c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_627.2, 9;
    %load/vec4 v0x60000032c480_0;
    %jmp/1 T_627.3, 9;
T_627.2 ; End of true expr.
    %load/vec4 v0x60000032c630_0;
    %jmp/0 T_627.3, 9;
 ; End of false expr.
    %blend;
T_627.3;
    %jmp/0 T_627.1, 8;
 ; End of false expr.
    %blend;
T_627.1;
    %store/vec4 v0x60000032c630_0, 0, 1;
    %jmp T_627;
    .thread T_627;
    .scope S_0x7f9f35b7ca10;
T_628 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032cea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_628.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_628.1, 8;
T_628.0 ; End of true expr.
    %load/vec4 v0x60000032cfc0_0;
    %flag_set/vec4 9;
    %jmp/0 T_628.2, 9;
    %load/vec4 v0x60000032cd80_0;
    %jmp/1 T_628.3, 9;
T_628.2 ; End of true expr.
    %load/vec4 v0x60000032cf30_0;
    %jmp/0 T_628.3, 9;
 ; End of false expr.
    %blend;
T_628.3;
    %jmp/0 T_628.1, 8;
 ; End of false expr.
    %blend;
T_628.1;
    %store/vec4 v0x60000032cf30_0, 0, 1;
    %jmp T_628;
    .thread T_628;
    .scope S_0x7f9f35b7bf70;
T_629 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000032d7a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_629.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_629.1, 8;
T_629.0 ; End of true expr.
    %load/vec4 v0x60000032d8c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_629.2, 9;
    %load/vec4 v0x60000032d680_0;
    %jmp/1 T_629.3, 9;
T_629.2 ; End of true expr.
    %load/vec4 v0x60000032d830_0;
    %jmp/0 T_629.3, 9;
 ; End of false expr.
    %blend;
T_629.3;
    %jmp/0 T_629.1, 8;
 ; End of false expr.
    %blend;
T_629.1;
    %store/vec4 v0x60000032d830_0, 0, 1;
    %jmp T_629;
    .thread T_629;
    .scope S_0x7f9f35aa4080;
T_630 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003230f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_630.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_630.1, 8;
T_630.0 ; End of true expr.
    %load/vec4 v0x600000323210_0;
    %flag_set/vec4 9;
    %jmp/0 T_630.2, 9;
    %load/vec4 v0x600000322fd0_0;
    %jmp/1 T_630.3, 9;
T_630.2 ; End of true expr.
    %load/vec4 v0x600000323180_0;
    %jmp/0 T_630.3, 9;
 ; End of false expr.
    %blend;
T_630.3;
    %jmp/0 T_630.1, 8;
 ; End of false expr.
    %blend;
T_630.1;
    %store/vec4 v0x600000323180_0, 0, 1;
    %jmp T_630;
    .thread T_630;
    .scope S_0x7f9f35ab68f0;
T_631 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000333d50_0;
    %flag_set/vec4 8;
    %jmp/0 T_631.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_631.1, 8;
T_631.0 ; End of true expr.
    %load/vec4 v0x600000333e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_631.2, 9;
    %load/vec4 v0x600000333c30_0;
    %jmp/1 T_631.3, 9;
T_631.2 ; End of true expr.
    %load/vec4 v0x600000333de0_0;
    %jmp/0 T_631.3, 9;
 ; End of false expr.
    %blend;
T_631.3;
    %jmp/0 T_631.1, 8;
 ; End of false expr.
    %blend;
T_631.1;
    %store/vec4 v0x600000333de0_0, 0, 1;
    %jmp T_631;
    .thread T_631;
    .scope S_0x7f9f35ab5e50;
T_632 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033c6c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_632.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_632.1, 8;
T_632.0 ; End of true expr.
    %load/vec4 v0x60000033c7e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_632.2, 9;
    %load/vec4 v0x60000033c5a0_0;
    %jmp/1 T_632.3, 9;
T_632.2 ; End of true expr.
    %load/vec4 v0x60000033c750_0;
    %jmp/0 T_632.3, 9;
 ; End of false expr.
    %blend;
T_632.3;
    %jmp/0 T_632.1, 8;
 ; End of false expr.
    %blend;
T_632.1;
    %store/vec4 v0x60000033c750_0, 0, 1;
    %jmp T_632;
    .thread T_632;
    .scope S_0x7f9f35ab53b0;
T_633 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033cfc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_633.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_633.1, 8;
T_633.0 ; End of true expr.
    %load/vec4 v0x60000033d0e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_633.2, 9;
    %load/vec4 v0x60000033cea0_0;
    %jmp/1 T_633.3, 9;
T_633.2 ; End of true expr.
    %load/vec4 v0x60000033d050_0;
    %jmp/0 T_633.3, 9;
 ; End of false expr.
    %blend;
T_633.3;
    %jmp/0 T_633.1, 8;
 ; End of false expr.
    %blend;
T_633.1;
    %store/vec4 v0x60000033d050_0, 0, 1;
    %jmp T_633;
    .thread T_633;
    .scope S_0x7f9f35ab4910;
T_634 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033d8c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_634.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_634.1, 8;
T_634.0 ; End of true expr.
    %load/vec4 v0x60000033d9e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_634.2, 9;
    %load/vec4 v0x60000033d7a0_0;
    %jmp/1 T_634.3, 9;
T_634.2 ; End of true expr.
    %load/vec4 v0x60000033d950_0;
    %jmp/0 T_634.3, 9;
 ; End of false expr.
    %blend;
T_634.3;
    %jmp/0 T_634.1, 8;
 ; End of false expr.
    %blend;
T_634.1;
    %store/vec4 v0x60000033d950_0, 0, 1;
    %jmp T_634;
    .thread T_634;
    .scope S_0x7f9f35ab3e70;
T_635 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033e1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_635.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_635.1, 8;
T_635.0 ; End of true expr.
    %load/vec4 v0x60000033e2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_635.2, 9;
    %load/vec4 v0x60000033e0a0_0;
    %jmp/1 T_635.3, 9;
T_635.2 ; End of true expr.
    %load/vec4 v0x60000033e250_0;
    %jmp/0 T_635.3, 9;
 ; End of false expr.
    %blend;
T_635.3;
    %jmp/0 T_635.1, 8;
 ; End of false expr.
    %blend;
T_635.1;
    %store/vec4 v0x60000033e250_0, 0, 1;
    %jmp T_635;
    .thread T_635;
    .scope S_0x7f9f35ab33d0;
T_636 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033eac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_636.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_636.1, 8;
T_636.0 ; End of true expr.
    %load/vec4 v0x60000033ebe0_0;
    %flag_set/vec4 9;
    %jmp/0 T_636.2, 9;
    %load/vec4 v0x60000033e9a0_0;
    %jmp/1 T_636.3, 9;
T_636.2 ; End of true expr.
    %load/vec4 v0x60000033eb50_0;
    %jmp/0 T_636.3, 9;
 ; End of false expr.
    %blend;
T_636.3;
    %jmp/0 T_636.1, 8;
 ; End of false expr.
    %blend;
T_636.1;
    %store/vec4 v0x60000033eb50_0, 0, 1;
    %jmp T_636;
    .thread T_636;
    .scope S_0x7f9f35ab2930;
T_637 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033f3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_637.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_637.1, 8;
T_637.0 ; End of true expr.
    %load/vec4 v0x60000033f4e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_637.2, 9;
    %load/vec4 v0x60000033f2a0_0;
    %jmp/1 T_637.3, 9;
T_637.2 ; End of true expr.
    %load/vec4 v0x60000033f450_0;
    %jmp/0 T_637.3, 9;
 ; End of false expr.
    %blend;
T_637.3;
    %jmp/0 T_637.1, 8;
 ; End of false expr.
    %blend;
T_637.1;
    %store/vec4 v0x60000033f450_0, 0, 1;
    %jmp T_637;
    .thread T_637;
    .scope S_0x7f9f35ab1e90;
T_638 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033fcc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_638.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_638.1, 8;
T_638.0 ; End of true expr.
    %load/vec4 v0x60000033fde0_0;
    %flag_set/vec4 9;
    %jmp/0 T_638.2, 9;
    %load/vec4 v0x60000033fba0_0;
    %jmp/1 T_638.3, 9;
T_638.2 ; End of true expr.
    %load/vec4 v0x60000033fd50_0;
    %jmp/0 T_638.3, 9;
 ; End of false expr.
    %blend;
T_638.3;
    %jmp/0 T_638.1, 8;
 ; End of false expr.
    %blend;
T_638.1;
    %store/vec4 v0x60000033fd50_0, 0, 1;
    %jmp T_638;
    .thread T_638;
    .scope S_0x7f9f35ab13f0;
T_639 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000338630_0;
    %flag_set/vec4 8;
    %jmp/0 T_639.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_639.1, 8;
T_639.0 ; End of true expr.
    %load/vec4 v0x600000338750_0;
    %flag_set/vec4 9;
    %jmp/0 T_639.2, 9;
    %load/vec4 v0x600000338510_0;
    %jmp/1 T_639.3, 9;
T_639.2 ; End of true expr.
    %load/vec4 v0x6000003386c0_0;
    %jmp/0 T_639.3, 9;
 ; End of false expr.
    %blend;
T_639.3;
    %jmp/0 T_639.1, 8;
 ; End of false expr.
    %blend;
T_639.1;
    %store/vec4 v0x6000003386c0_0, 0, 1;
    %jmp T_639;
    .thread T_639;
    .scope S_0x7f9f35ab0950;
T_640 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000338f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_640.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_640.1, 8;
T_640.0 ; End of true expr.
    %load/vec4 v0x600000339050_0;
    %flag_set/vec4 9;
    %jmp/0 T_640.2, 9;
    %load/vec4 v0x600000338e10_0;
    %jmp/1 T_640.3, 9;
T_640.2 ; End of true expr.
    %load/vec4 v0x600000338fc0_0;
    %jmp/0 T_640.3, 9;
 ; End of false expr.
    %blend;
T_640.3;
    %jmp/0 T_640.1, 8;
 ; End of false expr.
    %blend;
T_640.1;
    %store/vec4 v0x600000338fc0_0, 0, 1;
    %jmp T_640;
    .thread T_640;
    .scope S_0x7f9f35aafeb0;
T_641 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x600000339830_0;
    %flag_set/vec4 8;
    %jmp/0 T_641.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_641.1, 8;
T_641.0 ; End of true expr.
    %load/vec4 v0x600000339950_0;
    %flag_set/vec4 9;
    %jmp/0 T_641.2, 9;
    %load/vec4 v0x600000339710_0;
    %jmp/1 T_641.3, 9;
T_641.2 ; End of true expr.
    %load/vec4 v0x6000003398c0_0;
    %jmp/0 T_641.3, 9;
 ; End of false expr.
    %blend;
T_641.3;
    %jmp/0 T_641.1, 8;
 ; End of false expr.
    %blend;
T_641.1;
    %store/vec4 v0x6000003398c0_0, 0, 1;
    %jmp T_641;
    .thread T_641;
    .scope S_0x7f9f35aaf410;
T_642 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033a130_0;
    %flag_set/vec4 8;
    %jmp/0 T_642.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_642.1, 8;
T_642.0 ; End of true expr.
    %load/vec4 v0x60000033a250_0;
    %flag_set/vec4 9;
    %jmp/0 T_642.2, 9;
    %load/vec4 v0x60000033a010_0;
    %jmp/1 T_642.3, 9;
T_642.2 ; End of true expr.
    %load/vec4 v0x60000033a1c0_0;
    %jmp/0 T_642.3, 9;
 ; End of false expr.
    %blend;
T_642.3;
    %jmp/0 T_642.1, 8;
 ; End of false expr.
    %blend;
T_642.1;
    %store/vec4 v0x60000033a1c0_0, 0, 1;
    %jmp T_642;
    .thread T_642;
    .scope S_0x7f9f35aae970;
T_643 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033aa30_0;
    %flag_set/vec4 8;
    %jmp/0 T_643.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_643.1, 8;
T_643.0 ; End of true expr.
    %load/vec4 v0x60000033ab50_0;
    %flag_set/vec4 9;
    %jmp/0 T_643.2, 9;
    %load/vec4 v0x60000033a910_0;
    %jmp/1 T_643.3, 9;
T_643.2 ; End of true expr.
    %load/vec4 v0x60000033aac0_0;
    %jmp/0 T_643.3, 9;
 ; End of false expr.
    %blend;
T_643.3;
    %jmp/0 T_643.1, 8;
 ; End of false expr.
    %blend;
T_643.1;
    %store/vec4 v0x60000033aac0_0, 0, 1;
    %jmp T_643;
    .thread T_643;
    .scope S_0x7f9f35aaded0;
T_644 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033b330_0;
    %flag_set/vec4 8;
    %jmp/0 T_644.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_644.1, 8;
T_644.0 ; End of true expr.
    %load/vec4 v0x60000033b450_0;
    %flag_set/vec4 9;
    %jmp/0 T_644.2, 9;
    %load/vec4 v0x60000033b210_0;
    %jmp/1 T_644.3, 9;
T_644.2 ; End of true expr.
    %load/vec4 v0x60000033b3c0_0;
    %jmp/0 T_644.3, 9;
 ; End of false expr.
    %blend;
T_644.3;
    %jmp/0 T_644.1, 8;
 ; End of false expr.
    %blend;
T_644.1;
    %store/vec4 v0x60000033b3c0_0, 0, 1;
    %jmp T_644;
    .thread T_644;
    .scope S_0x7f9f35aad430;
T_645 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000033bc30_0;
    %flag_set/vec4 8;
    %jmp/0 T_645.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_645.1, 8;
T_645.0 ; End of true expr.
    %load/vec4 v0x60000033bd50_0;
    %flag_set/vec4 9;
    %jmp/0 T_645.2, 9;
    %load/vec4 v0x60000033bb10_0;
    %jmp/1 T_645.3, 9;
T_645.2 ; End of true expr.
    %load/vec4 v0x60000033bcc0_0;
    %jmp/0 T_645.3, 9;
 ; End of false expr.
    %blend;
T_645.3;
    %jmp/0 T_645.1, 8;
 ; End of false expr.
    %blend;
T_645.1;
    %store/vec4 v0x60000033bcc0_0, 0, 1;
    %jmp T_645;
    .thread T_645;
    .scope S_0x7f9f35aac990;
T_646 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000003245a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_646.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_646.1, 8;
T_646.0 ; End of true expr.
    %load/vec4 v0x6000003246c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_646.2, 9;
    %load/vec4 v0x600000324480_0;
    %jmp/1 T_646.3, 9;
T_646.2 ; End of true expr.
    %load/vec4 v0x600000324630_0;
    %jmp/0 T_646.3, 9;
 ; End of false expr.
    %blend;
T_646.3;
    %jmp/0 T_646.1, 8;
 ; End of false expr.
    %blend;
T_646.1;
    %store/vec4 v0x600000324630_0, 0, 1;
    %jmp T_646;
    .thread T_646;
    .scope S_0x7f9f35a84d20;
T_647 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000039d200_0, 0, 1;
    %end;
    .thread T_647;
    .scope S_0x7f9f35a84d20;
T_648 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x60000039d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.0, 8;
    %load/vec4 v0x60000039d200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.2, 8;
    %vpi_call/w 20 97 "$readmemh", "emptyMemory.img", v0x60000039d290 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000039d200_0, 0, 1;
T_648.2 ;
    %jmp T_648.1;
T_648.0 ;
    %load/vec4 v0x60000039d170_0;
    %load/vec4 v0x60000039d3b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_648.4, 8;
    %load/vec4 v0x60000039d050_0;
    %load/vec4 v0x60000039cf30_0;
    %parti/s 15, 1, 2;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x60000039d290, 4, 0;
T_648.4 ;
T_648.1 ;
    %jmp T_648;
    .thread T_648;
    .scope S_0x7f9f34fc1c30;
T_649 ;
    %vpi_call/w 3 40 "$display", "Hello world...simulation starting" {0 0 0};
    %vpi_call/w 3 41 "$display", "See verilogsim.plog and verilogsim.ptrace for output" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000e10e0_0, 0, 32;
    %vpi_func 3 43 "$fopen" 32, "verilogsim.ptrace" {0 0 0};
    %store/vec4 v0x6000000e1290_0, 0, 32;
    %vpi_func 3 44 "$fopen" 32, "verilogsim.plog" {0 0 0};
    %store/vec4 v0x6000000e1200_0, 0, 32;
    %end;
    .thread T_649;
    .scope S_0x7f9f34fc1c30;
T_650 ;
    %vpi_call/w 3 57 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000000e1050_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000000e1170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000e0fc0_0, 0, 1;
    %delay 201, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000000e1170_0, 0, 1;
    %end;
    .thread T_650;
    .scope S_0x7f9f34fc1c30;
T_651 ;
    %delay 50, 0;
    %load/vec4 v0x6000000e0fc0_0;
    %inv;
    %store/vec4 v0x6000000e0fc0_0, 0, 1;
    %jmp T_651;
    .thread T_651;
    .scope S_0x7f9f34fc1c30;
T_652 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000e1050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000e1050_0, 0, 32;
    %load/vec4 v0x6000000e1050_0;
    %cmpi/s 100000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_652.0, 5;
    %vpi_call/w 3 71 "$display", "hmm....more than 100000 cycles of simulation...error?\012" {0 0 0};
    %vpi_call/w 3 72 "$finish" {0 0 0};
T_652.0 ;
    %jmp T_652;
    .thread T_652;
    .scope S_0x7f9f34fc1c30;
T_653 ;
    %wait E_0x6000025e9ac0;
    %load/vec4 v0x6000000e1170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.0, 8;
    %load/vec4 v0x6000000e0990_0;
    %flag_set/vec4 8;
    %jmp/1 T_653.5, 8;
    %load/vec4 v0x6000000e0e10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.5;
    %jmp/1 T_653.4, 8;
    %load/vec4 v0x6000000e0cf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_653.4;
    %jmp/0xz  T_653.2, 8;
    %load/vec4 v0x6000000e10e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000000e10e0_0, 0, 32;
T_653.2 ;
    %vpi_call/w 3 89 "$fdisplay", v0x6000000e1200_0, "SIMLOG:: Cycle %d PC: %8x I: %8x R: %d %3d %8x M: %d %d %8x %8x %8x", v0x6000000e1050_0, v0x6000000e0d80_0, v0x6000000e0a20_0, v0x6000000e0e10_0, v0x6000000e0f30_0, v0x6000000e0ea0_0, v0x6000000e0c60_0, v0x6000000e0cf0_0, v0x6000000e0ab0_0, v0x6000000e0b40_0, v0x6000000e0bd0_0 {0 0 0};
    %load/vec4 v0x6000000e0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.6, 8;
    %vpi_call/w 3 102 "$fdisplay", v0x6000000e1290_0, "REG: %d VALUE: 0x%04x", v0x6000000e0f30_0, v0x6000000e0ea0_0 {0 0 0};
T_653.6 ;
    %load/vec4 v0x6000000e0c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.8, 8;
    %vpi_call/w 3 107 "$fdisplay", v0x6000000e1290_0, "LOAD: ADDR: 0x%04x VALUE: 0x%04x", v0x6000000e0ab0_0, v0x6000000e0bd0_0 {0 0 0};
T_653.8 ;
    %load/vec4 v0x6000000e0cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.10, 8;
    %vpi_call/w 3 112 "$fdisplay", v0x6000000e1290_0, "STORE: ADDR: 0x%04x VALUE: 0x%04x", v0x6000000e0ab0_0, v0x6000000e0b40_0 {0 0 0};
T_653.10 ;
    %load/vec4 v0x6000000e0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_653.12, 8;
    %vpi_call/w 3 116 "$fdisplay", v0x6000000e1200_0, "SIMLOG:: Processor halted\012" {0 0 0};
    %vpi_call/w 3 117 "$fdisplay", v0x6000000e1200_0, "SIMLOG:: sim_cycles %d\012", v0x6000000e1050_0 {0 0 0};
    %vpi_call/w 3 118 "$fdisplay", v0x6000000e1200_0, "SIMLOG:: inst_count %d\012", v0x6000000e10e0_0 {0 0 0};
    %vpi_call/w 3 120 "$fclose", v0x6000000e1290_0 {0 0 0};
    %vpi_call/w 3 121 "$fclose", v0x6000000e1200_0 {0 0 0};
    %delay 5, 0;
    %vpi_call/w 3 123 "$finish" {0 0 0};
T_653.12 ;
T_653.0 ;
    %jmp T_653;
    .thread T_653;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "-";
    "project-phase2-testbench.v";
    "CPU.sv";
    "ALU.sv";
    "PADDSB.sv";
    "CLA_4bit.sv";
    "RED.sv";
    "CLA_8bit.sv";
    "ROR.sv";
    "SATADDSUB_16bit.sv";
    "Shifter.sv";
    "D_X_Flops.sv";
    "Register.v";
    "M_W_Flops.sv";
    "X_M_Flops.sv";
    "Branch.v";
    "CLA_16bit.v";
    "Control.v";
    "memory.v";
    "F_D_Flops.sv";
    "FLAG_Reg.sv";
    "Forwarding_Unit.sv";
    "Data_Hazard_Detect.sv";
    "PC.v";
    "RegisterFile.v";
