Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Jan 25 14:09:14 2018
| Host         : SKOTG running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------+------------------+------------------+----------------+
|          Clock Signal          |            Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+-------------------------------------+------------------+------------------+----------------+
|  myDigSel/my_clk_inst/clk_out1 | myDigSel/slowit/XLXI_39/CEO         |                  |                1 |              1 |
|  myDigSel/my_clk_inst/clk_out1 |                                     |                  |                2 |              4 |
|  myDigSel/my_clk_inst/clk_out1 | myDigSel/slowit/XLXI_37/I_36_31_n_0 |                  |                2 |              4 |
|  myDigSel/my_clk_inst/clk_out1 | myDigSel/slowit/XLXI_38/CEO         |                  |                2 |              4 |
+--------------------------------+-------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     3 |
+--------+-----------------------+


