# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 2835645769 # Weave simulation time
 time: # Simulator time breakdown
  init: 694557790514
  bound: 12923867495
  weave: 2976708226
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 14700 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 147002452 # Simulated unhalted cycles
   cCycles: 26921916 # Cycles due to contention stalls
   instrs: 100000655 # Simulated instructions
   uops: 114163194 # Retired micro-ops
   bbls: 2330409 # Basic blocks
   approxInstrs: 553218 # Instrs with approx uop decoding
   mispredBranches: 3146 # Mispredicted branches
   condBranches: 916768 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 9225629 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 6 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 120 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 14880 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 18013997 # Filtered GETS hits
   fhGETX: 5400803 # Filtered GETX hits
   hGETS: 968333 # GETS hits
   hGETX: 756048 # GETX hits
   mGETS: 788767 # GETS misses
   mGETXIM: 4305879 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 403903300 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 96 # GETS hits
   hGETX: 1998375 # GETX hits
   mGETS: 788791 # GETS misses
   mGETXIM: 2307504 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 788253 # Clean evictions (from lower level)
   PUTX: 4305881 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 352970520 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 48 # GETS hits
   hGETX: 31 # GETX hits
   mGETS: 788743 # GETS misses
   mGETXIM: 2307473 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 784693 # Clean evictions (from lower level)
   PUTX: 2307506 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 278659440 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 774054 # Read requests
   wr: 574431 # Write requests
   rdlat: 110450419 # Total latency experienced by read requests
   wrlat: 101233207 # Total latency experienced by write requests
   rdhits: 78 # Read row hits
   wrhits: 12126 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 1
    11: 2
    12: 4
    13: 451895
    14: 155814
    15: 108610
    16: 6591
    17: 31007
    18: 1148
    19: 1635
    20: 2378
    21: 3359
    22: 2166
    23: 1751
    24: 947
    25: 612
    26: 386
    27: 565
    28: 521
    29: 365
    30: 296
    31: 313
    32: 351
    33: 336
    34: 336
    35: 249
    36: 202
    37: 174
    38: 174
    39: 380
    40: 260
    41: 275
    42: 292
    43: 128
    44: 74
    45: 49
    46: 79
    47: 69
    48: 147
    49: 48
    50: 22
    51: 8
    52: 9
    53: 9
    54: 10
    55: 2
    56: 0
    57: 1
    58: 0
    59: 2
    60: 1
    61: 1
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 774051 # Read requests
   wr: 574425 # Write requests
   rdlat: 110400161 # Total latency experienced by read requests
   wrlat: 100572639 # Total latency experienced by write requests
   rdhits: 82 # Read row hits
   wrhits: 13245 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 1
    11: 1
    12: 4
    13: 452123
    14: 155994
    15: 107126
    16: 8667
    17: 31458
    18: 892
    19: 1621
    20: 2036
    21: 2995
    22: 1974
    23: 1647
    24: 821
    25: 668
    26: 381
    27: 518
    28: 399
    29: 380
    30: 312
    31: 348
    32: 358
    33: 371
    34: 328
    35: 236
    36: 192
    37: 152
    38: 173
    39: 400
    40: 253
    41: 276
    42: 247
    43: 133
    44: 90
    45: 54
    46: 73
    47: 71
    48: 146
    49: 62
    50: 13
    51: 8
    52: 10
    53: 17
    54: 11
    55: 4
    56: 1
    57: 1
    58: 3
    59: 1
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 774032 # Read requests
   wr: 574416 # Write requests
   rdlat: 110457692 # Total latency experienced by read requests
   wrlat: 101130273 # Total latency experienced by write requests
   rdhits: 46 # Read row hits
   wrhits: 12865 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 4
    13: 451593
    14: 155609
    15: 109079
    16: 6974
    17: 30706
    18: 1118
    19: 1644
    20: 2354
    21: 3358
    22: 2227
    23: 1706
    24: 856
    25: 602
    26: 382
    27: 559
    28: 503
    29: 383
    30: 336
    31: 328
    32: 331
    33: 367
    34: 347
    35: 251
    36: 193
    37: 179
    38: 188
    39: 368
    40: 252
    41: 286
    42: 252
    43: 145
    44: 85
    45: 32
    46: 77
    47: 74
    48: 139
    49: 63
    50: 26
    51: 9
    52: 12
    53: 10
    54: 15
    55: 2
    56: 3
    57: 1
    58: 0
    59: 0
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 774019 # Read requests
   wr: 574419 # Write requests
   rdlat: 110433473 # Total latency experienced by read requests
   wrlat: 100593183 # Total latency experienced by write requests
   rdhits: 52 # Read row hits
   wrhits: 12779 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 3
    12: 4
    13: 451374
    14: 155929
    15: 107835
    16: 8487
    17: 31613
    18: 887
    19: 1646
    20: 2071
    21: 2904
    22: 1942
    23: 1637
    24: 897
    25: 717
    26: 401
    27: 495
    28: 440
    29: 376
    30: 315
    31: 310
    32: 341
    33: 363
    34: 318
    35: 235
    36: 199
    37: 171
    38: 169
    39: 366
    40: 255
    41: 291
    42: 284
    43: 151
    44: 94
    45: 51
    46: 69
    47: 84
    48: 166
    49: 70
    50: 18
    51: 6
    52: 5
    53: 13
    54: 10
    55: 2
    56: 0
    57: 0
    58: 1
    59: 0
    60: 2
    61: 1
    62: 0
    63: 0
    64: 0
    65: 1
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 14700
  rqSzHist: # Run queue size histogram
   0: 14700
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 147002452
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000655
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
