design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/ux1/users/asinghan/18224-tapeout-s23-caravel/openlane/user_proj,user_proj,23_05_31_14_40,flow completed,2h18m15s0ms,0h30m54s0ms,48672.91799109981,4.84,6327.479338842975,6.61,8896.42,30625,0,0,0,0,0,0,0,166,0,-1,-1,3132990,341053,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2235002126.0,0.0,21.59,19.94,2.05,2.72,-1,50988,72153,12500,33665,0,0,0,44385,1121,295,945,1575,14143,2904,714,4852,3823,3710,65,1600,67769,27105,96474,4762567.68,-1,-1,-1,-1,-1,-1,-1,-1,-1,9.629999999999999,36.0,27.77777777777778,36,6,1,13,153.18,153.6,0.3,0.08,sky130_fd_sc_hd,10,AREA 0
