--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fpga_qspi_simulator_top.twx fpga_qspi_simulator_top.ncd -o
fpga_qspi_simulator_top.twr fpga_qspi_simulator_top.pcf -ucf qspi_simulator.ucf

Design file:              fpga_qspi_simulator_top.ncd
Physical constraint file: fpga_qspi_simulator_top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock fpga_clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
qspi_di       |    2.707(R)|      SLOW  |   -0.426(R)|      SLOW  |debug_clk         |   0.000|
rst_n         |    8.961(R)|      SLOW  |   -1.327(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<0> |    0.876(R)|      FAST  |   -0.223(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<1> |    1.081(R)|      SLOW  |   -0.606(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<2> |    0.717(R)|      FAST  |    0.041(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<3> |    0.639(R)|      FAST  |   -0.094(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<4> |    0.700(R)|      FAST  |    0.041(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<5> |    0.315(R)|      FAST  |    0.395(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<6> |    0.442(R)|      FAST  |    0.380(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<7> |    0.221(R)|      FAST  |    0.515(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<8> |    0.454(R)|      FAST  |    0.420(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<9> |    0.281(R)|      FAST  |    0.419(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<10>|    0.385(R)|      FAST  |    0.462(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<11>|    0.697(R)|      FAST  |   -0.205(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<12>|    1.025(R)|      SLOW  |   -0.425(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<13>|    0.970(R)|      FAST  |   -0.306(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<14>|    0.620(R)|      FAST  |    0.167(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
sdram_data<15>|    0.797(R)|      FAST  |    0.101(R)|      SLOW  |sdram_clk_OBUF    |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock qspi_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
qspi_di     |    0.993(R)|      SLOW  |    1.379(R)|      SLOW  |qspi_clk_IBUF_BUFG|   0.000|
rst_n       |    4.447(R)|      SLOW  |    0.965(R)|      SLOW  |qspi_clk_IBUF_BUFG|   0.000|
            |    5.419(F)|      SLOW  |   -0.361(F)|      SLOW  |qspi_clk_IBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock usb_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    8.244(R)|      SLOW  |   -2.575(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<0>   |   -0.931(R)|      FAST  |    2.796(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<1>   |   -0.830(R)|      FAST  |    2.643(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<2>   |   -0.785(R)|      FAST  |    2.548(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<3>   |   -0.929(R)|      FAST  |    2.825(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<4>   |   -0.761(R)|      FAST  |    2.503(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<5>   |   -0.841(R)|      FAST  |    2.633(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<6>   |   -0.797(R)|      FAST  |    2.553(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<7>   |   -0.675(R)|      FAST  |    2.445(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<8>   |   -0.137(R)|      FAST  |    1.598(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<9>   |    0.567(R)|      FAST  |    0.736(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<10>  |    1.030(R)|      SLOW  |    0.202(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<11>  |    0.966(R)|      SLOW  |    0.265(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<12>  |    1.055(R)|      SLOW  |    0.182(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<13>  |    0.924(R)|      SLOW  |    0.307(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<14>  |    0.713(R)|      FAST  |    0.515(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_fd<15>  |    0.753(R)|      SLOW  |    0.469(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
usb_flaga   |    1.642(R)|      SLOW  |    1.837(R)|      SLOW  |usb_clk_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock fpga_clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
sdram_addr<0> |         9.058(R)|      SLOW  |         5.449(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<1> |         8.561(R)|      SLOW  |         5.122(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<2> |         8.711(R)|      SLOW  |         5.267(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<3> |         8.494(R)|      SLOW  |         5.101(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<4> |        10.012(R)|      SLOW  |         5.988(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<5> |         9.736(R)|      SLOW  |         5.823(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<6> |         9.529(R)|      SLOW  |         5.710(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<7> |         9.688(R)|      SLOW  |         5.805(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<8> |         9.367(R)|      SLOW  |         5.612(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<9> |         9.199(R)|      SLOW  |         5.508(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<10>|         8.605(R)|      SLOW  |         5.137(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<11>|         9.147(R)|      SLOW  |         5.481(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_addr<12>|         9.326(R)|      SLOW  |         5.596(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_ba<0>   |         9.222(R)|      SLOW  |         5.523(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_ba<1>   |         8.752(R)|      SLOW  |         5.249(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_casn    |         9.008(R)|      SLOW  |         5.391(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<0> |        10.918(R)|      SLOW  |         5.655(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<1> |        10.849(R)|      SLOW  |         5.608(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<2> |        10.647(R)|      SLOW  |         5.487(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<3> |        10.539(R)|      SLOW  |         5.406(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<4> |        10.739(R)|      SLOW  |         5.399(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<5> |        11.688(R)|      SLOW  |         5.323(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<6> |        10.517(R)|      SLOW  |         5.527(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<7> |        10.485(R)|      SLOW  |         5.425(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<8> |        11.311(R)|      SLOW  |         5.549(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<9> |        10.234(R)|      SLOW  |         5.387(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<10>|        11.121(R)|      SLOW  |         5.461(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<11>|        10.670(R)|      SLOW  |         5.694(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<12>|        11.359(R)|      SLOW  |         5.814(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<13>|        10.822(R)|      SLOW  |         5.696(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<14>|        10.282(R)|      SLOW  |         5.586(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_data<15>|        10.347(R)|      SLOW  |         5.586(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_rasn    |         9.282(R)|      SLOW  |         5.609(R)|      FAST  |sdram_clk_OBUF    |   0.000|
sdram_wen     |         8.494(R)|      SLOW  |         5.094(R)|      FAST  |sdram_clk_OBUF    |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock qspi_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
qspi_do     |        12.761(F)|      SLOW  |         7.198(F)|      FAST  |qspi_clk_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock usb_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
usb_fd<0>   |        11.556(R)|      SLOW  |         6.769(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<1>   |        11.780(R)|      SLOW  |         6.906(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<2>   |        11.780(R)|      SLOW  |         6.906(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<3>   |        11.361(R)|      SLOW  |         6.643(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<4>   |        11.952(R)|      SLOW  |         7.014(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<5>   |        11.952(R)|      SLOW  |         7.014(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<6>   |        12.119(R)|      SLOW  |         7.117(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<7>   |        12.119(R)|      SLOW  |         7.117(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<8>   |        12.663(R)|      SLOW  |         7.438(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<9>   |        12.663(R)|      SLOW  |         7.438(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<10>  |        13.295(R)|      SLOW  |         7.829(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<11>  |        13.462(R)|      SLOW  |         7.932(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<12>  |        13.462(R)|      SLOW  |         7.932(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<13>  |        13.275(R)|      SLOW  |         7.821(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<14>  |        12.889(R)|      SLOW  |         7.575(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_fd<15>  |        12.889(R)|      SLOW  |         7.575(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_sloe    |        12.729(R)|      SLOW  |         7.527(R)|      FAST  |usb_clk_BUFGP     |   0.000|
usb_slrd    |        13.500(R)|      SLOW  |         7.992(R)|      FAST  |usb_clk_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    5.008|         |         |         |
qspi_clk       |    6.497|    5.190|         |         |
usb_clk        |    3.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock qspi_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |         |         |    0.831|         |
qspi_clk       |    4.298|         |    2.093|    1.744|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    0.250|         |         |         |
usb_clk        |    3.786|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
fpga_clk       |sdram_clk      |    8.178|
usb_flaga      |usb_fd<0>      |    9.036|
usb_flaga      |usb_fd<1>      |    9.260|
usb_flaga      |usb_fd<2>      |    9.260|
usb_flaga      |usb_fd<3>      |    8.841|
usb_flaga      |usb_fd<4>      |    9.432|
usb_flaga      |usb_fd<5>      |    9.432|
usb_flaga      |usb_fd<6>      |    9.599|
usb_flaga      |usb_fd<7>      |    9.599|
usb_flaga      |usb_fd<8>      |   10.143|
usb_flaga      |usb_fd<9>      |   10.143|
usb_flaga      |usb_fd<10>     |   10.775|
usb_flaga      |usb_fd<11>     |   10.942|
usb_flaga      |usb_fd<12>     |   10.942|
usb_flaga      |usb_fd<13>     |   10.755|
usb_flaga      |usb_fd<14>     |   10.369|
usb_flaga      |usb_fd<15>     |   10.369|
usb_flaga      |usb_sloe       |   10.209|
usb_flaga      |usb_slrd       |   10.980|
---------------+---------------+---------+


Analysis completed Wed Aug 24 00:29:47 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 412 MB



