#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  2 09:41:35 2024
# Process ID: 18040
# Current directory: E:/Vivado/Verilog/Gate_Level_Designs/full_adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17432 E:\Vivado\Verilog\Gate_Level_Designs\full_adder\full_adder.xpr
# Log file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder/vivado.log
# Journal file: E:/Vivado/Verilog/Gate_Level_Designs/full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.xpr
INFO: [Project 1-313] Project file moved from 'E:/Vivado/Gate_Level_Designs/full_adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 799.188 ; gain = 76.906
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ba636d5f9e949498907abd7aceda99f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim/xsim.dir/full_adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Aug  2 09:46:45 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_tb_behav -key {Behavioral:sim_1:Functional:full_adder_tb} -tclbatch {full_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source full_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time 	a 	b 	c 	s 	c_out
                   0	0	0	0	0	0
                 100	0	0	1	1	0
                 200	0	1	0	1	0
                 300	0	1	1	0	1
                 400	1	0	0	1	0
                 500	1	0	1	0	1
                 600	1	1	0	0	1
                 700	1	1	1	1	1
$finish called at time : 800 ns : File "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 870.855 ; gain = 38.641
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ba636d5f9e949498907abd7aceda99f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
		Time 	a 	b 	c 	s 	c_out
                   0	0	0	0	0	0
                 100	0	0	1	1	0
                 200	0	1	0	1	0
                 300	0	1	1	0	1
                 400	1	0	0	1	0
                 500	1	0	1	0	1
                 600	1	1	0	0	1
                 700	1	1	1	1	1
$finish called at time : 800 ns : File "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 870.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ba636d5f9e949498907abd7aceda99f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
			Time 	a 	b 	c 	s 	c_out
                   0	0	0	0	0	0
                 100	0	0	1	1	0
                 200	0	1	0	1	0
                 300	0	1	1	0	1
                 400	1	0	0	1	0
                 500	1	0	1	0	1
                 600	1	1	0	0	1
                 700	1	1	1	1	1
$finish called at time : 800 ns : File "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 870.855 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ba636d5f9e949498907abd7aceda99f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot full_adder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
				Time 	a 	b 	c 	s 	c_out
                   0	0	0	0	0	0
                 100	0	0	1	1	0
                 200	0	1	0	1	0
                 300	0	1	1	0	1
                 400	1	0	0	1	0
                 500	1	0	1	0	1
                 600	1	1	0	0	1
                 700	1	1	1	1	1
$finish called at time : 800 ns : File "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 870.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 970.457 ; gain = 99.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.859 ; gain = 155.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.859 ; gain = 155.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.859 ; gain = 155.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1554.051 ; gain = 683.195
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1554.051 ; gain = 683.195
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: full_adder
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1554.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_adder' [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sources_1/new/full_adder.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1554.051 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1554.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1554.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.195 ; gain = 15.145
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'full_adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj full_adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6ba636d5f9e949498907abd7aceda99f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_tb_behav xil_defaultlib.full_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "full_adder_tb_behav -key {Behavioral:sim_1:Functional:full_adder_tb} -tclbatch {full_adder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source full_adder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
				Time 	a 	b 	c 	s 	c_out
                   0	0	0	0	0	0
                 100	0	0	1	1	0
                 200	0	1	0	1	0
                 300	0	1	1	0	1
                 400	1	0	0	1	0
                 500	1	0	1	0	1
                 600	1	1	0	0	1
                 700	1	1	1	1	1
$finish called at time : 800 ns : File "E:/Vivado/Verilog/Gate_Level_Designs/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'full_adder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1569.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 10:08:11 2024...
