<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORERMII</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.102</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"/><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vhdl\core\XHDL_misc.vhd</name><logicalName>CORERMII_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="1"><name>rtl\vhdl\core\XHDL_std_logic.vhd</name><logicalName>CORERMII_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="2"><name>rtl\vhdl\core\RMII_RX.vhd</name><logicalName>CORERMII_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="3"><name>rtl\vhdl\core\RMII_TX.vhd</name><logicalName>CORERMII_LIB</logicalName><userFileType>VHDL</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>