// Seed: 3930522442
module module_0 #(
    parameter id_4 = 32'd27
) (
    input supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    input supply1 _id_4,
    input supply0 id_5,
    input tri0 id_6,
    output tri1 id_7
    , id_9 = 1 && 1
);
  wire ['h0 : id_4] id_10;
endmodule
module module_1 #(
    parameter id_14 = 32'd99,
    parameter id_6  = 32'd72
) (
    input  tri0  id_0,
    output wor   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  tri0  id_5,
    input  wand  _id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    output wor   id_9,
    output uwire id_10,
    inout  wand  id_11,
    output tri1  id_12
);
  parameter id_14 = -1;
  wire ["" : id_14] id_15, id_16, id_17, id_18[1 : {  id_6  {  -1  }  }];
  parameter \id_19 = 1;
  parameter id_20 = \id_19 ;
  logic id_21;
  ;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_10,
      id_12,
      id_14,
      id_5,
      id_5,
      id_9
  );
  assign modCall_1.id_7 = 0;
endmodule
