// Seed: 127600983
module module_0;
  assign id_1[1] = ~1;
  wire id_2;
  tri  id_3 = 1'h0;
  wire id_4;
  assign module_2.id_2 = 0;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wire id_1,
    input  wor  id_2,
    input  wor  id_3,
    output wor  id_4
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri0 id_0,
    output wor  id_1,
    input  tri1 id_2
);
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_4 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    output supply1 id_4
);
  wire id_6;
  final $display;
  id_7(
      .id_0(""), .id_1(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
endmodule
