Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 25 10:30:12 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_control_sets_placed.rpt
| Design       : lab7
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              82 |           32 |
| No           | No                    | Yes                    |             142 |           46 |
| No           | Yes                   | No                     |              20 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             576 |          211 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|   Clock Signal   |                 Enable Signal                 |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+-----------------------------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG   | kd/inst/inst/Ps2Interface_i/bits_count        | rst2_BUFG                      |                2 |              4 |
|                  |                                               | _mute_IBUF                     |                3 |              5 |
| ~rst2_BUFG       |                                               |                                |                5 |              6 |
|  clk_IBUF_BUFG   | kd/E[0]                                       | rst2_BUFG                      |                2 |              7 |
|  noteGen_00/E[0] |                                               | kd/AR[0]                       |                2 |              7 |
|                  |                                               | music_00/toneL_reg[25]_i_1_n_0 |                5 |              8 |
|  clk_IBUF_BUFG   | kd/inst/inst/Ps2Interface_i/rx_valid          | rst2_BUFG                      |                2 |              8 |
|  clk_IBUF_BUFG   | kd/inst/inst/Ps2Interface_i/rx_finish         | rst2_BUFG                      |                2 |              8 |
|  clk_d/CLK       |                                               |                                |                6 |              9 |
|  clock_22/S[0]   |                                               | rst_IBUF                       |                4 |              9 |
|  clock_22/S[0]   | playerCtrl_00/ibeat[8]_i_1_n_0                | rst_IBUF                       |                2 |              9 |
|  clk_IBUF_BUFG   | kd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst2_BUFG                      |                2 |             11 |
|  sc/out[1]       |                                               | rst_IBUF                       |                5 |             14 |
|  clk_IBUF_BUFG   | kd/key                                        | rst2_BUFG                      |                8 |             17 |
|  clk_IBUF_BUFG   |                                               | rst_IBUF                       |               14 |             55 |
|  clk_IBUF_BUFG   |                                               | rst2_BUFG                      |               23 |             64 |
|  clk_IBUF_BUFG   |                                               |                                |               21 |             67 |
|  clk_IBUF_BUFG   | kd/op/E[0]                                    | rst2_BUFG                      |              191 |            512 |
+------------------+-----------------------------------------------+--------------------------------+------------------+----------------+


