

================================================================
== Vitis HLS Report for 'export_output_buffer_c1'
================================================================
* Date:           Thu Nov  2 17:53:27 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |            |  Latency (cycles) |   Iteration   |  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- EXPORT    |   100312|   100384|  12539 ~ 12548|          -|          -|     8|        no|
        | + BH       |    12536|    12544|           1567|          -|          -|     8|        no|
        |- CLEAR_BH  |    31080|    31080|            777|          -|          -|    40|        no|
        +------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 
4 --> 5 12 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 4 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bout = alloca i32 1"   --->   Operation 27 'alloca' 'bout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%h_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h"   --->   Operation 28 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %out_r"   --->   Operation 29 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap"   --->   Operation 30 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 512, void @empty_34, void @empty_4, void @empty_6, i32 16, i32 16, i32 256, i32 256, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_3, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %h_read" [src/conv1.cpp:137]   --->   Operation 33 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i6 %out_read" [src/conv1.cpp:137]   --->   Operation 34 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln141_5 = add i8 %h_read, i8 1" [src/conv1.cpp:141]   --->   Operation 35 'add' 'add_ln141_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i8 %add_ln141_5" [src/conv1.cpp:141]   --->   Operation 36 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 0, i4 %bout" [src/conv1.cpp:137]   --->   Operation 37 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln137 = br void %BH" [src/conv1.cpp:137]   --->   Operation 38 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.35>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bout_1 = load i4 %bout" [src/conv1.cpp:144]   --->   Operation 39 'load' 'bout_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln137 = icmp_eq  i4 %bout_1, i4 8" [src/conv1.cpp:137]   --->   Operation 40 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%add_ln137_1 = add i4 %bout_1, i4 1" [src/conv1.cpp:137]   --->   Operation 41 'add' 'add_ln137_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %BH.split, void %BW.i.preheader" [src/conv1.cpp:137]   --->   Operation 42 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 43 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = trunc i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 44 'trunc' 'trunc_ln137_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i4 %bout_1" [src/conv1.cpp:137]   --->   Operation 45 'zext' 'zext_ln137_2' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i3 %trunc_ln137_1" [src/conv1.cpp:137]   --->   Operation 46 'zext' 'zext_ln137_3' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln137 = add i7 %zext_ln137_2, i7 %zext_ln137_1" [src/conv1.cpp:137]   --->   Operation 47 'add' 'add_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i7 %add_ln137" [src/conv1.cpp:137]   --->   Operation 48 'zext' 'zext_ln137_4' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %bout_1, i32 2" [src/conv1.cpp:144]   --->   Operation 49 'bitselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln137_3, i6 %out_read" [src/conv1.cpp:137]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln137)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [src/conv1.cpp:137]   --->   Operation 51 'zext' 'p_cast' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast" [src/conv1.cpp:137]   --->   Operation 52 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:137]   --->   Operation 53 'load' 'conv1_biases_load' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 54 [1/1] (2.49ns)   --->   "%mul_ln141 = mul i25 %zext_ln137_4, i25 260100" [src/conv1.cpp:141]   --->   Operation 54 'mul' 'mul_ln141' <Predicate = (!icmp_ln137)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i25 %mul_ln141" [src/conv1.cpp:141]   --->   Operation 55 'zext' 'zext_ln141' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.08ns)   --->   "%add_ln141 = add i64 %zext_ln141, i64 %output_ftmap_read" [src/conv1.cpp:141]   --->   Operation 56 'add' 'add_ln141' <Predicate = (!icmp_ln137)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 57 'alloca' 'h_1' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 58 'alloca' 'o' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 59 'alloca' 'indvar_flatten' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln77 = store i6 0, i6 %indvar_flatten" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 60 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 0, i4 %o" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 61 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln77 = store i4 0, i4 %h_1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 62 'store' 'store_ln77' <Predicate = (icmp_ln137)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln77 = br void %BW.i" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 63 'br' 'br_ln77' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:137]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:137]   --->   Operation 65 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln144 = select i1 %tmp, i4 15, i4 0" [src/conv1.cpp:144]   --->   Operation 66 'select' 'select_ln144' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %select_ln144" [src/conv1.cpp:144]   --->   Operation 67 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln137_5 = zext i5 %tmp_9" [src/conv1.cpp:137]   --->   Operation 68 'zext' 'zext_ln137_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:137]   --->   Operation 69 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:137]   --->   Operation 70 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln138 = br void %RELU.0" [src/conv1.cpp:138]   --->   Operation 71 'br' 'br_ln138' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%bh = phi i5 %add_ln138, void %for.body8.1.preheader, i5 0, void %BH.split" [src/conv1.cpp:138]   --->   Operation 72 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.78ns)   --->   "%icmp_ln138 = icmp_ult  i5 %bh, i5 15" [src/conv1.cpp:138]   --->   Operation 73 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.inc48, void %RELU.0.split" [src/conv1.cpp:138]   --->   Operation 74 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i5 %bh" [src/conv1.cpp:144]   --->   Operation 75 'zext' 'zext_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln144 = add i6 %zext_ln137_5, i6 %zext_ln144" [src/conv1.cpp:144]   --->   Operation 76 'add' 'add_ln144' <Predicate = (icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln144_3 = zext i6 %add_ln144" [src/conv1.cpp:144]   --->   Operation 77 'zext' 'zext_ln144_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i6 %add_ln144" [src/conv1.cpp:144]   --->   Operation 78 'trunc' 'trunc_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln144, i8 0" [src/conv1.cpp:144]   --->   Operation 79 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.82ns)   --->   "%sub_ln144 = sub i13 %p_shl, i13 %zext_ln144_3" [src/conv1.cpp:144]   --->   Operation 80 'sub' 'sub_ln144' <Predicate = (icmp_ln138)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i5 %bh" [src/conv1.cpp:138]   --->   Operation 81 'zext' 'zext_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (2.05ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU, i13 %sub_ln144, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 82 'call' 'call_ln144' <Predicate = (icmp_ln138)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln141_1 = add i9 %zext_ln138, i9 %zext_ln137" [src/conv1.cpp:141]   --->   Operation 83 'add' 'add_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln141_1, i10 0" [src/conv1.cpp:141]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i19 %shl_ln" [src/conv1.cpp:141]   --->   Operation 85 'zext' 'zext_ln141_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln141_1, i2 0" [src/conv1.cpp:141]   --->   Operation 86 'bitconcatenate' 'shl_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i11 %shl_ln141_1" [src/conv1.cpp:141]   --->   Operation 87 'zext' 'zext_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.88ns)   --->   "%sub_ln141 = sub i20 %zext_ln141_2, i20 %zext_ln141_3" [src/conv1.cpp:141]   --->   Operation 88 'sub' 'sub_ln141' <Predicate = (icmp_ln138)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i20 %sub_ln141" [src/conv1.cpp:141]   --->   Operation 89 'sext' 'sext_ln141' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.08ns)   --->   "%add_ln141_2 = add i64 %sext_ln141, i64 %add_ln141" [src/conv1.cpp:141]   --->   Operation 90 'add' 'add_ln141_2' <Predicate = (icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_2, i32 2, i32 63" [src/conv1.cpp:151]   --->   Operation 91 'partselect' 'trunc_ln1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln141_3 = add i9 %zext_ln141_1, i9 %zext_ln138" [src/conv1.cpp:141]   --->   Operation 92 'add' 'add_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln141_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln141_3, i10 0" [src/conv1.cpp:141]   --->   Operation 93 'bitconcatenate' 'shl_ln141_2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i19 %shl_ln141_2" [src/conv1.cpp:141]   --->   Operation 94 'zext' 'zext_ln141_4' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln141_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln141_3, i2 0" [src/conv1.cpp:141]   --->   Operation 95 'bitconcatenate' 'shl_ln141_3' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i11 %shl_ln141_3" [src/conv1.cpp:141]   --->   Operation 96 'zext' 'zext_ln141_5' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.88ns)   --->   "%sub_ln141_1 = sub i20 %zext_ln141_4, i20 %zext_ln141_5" [src/conv1.cpp:141]   --->   Operation 97 'sub' 'sub_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln141_1 = sext i20 %sub_ln141_1" [src/conv1.cpp:141]   --->   Operation 98 'sext' 'sext_ln141_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.08ns)   --->   "%add_ln141_4 = add i64 %sext_ln141_1, i64 %add_ln141" [src/conv1.cpp:141]   --->   Operation 99 'add' 'add_ln141_4' <Predicate = (icmp_ln138)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU, i13 %sub_ln144, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 100 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i62 %trunc_ln1" [src/conv1.cpp:151]   --->   Operation 101 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln151" [src/conv1.cpp:151]   --->   Operation 102 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 255" [src/conv1.cpp:151]   --->   Operation 103 'writereq' 'empty_55' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.05>
ST_6 : Operation 104 [2/2] (2.05ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i13 %sub_ln144, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 104 'call' 'call_ln151' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_2, i32 %i2, i62 %trunc_ln1, i13 %sub_ln144, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 105 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [5/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:138]   --->   Operation 106 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [4/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:138]   --->   Operation 107 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [3/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:138]   --->   Operation 108 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [2/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:138]   --->   Operation 109 'writeresp' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i5 %bh" [src/conv1.cpp:138]   --->   Operation 110 'trunc' 'trunc_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:138]   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:138]   --->   Operation 112 'specloopname' 'specloopname_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 113 [1/5] (7.30ns)   --->   "%empty_56 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr" [src/conv1.cpp:138]   --->   Operation 113 'writeresp' 'empty_56' <Predicate = (icmp_ln138)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln138 = or i4 %trunc_ln138, i4 1" [src/conv1.cpp:138]   --->   Operation 114 'or' 'or_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln144_4 = zext i4 %or_ln138" [src/conv1.cpp:144]   --->   Operation 115 'zext' 'zext_ln144_4' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln144_1 = add i6 %zext_ln137_5, i6 %zext_ln144_4" [src/conv1.cpp:144]   --->   Operation 116 'add' 'add_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln144_5 = zext i6 %add_ln144_1" [src/conv1.cpp:144]   --->   Operation 117 'zext' 'zext_ln144_5' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i6 %add_ln144_1" [src/conv1.cpp:144]   --->   Operation 118 'trunc' 'trunc_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln144_1, i8 0" [src/conv1.cpp:144]   --->   Operation 119 'bitconcatenate' 'p_shl2' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.82ns)   --->   "%sub_ln144_1 = sub i13 %p_shl2, i13 %zext_ln144_5" [src/conv1.cpp:144]   --->   Operation 120 'sub' 'sub_ln144_1' <Predicate = (icmp_ln138)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.79ns)   --->   "%icmp_ln138_1 = icmp_eq  i4 %or_ln138, i4 15" [src/conv1.cpp:138]   --->   Operation 121 'icmp' 'icmp_ln138_1' <Predicate = (icmp_ln138)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138_1, void %for.body8.1.preheader, void %for.inc48" [src/conv1.cpp:138]   --->   Operation 122 'br' 'br_ln138' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_12 : Operation 123 [2/2] (2.05ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 123 'call' 'call_ln144' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln141_4, i32 2, i32 63" [src/conv1.cpp:151]   --->   Operation 124 'partselect' 'trunc_ln151_1' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln138 = add i5 %bh, i5 2" [src/conv1.cpp:138]   --->   Operation 125 'add' 'add_ln138' <Predicate = (icmp_ln138 & !icmp_ln138_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln137 = store i4 %add_ln137_1, i4 %bout" [src/conv1.cpp:137]   --->   Operation 126 'store' 'store_ln137' <Predicate = (icmp_ln138_1) | (!icmp_ln138)> <Delay = 0.42>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln137 = br void %BH" [src/conv1.cpp:137]   --->   Operation 127 'br' 'br_ln137' <Predicate = (icmp_ln138_1) | (!icmp_ln138)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln144 = call void @export_output_buffer_c1_Pipeline_RELU1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %empty_54, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:144]   --->   Operation 128 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i62 %trunc_ln151_1" [src/conv1.cpp:151]   --->   Operation 129 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln151_1" [src/conv1.cpp:151]   --->   Operation 130 'getelementptr' 'i2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (7.30ns)   --->   "%empty_57 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr_1, i32 255" [src/conv1.cpp:151]   --->   Operation 131 'writereq' 'empty_57' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.05>
ST_14 : Operation 132 [2/2] (2.05ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln151_1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 132 'call' 'call_ln151' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln151 = call void @export_output_buffer_c1_Pipeline_4, i32 %i2, i62 %trunc_ln151_1, i13 %sub_ln144_1, i2 %trunc_ln137, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:151]   --->   Operation 133 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 134 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 134 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 135 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 135 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 136 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 136 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 137 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 137 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 138 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr_1" [src/conv1.cpp:138]   --->   Operation 138 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln138 = br void %RELU.0" [src/conv1.cpp:138]   --->   Operation 139 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 5.03>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 140 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.78ns)   --->   "%icmp_ln77 = icmp_eq  i6 %indvar_flatten_load, i6 40" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 141 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln77_1 = add i6 %indvar_flatten_load, i6 1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 142 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc16.i, void %_Z15clear_buffer_c1PA15_A255_f.exit" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 143 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%h_1_load = load i4 %h_1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 144 'load' 'h_1_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 145 'load' 'o_load' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.79ns)   --->   "%add_ln77 = add i4 %o_load, i4 1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 146 'add' 'add_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.79ns)   --->   "%icmp_ln78 = icmp_eq  i4 %h_1_load, i4 15" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 147 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln77 = select i1 %icmp_ln78, i4 0, i4 %h_1_load" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 148 'select' 'select_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.39ns)   --->   "%select_ln77_1 = select i1 %icmp_ln78, i4 %add_ln77, i4 %o_load" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 149 'select' 'select_ln77_1' <Predicate = (!icmp_ln77)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i4 %select_ln77_1" [src/conv1.cpp:77->src/conv1.cpp:154]   --->   Operation 150 'trunc' 'trunc_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln77_1, i32 2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 151 'bitselect' 'tmp_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.17ns)   --->   "%select_ln82 = select i1 %tmp_2, i4 15, i4 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 152 'select' 'select_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %select_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 153 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %tmp_s" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 154 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %select_ln77" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 155 'zext' 'zext_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.78ns)   --->   "%add_ln82 = add i6 %zext_ln78, i6 %zext_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 156 'add' 'add_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i6 %add_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 157 'zext' 'zext_ln82_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i6 %add_ln82" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 158 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 159 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.82ns)   --->   "%sub_ln82 = sub i13 %p_shl3, i13 %zext_ln82_4" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 160 'sub' 'sub_ln82' <Predicate = (!icmp_ln77)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW, i13 %sub_ln82, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 161 'call' 'call_ln82' <Predicate = (!icmp_ln77)> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 162 [1/1] (0.79ns)   --->   "%add_ln78_2 = add i4 %select_ln77, i4 3" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 162 'add' 'add_ln78_2' <Predicate = (!icmp_ln77)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.42ns)   --->   "%store_ln78 = store i6 %add_ln77_1, i6 %indvar_flatten" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 163 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 164 [1/1] (0.42ns)   --->   "%store_ln78 = store i4 %select_ln77_1, i4 %o" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 164 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 165 [1/1] (0.42ns)   --->   "%store_ln78 = store i4 %add_ln78_2, i4 %h_1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 165 'store' 'store_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.42>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [src/conv1.cpp:155]   --->   Operation 166 'ret' 'ret_ln155' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 0.00>
ST_22 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW, i13 %sub_ln82, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 167 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 4> <Delay = 4.46>
ST_23 : Operation 168 [1/1] (0.79ns)   --->   "%add_ln78 = add i4 %select_ln77, i4 1" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 168 'add' 'add_ln78' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i4 %add_ln78" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 169 'zext' 'zext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.78ns)   --->   "%add_ln82_1 = add i6 %zext_ln78, i6 %zext_ln82_5" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 170 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i6 %add_ln82_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 171 'zext' 'zext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i6 %add_ln82_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 172 'trunc' 'trunc_ln82_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82_1, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 173 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.82ns)   --->   "%sub_ln82_1 = sub i13 %p_shl4, i13 %zext_ln82_6" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 174 'sub' 'sub_ln82_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 175 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW2, i13 %sub_ln82_1, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 175 'call' 'call_ln82' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 5> <Delay = 0.00>
ST_24 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW2, i13 %sub_ln82_1, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 176 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 4.46>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i4 %select_ln77" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 177 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.79ns)   --->   "%add_ln78_1 = add i5 %zext_ln78_1, i5 2" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 178 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln82_7 = zext i5 %add_ln78_1" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 179 'zext' 'zext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.78ns)   --->   "%add_ln82_2 = add i6 %zext_ln78, i6 %zext_ln82_7" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 180 'add' 'add_ln82_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln82_8 = zext i6 %add_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 181 'zext' 'zext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln82_2 = trunc i6 %add_ln82_2" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 182 'trunc' 'trunc_ln82_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln82_2, i8 0" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 183 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.82ns)   --->   "%sub_ln82_2 = sub i13 %p_shl5, i13 %zext_ln82_8" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 184 'sub' 'sub_ln82_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 185 [2/2] (2.05ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW3, i13 %sub_ln82_2, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 185 'call' 'call_ln82' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_str"   --->   Operation 186 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 187 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 188 'specloopname' 'specloopname_ln78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln82 = call void @export_output_buffer_c1_Pipeline_BW3, i13 %sub_ln82_2, i2 %trunc_ln77, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou" [src/conv1.cpp:82->src/conv1.cpp:154]   --->   Operation 189 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln78 = br void %BW.i" [src/conv1.cpp:78->src/conv1.cpp:154]   --->   Operation 190 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.765ns
The critical path consists of the following:
	wire read operation ('h_read') on port 'h' [11]  (0.000 ns)
	'add' operation ('add_ln141_5', src/conv1.cpp:141) [18]  (0.765 ns)

 <State 2>: 4.356ns
The critical path consists of the following:
	'load' operation ('bout', src/conv1.cpp:144) on local variable 'bout' [23]  (0.000 ns)
	'add' operation ('add_ln137', src/conv1.cpp:137) [34]  (0.781 ns)
	'mul' operation ('mul_ln141', src/conv1.cpp:141) [45]  (2.490 ns)
	'add' operation ('add_ln141', src/conv1.cpp:141) [47]  (1.085 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:137) on array 'conv1_biases' [43]  (1.237 ns)

 <State 4>: 3.666ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv1.cpp:138) with incoming values : ('add_ln138', src/conv1.cpp:138) [50]  (0.000 ns)
	'add' operation ('add_ln144', src/conv1.cpp:144) [55]  (0.789 ns)
	'sub' operation ('sub_ln144', src/conv1.cpp:144) [59]  (0.820 ns)
	'call' operation ('call_ln144', src/conv1.cpp:144) to 'export_output_buffer_c1_Pipeline_RELU' [64]  (2.057 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv1.cpp:151) [75]  (0.000 ns)
	bus request operation ('empty_55', src/conv1.cpp:151) on port 'i2' (src/conv1.cpp:151) [76]  (7.300 ns)

 <State 6>: 2.057ns
The critical path consists of the following:
	'call' operation ('call_ln151', src/conv1.cpp:151) to 'export_output_buffer_c1_Pipeline_2' [77]  (2.057 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [86]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [86]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [86]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [86]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_56', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [86]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr_1', src/conv1.cpp:151) [100]  (0.000 ns)
	bus request operation ('empty_57', src/conv1.cpp:151) on port 'i2' (src/conv1.cpp:151) [101]  (7.300 ns)

 <State 14>: 2.057ns
The critical path consists of the following:
	'call' operation ('call_ln151', src/conv1.cpp:151) to 'export_output_buffer_c1_Pipeline_4' [102]  (2.057 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_58', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [103]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_58', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [103]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_58', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [103]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_58', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [103]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_58', src/conv1.cpp:138) on port 'i2' (src/conv1.cpp:138) [103]  (7.300 ns)

 <State 21>: 5.033ns
The critical path consists of the following:
	'load' operation ('h_1_load', src/conv1.cpp:78->src/conv1.cpp:154) on local variable 'h' [123]  (0.000 ns)
	'icmp' operation ('icmp_ln78', src/conv1.cpp:78->src/conv1.cpp:154) [128]  (0.797 ns)
	'select' operation ('select_ln77_1', src/conv1.cpp:77->src/conv1.cpp:154) [130]  (0.391 ns)
	'select' operation ('select_ln82', src/conv1.cpp:82->src/conv1.cpp:154) [133]  (0.179 ns)
	'add' operation ('add_ln82', src/conv1.cpp:82->src/conv1.cpp:154) [137]  (0.789 ns)
	'sub' operation ('sub_ln82', src/conv1.cpp:82->src/conv1.cpp:154) [141]  (0.820 ns)
	'call' operation ('call_ln82', src/conv1.cpp:82->src/conv1.cpp:154) to 'export_output_buffer_c1_Pipeline_BW' [144]  (2.057 ns)

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 4.463ns
The critical path consists of the following:
	'add' operation ('add_ln78', src/conv1.cpp:78->src/conv1.cpp:154) [145]  (0.797 ns)
	'add' operation ('add_ln82_1', src/conv1.cpp:82->src/conv1.cpp:154) [147]  (0.789 ns)
	'sub' operation ('sub_ln82_1', src/conv1.cpp:82->src/conv1.cpp:154) [151]  (0.820 ns)
	'call' operation ('call_ln82', src/conv1.cpp:82->src/conv1.cpp:154) to 'export_output_buffer_c1_Pipeline_BW2' [152]  (2.057 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 4.463ns
The critical path consists of the following:
	'add' operation ('add_ln78_1', src/conv1.cpp:78->src/conv1.cpp:154) [153]  (0.797 ns)
	'add' operation ('add_ln82_2', src/conv1.cpp:82->src/conv1.cpp:154) [155]  (0.789 ns)
	'sub' operation ('sub_ln82_2', src/conv1.cpp:82->src/conv1.cpp:154) [159]  (0.820 ns)
	'call' operation ('call_ln82', src/conv1.cpp:82->src/conv1.cpp:154) to 'export_output_buffer_c1_Pipeline_BW3' [160]  (2.057 ns)

 <State 26>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
