#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: msvEnableDumpingMode('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvEnableDumpingMode')
ANF: msvGetVersion('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetVersion')
ANF: msvGetInstProp('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetInstProp')
ANF: msvIsSpiceEngineReady('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvIsSpiceEngineReady')
ANF: msvSetAddProbeCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetAddProbeCallback')
ANF: msvGetInstHandle('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetInstHandle')
ANF: msvGetProbeByInst('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetProbeByInst')
ANF: msvGetSigHandle('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetSigHandle')
ANF: msvGetProbeBySig('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetProbeBySig')
ANF: msvGetProbeInfo('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetProbeInfo')
ANF: msvRelease('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvRelease')
ANF: msvSetVcCallbackFunc('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetVcCallbackFunc')
ANF: msvCheckVcCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvCheckVcCallback')
ANF: msvAddVcCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvAddVcCallback')
ANF: msvRemoveVcCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvRemoveVcCallback')
ANF: msvGetLatestValue('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetLatestValue')
ANF: msvSetEndofSimCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetEndofSimCallback')
ANF: msvIgnoredProbe('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvIgnoredProbe')
ANF: msvGetThruNetInfo('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetThruNetInfo')
ANF: msvFreeThruNetInfo('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvFreeThruNetInfo')
ANF: PI_ace_get_output_time_unit('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: PI_ace_get_output_time_unit')
ANF: PI_ace_sim_sync('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: PI_ace_sim_sync')
ANF: msvGetRereadInitFile('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetRereadInitFile')
ANF: msvSetBeforeRereadCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetBeforeRereadCallback')
ANF: msvSetAfterRereadCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetAfterRereadCallback')
ANF: msvSetForceCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetForceCallback')
ANF: msvSetReleaseCallback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvSetReleaseCallback')
ANF: msvGetForceStatus('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: msvGetForceStatus')
ANF: vhdi_dt_get_type('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('/home/infty/ic/verilog/dp_ram/build/simv: undefined symbol: vhdi_node_ist_get_value_addr')
VCS compile option:
 option[0]: /home/infty/ic/verilog/dp_ram/build/simv
 option[1]: +TESTNAME=basic_test
 option[2]: +TIMEOUT=1000000
 option[3]: +FSDB=1
 option[4]: +WAVE_FILE=/home/infty/ic/verilog/dp_ram/wave/wave_basic_test.fsdb
 option[5]: -l
 option[6]: /home/infty/ic/verilog/dp_ram/logs/simulation_basic_test.log
 option[7]: /usr/synopsys/vcs/O-2018.09-SP2/linux64/bin/vcs1
 option[8]: -Mcc=gcc
 option[9]: -Mcplusplus=g++
 option[10]: -Masflags=
 option[11]: -Mcfl= -pipe -fPIC -O -I/usr/synopsys/vcs/O-2018.09-SP2/include 
 option[12]: -Mxcflags= -pipe -fPIC -I/usr/synopsys/vcs/O-2018.09-SP2/include
 option[13]: -Mldflags= -LDFLAGS -Wl,--no-as-needed -rdynamic 
 option[14]: -Mout=/home/infty/ic/verilog/dp_ram/build/simv
 option[15]: -Mamsrun=
 option[16]: -Mvcsaceobjs=
 option[17]: -Mobjects= /usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvirsim.so /usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/liberrorinf.so /usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/libsnpsmalloc.so /usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/libvfs.so 
 option[18]: -Mexternalobj=
 option[19]: -Msaverestoreobj=/usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o
 option[20]: -Mcrt0=
 option[21]: -Mcrtn=
 option[22]: -Mcsrc=
 option[23]: -Msyslibs=/usr/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[24]: -l
 option[25]: /home/infty/ic/verilog/dp_ram/build/compile.log
 option[26]: -full64
 option[27]: +v2k
 option[28]: -fsdb
 option[29]: -P
 option[30]: /usr/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[31]: +define+FSDB
 option[32]: -debug_access+all
 option[33]: +vpi
 option[34]: +vcsd1
 option[35]: +itf+/usr/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcsdp_lite.tab
 option[36]: -o
 option[37]: /home/infty/ic/verilog/dp_ram/build/simv
 option[38]: -j8
 option[39]: -timescale=1ns/1ps
 option[40]: +plusarg_save
 option[41]: +memcbk
 option[42]: -picarchive
 option[43]: -debug_acc+fsdb
 option[44]: -sverilog
 option[45]: -gen_obj
 option[46]: -f
 option[47]: /home/infty/ic/verilog/dp_ram/build/filelist.f
 option[48]: -load
 option[49]: /usr/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[50]: timescale=1ns/1ps
Chronologic Simulation VCS Release O-2018.09-SP2_Full64
Linux 5.15.0-139-generic #149~20.04.1-Ubuntu SMP Wed Apr 16 08:29:56 UTC 2025 x86_64
CPU cores: 8
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		0 kbytes
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1048576
memorylocked		65536 kbytes
maxproc		15115
======================================
(Special)Runtime environment variables:

Runtime environment variables:
SHELL=/bin/bash
SESSION_MANAGER=local/ubuntu:@/tmp/.ICE-unix/1740,unix/ubuntu:/tmp/.ICE-unix/1740
QT_ACCESSIBILITY=1
COLORTERM=truecolor
VCS_ARCH_OVERRIDE=linux
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
GNOME_DESKTOP_SESSION_ID=this-is-deprecated
VCS_HOME=/usr/synopsys/vcs/O-2018.09-SP2
MAKE_TERMOUT=/dev/pts/0
GNOME_SHELL_SESSION_MODE=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
XMODIFIERS=@im=ibus
VERDI_HOME=/usr/synopsys/verdi/Verdi_O-2018.09-SP2
DESKTOP_SESSION=ubuntu
SSH_AGENT_PID=1657
GTK_MODULES=gail:atk-bridge
PWD=/home/infty/ic/verilog/dp_ram/build
LOGNAME=infty
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
SynopsysList=/usr/synopsys
XAUTHORITY=/run/user/1000/gdm/Xauthority
GJS_DEBUG_TOPICS=JS ERROR;JS LOG
WINDOWPATH=2
SCL_HOME=/usr/synopsys/scl/2018.06
HOME=/home/infty
USERNAME=infty
IM_CONFIG_PHASE=1
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6003
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/625a6927_169f_4615_972f_f41ba62dfd70
INVOCATION_ID=8cf427875a2e445fba2d8f22b30b9947
MANAGERPID=1563
MFLAGS=
GJS_DEBUG_OUTPUT=stderr
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=infty
MAKE_TERMERR=/dev/pts/0
GNOME_TERMINAL_SERVICE=:1.102
DISPLAY=:0
SHLVL=2
MAKELEVEL=1
QT_IM_MODULE=ibus
VCS_MX_HOME=/usr/synopsys/vcs-mx/O-2018.09-SP2
LM_LICENSE_FILE=27000@ubuntu
LD_LIBRARY_PATH=/usr/synopsys/vcs/O-2018.09-SP2/linux64/lib:/usr/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64
XDG_RUNTIME_DIR=/run/user/1000
JOURNAL_STREAM=8:47926
DVE_HOME=/usr/synopsys/vcs-mx/O-2018.09-SP2/gui/dve
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
PATH=/usr/synopsys/vcs/O-2018.09-SP2/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/usr/synopsys/vcs/O-2018.09-SP2/gui/dve/bin:/usr/synopsys/vcs/O-2018.09-SP2/bin:/usr/synopsys/verdi/Verdi_O-2018.09-SP2/bin:/usr/synopsys/scl/2018.06/linux64/bin
GDMSESSION=ubuntu
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
OLDPWD=/home/infty/ic/verilog/dp_ram
_=/home/infty/ic/verilog/dp_ram/build/simv
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/usr/synopsys/vcs/O-2018.09-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
Runtime command line arguments:
argv[0]=/home/infty/ic/verilog/dp_ram/build/simv
argv[1]=+TESTNAME=basic_test
argv[2]=+TIMEOUT=1000000
argv[3]=+FSDB=1
argv[4]=+WAVE_FILE=/home/infty/ic/verilog/dp_ram/wave/wave_basic_test.fsdb
argv[5]=-l
argv[6]=/home/infty/ic/verilog/dp_ram/logs/simulation_basic_test.log
252 profile - 100
          CPU/Mem usage: 0.220 sys,  0.150 user,  184.11M mem
253 Mon Dec  1 04:32:25 2025
254 pliAppInit
255 FSDB_GATE is set.
256 FSDB_RTL is set.
257 Enable Parallel Dumping.
258 pliAppMiscSet: New Sim Round
259 pliEntryInit
260 LIBSSCORE=found /usr/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs201809.so through $NOVAS_HOME setting.
261 FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
262 (C) 1996 - 2019 by Synopsys, Inc.
263 sps_call_fsdbDumpfile_main at 0 : /home/infty/ic/verilog/dp_ram/tb/tb_syncfifo.v(448)
264 argv[0]: (syncfifo.fsdb)
265 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
266 *Verdi* : Create FSDB file 'syncfifo.fsdb'
267 compile option from '/home/infty/ic/verilog/dp_ram/build/simv.daidir/vcs_rebuild'.
268   "vcs '-full64' '+v2k' '-sverilog' '-fsdb' '+define+FSDB' '-debug_access+all' '-f' '/home/infty/ic/verilog/dp_ram/build/filelist.f' '-o' '/home/infty/ic/verilog/dp_ram/build/simv' '-l' '/home/infty/ic/verilog/dp_ram/build/compile.log' '-j8' '-timescale=1ns/1ps' '+plusarg_save' '+memcbk' '-LDFLAGS -Wl,--no-as-needed' 2>&1"
269 FSDB_VCS_ENABLE_FAST_VC is enable
270 sps_call_fsdbDumpvars_vd_main at 0 : /home/infty/ic/verilog/dp_ram/tb/tb_syncfifo.v(449)
271 argv[0]: (0)
272 argv[1]: (handle) tb_syncfifo
273 argv[2]: (+all)
274 [spi_vcs_vd_ppi_create_root]: no upf option
275 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
276 *Verdi* : Begin traversing the scope (tb_syncfifo), layer (0).
277 *Verdi* : Enable +all dumping.
278 *Verdi* : End of traversing.
279 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.310 sys,  0.150 user,  279.29M mem
                   incr: 0.010 sys,  0.000 user,  7.36M mem
                   accu: 0.010 sys,  0.000 user,  7.36M mem
              accu incr: 0.010 sys,  0.000 user,  7.36M mem

          Count usage: 1570 var,  1564 idcode,  17 callback
                 incr: 1570 var,  1564 idcode,  17 callback
                 accu: 1570 var,  1564 idcode,  17 callback
            accu incr: 1570 var,  1564 idcode,  17 callback
280 Mon Dec  1 04:32:25 2025
281 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.310 sys,  0.150 user,  280.34M mem
                   incr: 0.000 sys,  0.000 user,  1.05M mem
                   accu: 0.010 sys,  0.000 user,  8.41M mem
              accu incr: 0.000 sys,  0.000 user,  1.05M mem

          Count usage: 1570 var,  1564 idcode,  17 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 1570 var,  1564 idcode,  17 callback
            accu incr: 0 var,  0 idcode,  0 callback
282 Mon Dec  1 04:32:25 2025
283 End of simulation at 1703200
284 Mon Dec  1 04:32:25 2025
285 Begin FSDB profile info:
286 FSDB Writer : bc1(4600) bcn(5623) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.010263) io wait(0.000000) theadpool wait(0.000000) target functin(0.000000)
FSDB Writer cpu time : MT Compression : 0
287 End FSDB profile info
288 Parallel profile    -  Flush:3 Expand:0 ProduceWait:0 ConsumerWait:0 BlockUsed:0
289                        ProduceTime:0.500757746 ConsumerTime:0.000000000 Buffer:64MB
290 SimExit
291 Sim process exit
