# Copyright (C) 2018  Intel Corporation. All rights reserved.,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,
# refer to the applicable agreement for further details.,,,,,,,,,,,
,,,,,,,,,,,
# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition,,,,,,,,,,,
# File: C:\Users\jfalkinburg2\Documents\csce230_code_2020\group_project\Project_pin_assignments.csv,,,,,,,,,,,
# Generated on: Thu Oct 15 17:24:25 2020,,,,,,,,,,,
,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,
,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clock,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
debug_Extension[15],Output,,,,PIN_M8,3.3-V LVTTL,,,,,
debug_Extension[14],Output,,,,PIN_N2,3.3-V LVTTL,,,,,
debug_Extension[13],Output,,,,PIN_E1,3.3-V LVTTL,,,,,
debug_Extension[12],Output,,,,PIN_T22,3.3-V LVTTL,,,,,
debug_Extension[11],Output,,,,PIN_Y11,3.3-V LVTTL,,,,,
debug_Extension[10],Output,,,,PIN_V11,3.3-V LVTTL,,,,,
debug_Extension[9],Output,,,,PIN_V14,3.3-V LVTTL,,,,,
debug_Extension[8],Output,,,,PIN_W18,3.3-V LVTTL,,,,,
debug_Extension[7],Output,,,,PIN_AB21,3.3-V LVTTL,,,,,
debug_Extension[6],Output,,,,PIN_U18,3.3-V LVTTL,,,,,
debug_Extension[5],Output,,,,PIN_W12,3.3-V LVTTL,,,,,
debug_Extension[4],Output,,,,PIN_E10,3.3-V LVTTL,,,,,
debug_Extension[3],Output,,,,PIN_C7,3.3-V LVTTL,,,,,
debug_Extension[2],Output,,,,PIN_V3,3.3-V LVTTL,,,,,
debug_Extension[1],Output,,,,PIN_L22,3.3-V LVTTL,,,,,
debug_Extension[0],Output,,,,PIN_P22,3.3-V LVTTL,,,,,
debug_IR[15],Output,,,,PIN_AA13,3.3-V LVTTL,,,,,
debug_IR[14],Output,,,,PIN_AB5,3.3-V LVTTL,,,,,
debug_IR[13],Output,,,,PIN_AA7,3.3-V LVTTL,,,,,
debug_IR[12],Output,,,,PIN_V10,3.3-V LVTTL,,,,,
debug_IR[11],Output,,,,PIN_AA6,3.3-V LVTTL,,,,,
debug_IR[10],Output,,,,PIN_AA11,3.3-V LVTTL,,,,,
debug_IR[9],Output,,,,PIN_U21,3.3-V LVTTL,,,,,
debug_IR[8],Output,,,,PIN_P12,3.3-V LVTTL,,,,,
debug_IR[7],Output,,,,PIN_AA14,3.3-V LVTTL,,,,,
debug_IR[6],Output,,,,PIN_AA12,3.3-V LVTTL,,,,,
debug_IR[5],Output,,,,PIN_R15,3.3-V LVTTL,,,,,
debug_IR[4],Output,,,,PIN_T21,3.3-V LVTTL,,,,,
debug_IR[3],Output,,,,PIN_E11,3.3-V LVTTL,,,,,
debug_IR[2],Output,,,,PIN_R13,3.3-V LVTTL,,,,,
debug_IR[1],Output,,,,PIN_AB13,3.3-V LVTTL,,,,,
debug_IR[0],Output,,,,PIN_A6,3.3-V LVTTL,,,,,
debug_PC[15],Output,,,,PIN_Y21,3.3-V LVTTL,,,,,
debug_PC[14],Output,,,,PIN_AA3,3.3-V LVTTL,,,,,
debug_PC[13],Output,,,,PIN_T18,3.3-V LVTTL,,,,,
debug_PC[12],Output,,,,PIN_AA16,3.3-V LVTTL,,,,,
debug_PC[11],Output,,,,PIN_AB12,3.3-V LVTTL,,,,,
debug_PC[10],Output,,,,PIN_AB19,3.3-V LVTTL,,,,,
debug_PC[9],Output,,,,PIN_U4,3.3-V LVTTL,,,,,
debug_PC[8],Output,,,,PIN_W19,3.3-V LVTTL,,,,,
debug_PC[7],Output,,,,PIN_P15,3.3-V LVTTL,,,,,
debug_PC[6],Output,,,,PIN_R14,3.3-V LVTTL,,,,,
debug_PC[5],Output,,,,PIN_Y14,3.3-V LVTTL,,,,,
debug_PC[4],Output,,,,PIN_AB15,3.3-V LVTTL,,,,,
debug_PC[3],Output,,,,PIN_AA20,3.3-V LVTTL,,,,,
debug_PC[2],Output,,,,PIN_V20,3.3-V LVTTL,,,,,
debug_PC[1],Output,,,,PIN_V22,3.3-V LVTTL,,,,,
debug_PC[0],Output,,,,PIN_Y13,3.3-V LVTTL,,,,,
debug_r1[15],Output,,,,PIN_P1,3.3-V LVTTL,,,,,
debug_r1[14],Output,,,,PIN_R12,3.3-V LVTTL,,,,,
debug_r1[13],Output,,,,PIN_K5,3.3-V LVTTL,,,,,
debug_r1[12],Output,,,,PIN_AA9,3.3-V LVTTL,,,,,
debug_r1[11],Output,,,,PIN_Y8,3.3-V LVTTL,,,,,
debug_r1[10],Output,,,,PIN_AB10,3.3-V LVTTL,,,,,
debug_r1[9],Output,,,,PIN_Y7,3.3-V LVTTL,,,,,
debug_r1[8],Output,,,,PIN_AB9,3.3-V LVTTL,,,,,
debug_r1[7],Output,,,,PIN_D9,3.3-V LVTTL,,,,,
debug_r1[6],Output,,,,PIN_P19,3.3-V LVTTL,,,,,
debug_r1[5],Output,,,,PIN_D2,3.3-V LVTTL,,,,,
debug_r1[4],Output,,,,PIN_W22,3.3-V LVTTL,,,,,
debug_r1[3],Output,,,,PIN_V7,3.3-V LVTTL,,,,,
debug_r1[2],Output,,,,PIN_Y1,3.3-V LVTTL,,,,,
debug_r1[1],Output,,,,PIN_P3,3.3-V LVTTL,,,,,
debug_r1[0],Output,,,,PIN_V5,3.3-V LVTTL,,,,,
debug_r2[15],Output,,,,PIN_R3,3.3-V LVTTL,,,,,
debug_r2[14],Output,,,,PIN_AA19,3.3-V LVTTL,,,,,
debug_r2[13],Output,,,,PIN_AA2,3.3-V LVTTL,,,,,
debug_r2[12],Output,,,,PIN_Y10,3.3-V LVTTL,,,,,
debug_r2[11],Output,,,,PIN_Y5,3.3-V LVTTL,,,,,
debug_r2[10],Output,,,,PIN_AA10,3.3-V LVTTL,,,,,
debug_r2[9],Output,,,,PIN_N8,3.3-V LVTTL,,,,,
debug_r2[8],Output,,,,PIN_V4,3.3-V LVTTL,,,,,
debug_r2[7],Output,,,,PIN_A4,3.3-V LVTTL,,,,,
debug_r2[6],Output,,,,PIN_P21,3.3-V LVTTL,,,,,
debug_r2[5],Output,,,,PIN_K9,3.3-V LVTTL,,,,,
debug_r2[4],Output,,,,PIN_V15,3.3-V LVTTL,,,,,
debug_r2[3],Output,,,,PIN_H1,3.3-V LVTTL,,,,,
debug_r2[2],Output,,,,PIN_V16,3.3-V LVTTL,,,,,
debug_r2[1],Output,,,,PIN_Y6,3.3-V LVTTL,,,,,
debug_r2[0],Output,,,,PIN_Y22,3.3-V LVTTL,,,,,
debug_r3[15],Output,,,,PIN_N9,3.3-V LVTTL,,,,,
debug_r3[14],Output,,,,PIN_AB7,3.3-V LVTTL,,,,,
debug_r3[13],Output,,,,PIN_M2,3.3-V LVTTL,,,,,
debug_r3[12],Output,,,,PIN_W2,3.3-V LVTTL,,,,,
debug_r3[11],Output,,,,PIN_U6,3.3-V LVTTL,,,,,
debug_r3[10],Output,,,,PIN_V9,3.3-V LVTTL,,,,,
debug_r3[9],Output,,,,PIN_J3,3.3-V LVTTL,,,,,
debug_r3[8],Output,,,,PIN_R7,3.3-V LVTTL,,,,,
debug_r3[7],Output,,,,PIN_W6,3.3-V LVTTL,,,,,
debug_r3[6],Output,,,,PIN_Y2,3.3-V LVTTL,,,,,
debug_r3[5],Output,,,,PIN_D3,3.3-V LVTTL,,,,,
debug_r3[4],Output,,,,PIN_K4,3.3-V LVTTL,,,,,
debug_r3[3],Output,,,,PIN_P4,3.3-V LVTTL,,,,,
debug_r3[2],Output,,,,PIN_U5,3.3-V LVTTL,,,,,
debug_r3[1],Output,,,,PIN_M1,3.3-V LVTTL,,,,,
debug_r3[0],Output,,,,PIN_K6,3.3-V LVTTL,,,,,
debug_r4[15],Output,,,,PIN_P8,3.3-V LVTTL,,,,,
debug_r4[14],Output,,,,PIN_Y4,3.3-V LVTTL,,,,,
debug_r4[13],Output,,,,PIN_P10,3.3-V LVTTL,,,,,
debug_r4[12],Output,,,,PIN_V8,3.3-V LVTTL,,,,,
debug_r4[11],Output,,,,PIN_T3,3.3-V LVTTL,,,,,
debug_r4[10],Output,,,,PIN_Y3,3.3-V LVTTL,,,,,
debug_r4[9],Output,,,,PIN_R9,3.3-V LVTTL,,,,,
debug_r4[8],Output,,,,PIN_U3,3.3-V LVTTL,,,,,
debug_r4[7],Output,,,,PIN_C3,3.3-V LVTTL,,,,,
debug_r4[6],Output,,,,PIN_F7,3.3-V LVTTL,,,,,
debug_r4[5],Output,,,,PIN_D5,3.3-V LVTTL,,,,,
debug_r4[4],Output,,,,PIN_K1,3.3-V LVTTL,,,,,
debug_r4[3],Output,,,,PIN_L2,3.3-V LVTTL,,,,,
debug_r4[2],Output,,,,PIN_F1,3.3-V LVTTL,,,,,
debug_r4[1],Output,,,,PIN_C4,3.3-V LVTTL,,,,,
debug_r4[0],Output,,,,PIN_F4,3.3-V LVTTL,,,,,
debug_r5[15],Output,,,,PIN_R5,3.3-V LVTTL,,,,,
debug_r5[14],Output,,,,PIN_AA5,3.3-V LVTTL,,,,,
debug_r5[13],Output,,,,PIN_U7,3.3-V LVTTL,,,,,
debug_r5[12],Output,,,,PIN_V1,3.3-V LVTTL,,,,,
debug_r5[11],Output,,,,PIN_N1,3.3-V LVTTL,,,,,
debug_r5[10],Output,,,,PIN_R2,3.3-V LVTTL,,,,,
debug_r5[9],Output,,,,PIN_AB3,3.3-V LVTTL,,,,,
debug_r5[8],Output,,,,PIN_T5,3.3-V LVTTL,,,,,
debug_r5[7],Output,,,,PIN_D1,3.3-V LVTTL,,,,,
debug_r5[6],Output,,,,PIN_A2,3.3-V LVTTL,,,,,
debug_r5[5],Output,,,,PIN_C1,3.3-V LVTTL,,,,,
debug_r5[4],Output,,,,PIN_D6,3.3-V LVTTL,,,,,
debug_r5[3],Output,,,,PIN_C2,3.3-V LVTTL,,,,,
debug_r5[2],Output,,,,PIN_K2,3.3-V LVTTL,,,,,
debug_r5[1],Output,,,,PIN_F5,3.3-V LVTTL,,,,,
debug_r5[0],Output,,,,PIN_E6,3.3-V LVTTL,,,,,
debug_r6[15],Output,,,,PIN_R4,3.3-V LVTTL,,,,,
debug_r6[14],Output,,,,PIN_U1,3.3-V LVTTL,,,,,
debug_r6[13],Output,,,,PIN_T1,3.3-V LVTTL,,,,,
debug_r6[12],Output,,,,PIN_R11,3.3-V LVTTL,,,,,
debug_r6[11],Output,,,,PIN_P9,3.3-V LVTTL,,,,,
debug_r6[10],Output,,,,PIN_W7,3.3-V LVTTL,,,,,
debug_r6[9],Output,,,,PIN_W1,3.3-V LVTTL,,,,,
debug_r6[8],Output,,,,PIN_R1,3.3-V LVTTL,,,,,
debug_r6[7],Output,,,,PIN_B1,3.3-V LVTTL,,,,,
debug_r6[6],Output,,,,PIN_C6,3.3-V LVTTL,,,,,
debug_r6[5],Output,,,,PIN_A3,3.3-V LVTTL,,,,,
debug_r6[4],Output,,,,PIN_E8,3.3-V LVTTL,,,,,
debug_r6[3],Output,,,,PIN_E9,3.3-V LVTTL,,,,,
debug_r6[2],Output,,,,PIN_M3,3.3-V LVTTL,,,,,
debug_r6[1],Output,,,,PIN_B4,3.3-V LVTTL,,,,,
debug_r6[0],Output,,,,PIN_L1,3.3-V LVTTL,,,,,
debug_r7[15],Output,,,,PIN_W8,3.3-V LVTTL,,,,,
debug_r7[14],Output,,,,PIN_AB2,3.3-V LVTTL,,,,,
debug_r7[13],Output,,,,PIN_W3,3.3-V LVTTL,,,,,
debug_r7[12],Output,,,,PIN_U2,3.3-V LVTTL,,,,,
debug_r7[11],Output,,,,PIN_AB6,3.3-V LVTTL,,,,,
debug_r7[10],Output,,,,PIN_W9,3.3-V LVTTL,,,,,
debug_r7[9],Output,,,,PIN_T2,3.3-V LVTTL,,,,,
debug_r7[8],Output,,,,PIN_T6,3.3-V LVTTL,,,,,
debug_r7[7],Output,,,,PIN_J4,3.3-V LVTTL,,,,,
debug_r7[6],Output,,,,PIN_M4,3.3-V LVTTL,,,,,
debug_r7[5],Output,,,,PIN_B5,3.3-V LVTTL,,,,,
debug_r7[4],Output,,,,PIN_K8,3.3-V LVTTL,,,,,
debug_r7[3],Output,,,,PIN_B3,3.3-V LVTTL,,,,,
debug_r7[2],Output,,,,PIN_C5,3.3-V LVTTL,,,,,
debug_r7[1],Output,,,,PIN_D7,3.3-V LVTTL,,,,,
debug_r7[0],Output,,,,PIN_B2,3.3-V LVTTL,,,,,
debug_RA[15],Output,,,,PIN_W14,3.3-V LVTTL,,,,,
debug_RA[14],Output,,,,PIN_D10,3.3-V LVTTL,,,,,
debug_RA[13],Output,,,,PIN_V18,3.3-V LVTTL,,,,,
debug_RA[12],Output,,,,PIN_R20,3.3-V LVTTL,,,,,
debug_RA[11],Output,,,,PIN_M9,3.3-V LVTTL,,,,,
debug_RA[10],Output,,,,PIN_W11,3.3-V LVTTL,,,,,
debug_RA[9],Output,,,,PIN_AA1,3.3-V LVTTL,,,,,
debug_RA[8],Output,,,,PIN_W15,3.3-V LVTTL,,,,,
debug_RA[7],Output,,,,PIN_Y17,3.3-V LVTTL,,,,,
debug_RA[6],Output,,,,PIN_N4,3.3-V LVTTL,,,,,
debug_RA[5],Output,,,,PIN_R18,3.3-V LVTTL,,,,,
debug_RA[4],Output,,,,PIN_L8,3.3-V LVTTL,,,,,
debug_RA[3],Output,,,,PIN_V13,3.3-V LVTTL,,,,,
debug_RA[2],Output,,,,PIN_W20,3.3-V LVTTL,,,,,
debug_RA[1],Output,,,,PIN_AB16,3.3-V LVTTL,,,,,
debug_RA[0],Output,,,,PIN_U20,3.3-V LVTTL,,,,,
debug_RB[15],Output,,,,PIN_B7,3.3-V LVTTL,,,,,
debug_RB[14],Output,,,,PIN_G3,3.3-V LVTTL,,,,,
debug_RB[13],Output,,,,PIN_Y20,3.3-V LVTTL,,,,,
debug_RB[12],Output,,,,PIN_Y19,3.3-V LVTTL,,,,,
debug_RB[11],Output,,,,PIN_R22,3.3-V LVTTL,,,,,
debug_RB[10],Output,,,,PIN_W5,3.3-V LVTTL,,,,,
debug_RB[9],Output,,,,PIN_C8,3.3-V LVTTL,,,,,
debug_RB[8],Output,,,,PIN_U15,3.3-V LVTTL,,,,,
debug_RB[7],Output,,,,PIN_U19,3.3-V LVTTL,,,,,
debug_RB[6],Output,,,,PIN_P20,3.3-V LVTTL,,,,,
debug_RB[5],Output,,,,PIN_J10,3.3-V LVTTL,,,,,
debug_RB[4],Output,,,,PIN_W16,3.3-V LVTTL,,,,,
debug_RB[3],Output,,,,PIN_H3,3.3-V LVTTL,,,,,
debug_RB[2],Output,,,,PIN_AB18,3.3-V LVTTL,,,,,
debug_RB[1],Output,,,,PIN_H11,3.3-V LVTTL,,,,,
debug_RB[0],Output,,,,PIN_V17,3.3-V LVTTL,,,,,
debug_RY[15],Output,,,,PIN_R10,3.3-V LVTTL,,,,,
debug_RY[14],Output,,,,PIN_N3,3.3-V LVTTL,,,,,
debug_RY[13],Output,,,,PIN_AB4,3.3-V LVTTL,,,,,
debug_RY[12],Output,,,,PIN_AB8,3.3-V LVTTL,,,,,
debug_RY[11],Output,,,,PIN_V12,3.3-V LVTTL,,,,,
debug_RY[10],Output,,,,PIN_AA8,3.3-V LVTTL,,,,,
debug_RY[9],Output,,,,PIN_W10,3.3-V LVTTL,,,,,
debug_RY[8],Output,,,,PIN_AB11,3.3-V LVTTL,,,,,
debug_RY[7],Output,,,,PIN_G1,3.3-V LVTTL,,,,,
debug_RY[6],Output,,,,PIN_A5,3.3-V LVTTL,,,,,
debug_RY[5],Output,,,,PIN_W4,3.3-V LVTTL,,,,,
debug_RY[4],Output,,,,PIN_P5,3.3-V LVTTL,,,,,
debug_RY[3],Output,,,,PIN_J1,3.3-V LVTTL,,,,,
debug_RY[2],Output,,,,PIN_N5,3.3-V LVTTL,,,,,
debug_RY[1],Output,,,,PIN_L9,3.3-V LVTTL,,,,,
debug_RY[0],Output,,,,PIN_D8,3.3-V LVTTL,,,,,
debug_RZ[15],Output,,,,PIN_AB20,3.3-V LVTTL,,,,,
debug_RZ[14],Output,,,,PIN_AA15,3.3-V LVTTL,,,,,
debug_RZ[13],Output,,,,PIN_P14,3.3-V LVTTL,,,,,
debug_RZ[12],Output,,,,PIN_G4,3.3-V LVTTL,,,,,
debug_RZ[11],Output,,,,PIN_Y16,3.3-V LVTTL,,,,,
debug_RZ[10],Output,,,,PIN_T19,3.3-V LVTTL,,,,,
debug_RZ[9],Output,,,,PIN_V21,3.3-V LVTTL,,,,,
debug_RZ[8],Output,,,,PIN_AA17,3.3-V LVTTL,,,,,
debug_RZ[7],Output,,,,PIN_T20,3.3-V LVTTL,,,,,
debug_RZ[6],Output,,,,PIN_Y18,3.3-V LVTTL,,,,,
debug_RZ[5],Output,,,,PIN_F2,3.3-V LVTTL,,,,,
debug_RZ[4],Output,,,,PIN_W17,3.3-V LVTTL,,,,,
debug_RZ[3],Output,,,,PIN_W13,3.3-V LVTTL,,,,,
debug_RZ[2],Output,,,,PIN_AA21,3.3-V LVTTL,,,,,
debug_RZ[1],Output,,,,PIN_P13,3.3-V LVTTL,,,,,
debug_RZ[0],Output,,,,PIN_AB14,3.3-V LVTTL,,,,,
debug_state[2],Output,,,,PIN_H4,3.3-V LVTTL,,,,,
debug_state[1],Output,,,,PIN_AB17,3.3-V LVTTL,,,,,
debug_state[0],Output,,,,PIN_U22,3.3-V LVTTL,,,,,
HEX_DP[7],Output,PIN_N19,6,B6_N0,PIN_N19,3.3-V LVTTL,,,,,
HEX_DP[6],Output,PIN_M20,6,B6_N0,PIN_M20,3.3-V LVTTL,,,,,
HEX_DP[5],Output,PIN_L19,6,B6_N0,PIN_L19,3.3-V LVTTL,,,,,
HEX_DP[4],Output,PIN_F17,6,B6_N0,PIN_F17,3.3-V LVTTL,,,,,
HEX_DP[3],Output,PIN_D22,6,B6_N0,PIN_D22,3.3-V LVTTL,,,,,
HEX_DP[2],Output,PIN_A19,7,B7_N0,PIN_A19,3.3-V LVTTL,,,,,
HEX_DP[1],Output,PIN_A16,7,B7_N0,PIN_A16,3.3-V LVTTL,,,,,
HEX_DP[0],Output,PIN_D15,7,B7_N0,PIN_D15,3.3-V LVTTL,,,,,
KEY[1],Input,PIN_A7,7,B7_N0,PIN_A7,3.3 V Schmitt Trigger,,,,,
KEY[0],Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
LEDR[9],Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
LEDR[8],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LEDR[7],Output,PIN_D14,7,B7_N0,PIN_D14,3.3-V LVTTL,,,,,
LEDR[6],Output,PIN_E14,7,B7_N0,PIN_E14,3.3-V LVTTL,,,,,
LEDR[5],Output,PIN_C13,7,B7_N0,PIN_C13,3.3-V LVTTL,,,,,
LEDR[4],Output,PIN_D13,7,B7_N0,PIN_D13,3.3-V LVTTL,,,,,
LEDR[3],Output,PIN_B10,7,B7_N0,PIN_B10,3.3-V LVTTL,,,,,
LEDR[2],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
LEDR[1],Output,PIN_A9,7,B7_N0,PIN_A9,3.3-V LVTTL,,,,,
LEDR[0],Output,PIN_A8,7,B7_N0,PIN_A8,3.3-V LVTTL,,,,,
SW[9],Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
SW[8],Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
SW[7],Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
SW[6],Input,PIN_A13,7,B7_N0,PIN_A13,3.3-V LVTTL,,,,,
SW[5],Input,PIN_B12,7,B7_N0,PIN_B12,3.3-V LVTTL,,,,,
SW[4],Input,PIN_A12,7,B7_N0,PIN_A12,3.3-V LVTTL,,,,,
SW[3],Input,PIN_C12,7,B7_N0,PIN_C12,3.3-V LVTTL,,,,,
SW[2],Input,PIN_D12,7,B7_N0,PIN_D12,3.3-V LVTTL,,,,,
SW[1],Input,PIN_C11,7,B7_N0,PIN_C11,3.3-V LVTTL,,,,,
SW[0],Input,PIN_C10,7,B7_N0,PIN_C10,3.3-V LVTTL,,,,,
