

================================================================
== Vitis HLS Report for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Thu Oct  2 21:26:13 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.503 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_1  |      768|      768|         2|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       18|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       35|     -|
|Register             |        -|      -|       23|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       23|       53|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln48_fu_403_p2         |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln48_fu_409_p2        |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  18|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |  16|          2|   10|         20|
    |i_fu_110                 |  16|          2|   10|         20|
    |vec_stream_blk_n         |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  35|         10|   23|         46|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_110                 |  10|   0|   10|          0|
    |lshr_ln_reg_588          |   6|   0|    6|          0|
    |trunc_ln48_reg_584       |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  23|   0|   23|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_vec_mat_Pipeline_VITIS_LOOP_48_1|  return value|
|vec_stream_dout            |   in|   32|     ap_fifo|                                vec_stream|       pointer|
|vec_stream_empty_n         |   in|    1|     ap_fifo|                                vec_stream|       pointer|
|vec_stream_read            |  out|    1|     ap_fifo|                                vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    8|     ap_fifo|                                vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    8|     ap_fifo|                                vec_stream|       pointer|
|vec_local_15_address1      |  out|    8|   ap_memory|                              vec_local_15|         array|
|vec_local_15_ce1           |  out|    1|   ap_memory|                              vec_local_15|         array|
|vec_local_15_we1           |  out|    1|   ap_memory|                              vec_local_15|         array|
|vec_local_15_d1            |  out|   32|   ap_memory|                              vec_local_15|         array|
|vec_local_14_address1      |  out|    8|   ap_memory|                              vec_local_14|         array|
|vec_local_14_ce1           |  out|    1|   ap_memory|                              vec_local_14|         array|
|vec_local_14_we1           |  out|    1|   ap_memory|                              vec_local_14|         array|
|vec_local_14_d1            |  out|   32|   ap_memory|                              vec_local_14|         array|
|vec_local_13_address1      |  out|    8|   ap_memory|                              vec_local_13|         array|
|vec_local_13_ce1           |  out|    1|   ap_memory|                              vec_local_13|         array|
|vec_local_13_we1           |  out|    1|   ap_memory|                              vec_local_13|         array|
|vec_local_13_d1            |  out|   32|   ap_memory|                              vec_local_13|         array|
|vec_local_12_address1      |  out|    8|   ap_memory|                              vec_local_12|         array|
|vec_local_12_ce1           |  out|    1|   ap_memory|                              vec_local_12|         array|
|vec_local_12_we1           |  out|    1|   ap_memory|                              vec_local_12|         array|
|vec_local_12_d1            |  out|   32|   ap_memory|                              vec_local_12|         array|
|vec_local_11_address1      |  out|    8|   ap_memory|                              vec_local_11|         array|
|vec_local_11_ce1           |  out|    1|   ap_memory|                              vec_local_11|         array|
|vec_local_11_we1           |  out|    1|   ap_memory|                              vec_local_11|         array|
|vec_local_11_d1            |  out|   32|   ap_memory|                              vec_local_11|         array|
|vec_local_10_address1      |  out|    8|   ap_memory|                              vec_local_10|         array|
|vec_local_10_ce1           |  out|    1|   ap_memory|                              vec_local_10|         array|
|vec_local_10_we1           |  out|    1|   ap_memory|                              vec_local_10|         array|
|vec_local_10_d1            |  out|   32|   ap_memory|                              vec_local_10|         array|
|vec_local_9_address1       |  out|    8|   ap_memory|                               vec_local_9|         array|
|vec_local_9_ce1            |  out|    1|   ap_memory|                               vec_local_9|         array|
|vec_local_9_we1            |  out|    1|   ap_memory|                               vec_local_9|         array|
|vec_local_9_d1             |  out|   32|   ap_memory|                               vec_local_9|         array|
|vec_local_8_address1       |  out|    8|   ap_memory|                               vec_local_8|         array|
|vec_local_8_ce1            |  out|    1|   ap_memory|                               vec_local_8|         array|
|vec_local_8_we1            |  out|    1|   ap_memory|                               vec_local_8|         array|
|vec_local_8_d1             |  out|   32|   ap_memory|                               vec_local_8|         array|
|vec_local_7_address1       |  out|    8|   ap_memory|                               vec_local_7|         array|
|vec_local_7_ce1            |  out|    1|   ap_memory|                               vec_local_7|         array|
|vec_local_7_we1            |  out|    1|   ap_memory|                               vec_local_7|         array|
|vec_local_7_d1             |  out|   32|   ap_memory|                               vec_local_7|         array|
|vec_local_6_address1       |  out|    8|   ap_memory|                               vec_local_6|         array|
|vec_local_6_ce1            |  out|    1|   ap_memory|                               vec_local_6|         array|
|vec_local_6_we1            |  out|    1|   ap_memory|                               vec_local_6|         array|
|vec_local_6_d1             |  out|   32|   ap_memory|                               vec_local_6|         array|
|vec_local_5_address1       |  out|    8|   ap_memory|                               vec_local_5|         array|
|vec_local_5_ce1            |  out|    1|   ap_memory|                               vec_local_5|         array|
|vec_local_5_we1            |  out|    1|   ap_memory|                               vec_local_5|         array|
|vec_local_5_d1             |  out|   32|   ap_memory|                               vec_local_5|         array|
|vec_local_4_address1       |  out|    8|   ap_memory|                               vec_local_4|         array|
|vec_local_4_ce1            |  out|    1|   ap_memory|                               vec_local_4|         array|
|vec_local_4_we1            |  out|    1|   ap_memory|                               vec_local_4|         array|
|vec_local_4_d1             |  out|   32|   ap_memory|                               vec_local_4|         array|
|vec_local_3_address1       |  out|    8|   ap_memory|                               vec_local_3|         array|
|vec_local_3_ce1            |  out|    1|   ap_memory|                               vec_local_3|         array|
|vec_local_3_we1            |  out|    1|   ap_memory|                               vec_local_3|         array|
|vec_local_3_d1             |  out|   32|   ap_memory|                               vec_local_3|         array|
|vec_local_2_address1       |  out|    8|   ap_memory|                               vec_local_2|         array|
|vec_local_2_ce1            |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_we1            |  out|    1|   ap_memory|                               vec_local_2|         array|
|vec_local_2_d1             |  out|   32|   ap_memory|                               vec_local_2|         array|
|vec_local_1_address1       |  out|    8|   ap_memory|                               vec_local_1|         array|
|vec_local_1_ce1            |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_we1            |  out|    1|   ap_memory|                               vec_local_1|         array|
|vec_local_1_d1             |  out|   32|   ap_memory|                               vec_local_1|         array|
|vec_local_address1         |  out|    8|   ap_memory|                                 vec_local|         array|
|vec_local_ce1              |  out|    1|   ap_memory|                                 vec_local|         array|
|vec_local_we1              |  out|    1|   ap_memory|                                 vec_local|         array|
|vec_local_d1               |  out|   32|   ap_memory|                                 vec_local|         array|
+---------------------------+-----+-----+------------+------------------------------------------+--------------+

