v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
B 2 900 -480 1700 -80 {flags=graph
y1=1.65535
y2=1.69013
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=-2.8913e-08
x2=1.64881e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=vctrl
color=4
dataset=-1
unitx=1
logx=0
logy=0
}
B 2 890 20 1690 420 {flags=graph
y1=1.64746
y2=1.6475
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=-2.8913e-08
x2=1.64881e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=vctrl2
color=4
dataset=-1
unitx=1
logx=0
logy=0
}
B 2 890 470 1690 870 {flags=graph
y1=1.625
y2=1.67905
ypos1=0
ypos2=2
divy=5
subdivy=1
unity=1
x1=-2.8913e-08
x2=1.64881e-06
divx=5
subdivx=1
xlabmag=1.0
ylabmag=1.0
node=vctrl1
color=4
dataset=-1
unitx=1
logx=0
logy=0
}
N -180 -330 -180 -300 {
lab=GND}
N -180 -420 -180 -390 {
lab=VSS}
N -120 -420 -120 -390 {
lab=VDD}
N -120 -330 -120 -300 {
lab=VSS}
N 140 -40 140 -20 {
lab=ITAIL_SINK}
N 160 -40 160 -20 {
lab=ITAIL_SRC}
N 120 -40 120 -20 {
lab=VDD}
N 70 -40 120 -40 {
lab=VDD}
N -80 10 -30 10 {
lab=UP_INPUT}
N -80 30 -30 30 {
lab=DN_INPUT}
N 270 70 300 70 {
lab=VCTRL}
N 120 120 120 140 {
lab=VSS}
N 70 -190 90 -190 {
lab=VSS}
N 210 -190 230 -190 {
lab=VDD}
N 180 -340 310 -340 {
lab=ITAIL}
N 310 -340 310 -290 {
lab=ITAIL}
N 310 -230 310 -200 {
lab=VDD}
N 310 -200 320 -200 {
lab=VDD}
N -100 60 -100 90 {
lab=DN_INPUT}
N -100 150 -100 180 {
lab=VSS}
N -230 20 -230 50 {
lab=UP_INPUT}
N -230 110 -230 140 {
lab=VSS}
N -100 30 -80 30 {
lab=DN_INPUT}
N -100 30 -100 60 {
lab=DN_INPUT}
N -230 10 -230 20 {
lab=UP_INPUT}
N -230 10 -70 10 {
lab=UP_INPUT}
N 300 70 380 70 {
lab=VCTRL}
N 380 70 450 70 {
lab=VCTRL}
N 450 70 450 80 {
lab=VCTRL}
N 380 130 380 210 {
lab=VSS}
N 380 210 450 210 {
lab=VSS}
N 450 200 450 210 {
lab=VSS}
N 210 450 210 470 {
lab=#net1}
N 230 450 230 470 {
lab=#net2}
N 190 450 190 470 {
lab=VDD}
N 140 450 190 450 {
lab=VDD}
N -10 500 40 500 {
lab=UP_INPUT}
N -10 520 40 520 {
lab=DN_INPUT}
N 340 560 370 560 {
lab=VCTRL2}
N 190 610 190 630 {
lab=VSS}
N -30 550 -30 580 {
lab=DN_INPUT}
N -160 510 -160 540 {
lab=UP_INPUT}
N -30 520 -10 520 {
lab=DN_INPUT}
N -30 520 -30 550 {
lab=DN_INPUT}
N -160 500 -160 510 {
lab=UP_INPUT}
N -160 500 0 500 {
lab=UP_INPUT}
N 370 560 450 560 {
lab=VCTRL2}
N 450 560 520 560 {
lab=VCTRL2}
N 520 560 520 570 {
lab=VCTRL2}
N 450 620 450 700 {
lab=VSS}
N 450 700 520 700 {
lab=VSS}
N 520 690 520 700 {
lab=VSS}
N 220 1120 220 1140 {
lab=#net3}
N 240 1120 240 1140 {
lab=#net4}
N 200 1120 200 1140 {
lab=VDD}
N 150 1120 200 1120 {
lab=VDD}
N 0 1170 50 1170 {
lab=UP_INPUT}
N 0 1190 50 1190 {
lab=DN_INPUT}
N 350 1230 380 1230 {
lab=VCTRL1}
N 200 1280 200 1300 {
lab=VSS}
N -20 1220 -20 1250 {
lab=DN_INPUT}
N -150 1180 -150 1210 {
lab=UP_INPUT}
N -20 1190 0 1190 {
lab=DN_INPUT}
N -20 1190 -20 1220 {
lab=DN_INPUT}
N -150 1170 -150 1180 {
lab=UP_INPUT}
N -150 1170 10 1170 {
lab=UP_INPUT}
N 380 1230 460 1230 {
lab=VCTRL1}
N 460 1230 530 1230 {
lab=VCTRL1}
N 530 1230 530 1240 {
lab=VCTRL1}
N 460 1290 460 1370 {
lab=VSS}
N 460 1370 530 1370 {
lab=VSS}
N 530 1360 530 1370 {
lab=VSS}
N 280 300 320 300 {
lab=VDD}
N 130 300 160 300 {
lab=VSS}
N 120 150 250 150 {
lab=#net5}
N 120 150 120 220 {
lab=#net5}
N 40 220 120 220 {
lab=#net5}
N 40 280 40 310 {
lab=VDD}
N 40 310 50 310 {
lab=VDD}
N 160 -30 240 -30 {
lab=ITAIL_SRC}
N -10 -30 140 -30 {
lab=ITAIL_SINK}
N 220 1030 220 1060 {
lab=VSS}
N 240 1020 240 1070 {
lab=VDD}
C {devices/vsource.sym} -180 -360 0 0 {name=V1 value=0}
C {devices/vsource.sym} -120 -360 0 0 {name=V2 value=3.3}
C {devices/gnd.sym} -180 -300 0 0 {name=l1 lab=GND}
C {devices/lab_wire.sym} -180 -410 0 0 {name=p1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -120 -410 0 0 {name=p4 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -120 -310 0 0 {name=p8 sig_type=std_logic lab=VSS}
C {devices/code_shown.sym} -60 -420 0 0 {name=MODELS only_toplevel=true
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/code_shown.sym} 730 -400 0 1 {name=NGSPICE only_toplevel=true
value="
.include "pex_Current_Mirror_Top.spice"
.options savecurrents

.control
save all
**dc v3 0 3.3 0.1
**plot v(IN) v(OUT)

tran 100n 5u
*plot v(VOUT-) v(VOUT+)
write CURRENT_TEST.raw
.endc
"}
C {CP.sym} 120 50 0 0 {name=x1}
C {Current_Mirror_Top_s.sym} 150 -190 1 0 {name=x2}
C {devices/lab_wire.sym} 230 -190 2 0 {name=p2 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 70 -190 0 0 {name=p3 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 70 -40 0 0 {name=p5 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 120 140 0 0 {name=p6 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 300 70 2 0 {name=p7 sig_type=std_logic lab=VCTRL}
C {devices/isource.sym} 310 -260 2 0 {name=I0 value=100u}
C {devices/lab_wire.sym} 320 -200 2 0 {name=p9 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} -100 120 0 0 {name=V13 value="pulse(0 3.3 900n 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -100 170 0 0 {name=p48 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -100 70 0 0 {name=p49 sig_type=std_logic lab=DN_INPUT}
C {devices/vsource.sym} -230 80 0 0 {name=V14 value="pulse(0 3.3 0 100p 100p 500n 1000n)"}
C {devices/lab_wire.sym} -230 130 0 0 {name=p50 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -230 30 0 0 {name=p51 sig_type=std_logic lab=UP_INPUT}
C {devices/capa.sym} 380 100 0 0 {name=C1
m=1
value=11p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 450 170 0 0 {name=C2
m=1
value=239p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 450 110 0 0 {name=R1
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 380 210 3 0 {name=p10 sig_type=std_logic lab=VSS}
C {CP.sym} 190 540 0 0 {name=x3}
C {devices/lab_wire.sym} 140 450 0 0 {name=p11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 190 630 0 0 {name=p12 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 370 560 2 0 {name=p13 sig_type=std_logic lab=VCTRL2}
C {devices/lab_wire.sym} -30 560 0 0 {name=p15 sig_type=std_logic lab=DN_INPUT}
C {devices/lab_wire.sym} -160 520 0 0 {name=p17 sig_type=std_logic lab=UP_INPUT}
C {devices/capa.sym} 450 590 0 0 {name=C3
m=1
value=11p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 520 660 0 0 {name=C4
m=1
value=239p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 520 600 0 0 {name=R2
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 450 700 3 0 {name=p18 sig_type=std_logic lab=VSS}
C {CP.sym} 200 1210 0 0 {name=x4}
C {devices/lab_wire.sym} 150 1120 0 0 {name=p14 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 200 1300 0 0 {name=p16 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 380 1230 2 0 {name=p21 sig_type=std_logic lab=VCTRL1}
C {devices/lab_wire.sym} -20 1230 0 0 {name=p22 sig_type=std_logic lab=DN_INPUT}
C {devices/lab_wire.sym} -150 1190 0 0 {name=p23 sig_type=std_logic lab=UP_INPUT}
C {devices/capa.sym} 460 1260 0 0 {name=C5
m=1
value=11p
footprint=1206
device="ceramic capacitor"}
C {devices/capa.sym} 530 1330 0 0 {name=C6
m=1
value=239p
footprint=1206
device="ceramic capacitor"}
C {devices/res.sym} 530 1270 0 0 {name=R3
value=1k
footprint=1206
device=resistor
m=1}
C {devices/lab_wire.sym} 460 1370 3 0 {name=p24 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 130 300 3 0 {name=p19 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 320 300 2 0 {name=p20 sig_type=std_logic lab=VDD}
C {devices/isource.sym} 40 250 2 0 {name=I1 value=100u}
C {devices/lab_wire.sym} 50 310 2 0 {name=p25 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 240 -30 2 0 {name=p26 sig_type=std_logic lab=ITAIL_SRC}
C {devices/lab_wire.sym} -10 -30 0 0 {name=p27 sig_type=std_logic lab=ITAIL_SINK}
C {devices/lab_wire.sym} 310 -340 2 0 {name=p28 sig_type=std_logic lab=ITAIL}
C {pex_Current_Mirror_Top.sym} 220 300 1 0 {name=x5}
C {devices/isource.sym} 220 1090 2 0 {name=I2 value=20u}
C {devices/isource.sym} 240 1100 0 0 {name=I3 value=20u}
C {devices/lab_wire.sym} 220 1030 0 0 {name=p29 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 240 1020 2 0 {name=p30 sig_type=std_logic lab=VDD}
