<stg><name>makeThirdPatch</name>


<trans_list>

<trans id="359" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="7" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="15" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="16" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="27" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="36" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln886_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="52" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="52" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="53" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="62" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="69" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1214" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="76" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1214" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="77" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1216" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %z_top_max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max

]]></Node>
<StgValue><ssdm name="z_top_max_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %z_top_min_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min

]]></Node>
<StgValue><ssdm name="z_top_min_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35">
<![CDATA[
:12 %call_ln1065 = call void @getShadows, i64 %patches_superpoints, i1 0, i32 %patches_parameters, i1 0, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1065"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35">
<![CDATA[
:12 %call_ln1065 = call void @getShadows, i64 %patches_superpoints, i1 0, i32 %patches_parameters, i1 0, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1065"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %lastPatchIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %icmp_ln1066 = icmp_ne  i8 %lastPatchIndex_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1066"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22 %call_ln1066 = call void @getShadows, i64 %patches_superpoints, i1 %icmp_ln1066, i32 %patches_parameters, i1 %icmp_ln1066, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1066"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35" op_8_bw="0" op_9_bw="0">
<![CDATA[
:22 %call_ln1066 = call void @getShadows, i64 %patches_superpoints, i1 %icmp_ln1066, i32 %patches_parameters, i1 %icmp_ln1066, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1066"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %select_ln1068_1 = select i1 %icmp_ln1066, i64 28, i64 4

]]></Node>
<StgValue><ssdm name="select_ln1068_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %select_ln1068_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:23 %original_topR_jL_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
:23 %original_topR_jL_V = load i7 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %icmp_ln886 = icmp_sgt  i32 %original_topR_jL_V, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25 %icmp_ln878 = icmp_slt  i32 %original_topR_jL_V, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26 %and_ln1069 = and i1 %icmp_ln886, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="and_ln1069"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_parameters_addr_10 = getelementptr i32 %patches_parameters, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_10"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_parameters_addr_11 = getelementptr i32 %patches_parameters, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_11"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_addr_12 = getelementptr i32 %patches_parameters, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_12"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_parameters_addr_13 = getelementptr i32 %patches_parameters, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_13"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_patch_stream_V, void @empty_16, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_15, i32 0, i32 0, void @empty_14, i32 4294967295, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %select_ln1068 = select i1 %icmp_ln1066, i64 24, i64 0

]]></Node>
<StgValue><ssdm name="select_ln1068"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_parameters_addr_9 = getelementptr i32 %patches_parameters, i64 0, i64 %select_ln1068

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_9"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %select_ln1092 = select i1 %icmp_ln1066, i64 30, i64 6

]]></Node>
<StgValue><ssdm name="select_ln1092"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %patches_parameters_addr_14 = getelementptr i32 %patches_parameters, i64 0, i64 %select_ln1092

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_14"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %select_ln1093 = select i1 %icmp_ln1066, i64 26, i64 2

]]></Node>
<StgValue><ssdm name="select_ln1093"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %patches_parameters_addr_15 = getelementptr i32 %patches_parameters, i64 0, i64 %select_ln1093

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_15"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27 %br_ln1069 = br i1 %and_ln1069, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1069"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_ln180 = sub i32 0, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %select_ln180 = select i1 %tmp, i32 %sub_ln180, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %phitmp = icmp_ugt  i32 %select_ln180, i32 299999999

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1069" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %original_topL_jL_V_3 = load i7 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty = phi i1 %phitmp, void, i1 1, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %original_topL_jL_V_3 = load i7 %patches_parameters_addr_9

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_3"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2 %icmp_ln886_2 = icmp_sgt  i32 %original_topL_jL_V_3, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3 %br_ln1074 = br i1 %icmp_ln886_2, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1074"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215 = sext i32 %original_topL_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="32">
<![CDATA[
:1 %sext_ln215_12 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %ret = sub i33 %sext_ln215, i33 %sext_ln215_12

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3 %icmp_ln878_2 = icmp_slt  i33 %ret, i33 8589934492

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln1074 = br i1 %icmp_ln878_2, void %._crit_edge7, void

]]></Node>
<StgValue><ssdm name="br_ln1074"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="133" st_id="17" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="137" st_id="21" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="140" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_ln180_4 = sub i32 0, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="sub_ln180_4"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %select_ln180_4 = select i1 %tmp_12, i32 %sub_ln180_4, i32 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="select_ln180_4"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %phitmp4 = icmp_ugt  i32 %select_ln180_4, i32 299999999

]]></Node>
<StgValue><ssdm name="phitmp4"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %._crit_edge7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:1 %complementary_topR_jR_V_3 = load i7 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="146" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge7:0 %empty_77 = phi i1 %phitmp4, void, i1 1, void %._crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:1 %complementary_topR_jR_V_3 = load i7 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="148" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:2 %sext_ln215_13 = sext i32 %complementary_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="149" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge7:3 %sext_ln215_14 = sext i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="150" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:4 %ret_7 = sub i33 %sext_ln215_13, i33 %sext_ln215_14

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="151" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:5 %icmp_ln886_3 = icmp_sgt  i33 %ret_7, i33 50

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="152" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge7:6 %icmp_ln878_3 = icmp_slt  i32 %complementary_topR_jR_V_3, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="153" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7:7 %and_ln1079 = and i1 %icmp_ln886_3, i1 %icmp_ln878_3

]]></Node>
<StgValue><ssdm name="and_ln1079"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:8 %br_ln1079 = br i1 %and_ln1079, void %._crit_edge9, void

]]></Node>
<StgValue><ssdm name="br_ln1079"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="156" st_id="28" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="157" st_id="29" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="158" st_id="30" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="159" st_id="31" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="160" st_id="32" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="161" st_id="33" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="162" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_ln180_5 = sub i32 0, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="sub_ln180_5"/></StgValue>
</operation>

<operation id="163" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="164" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %select_ln180_5 = select i1 %tmp_13, i32 %sub_ln180_5, i32 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln180_5"/></StgValue>
</operation>

<operation id="165" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %phitmp3 = icmp_ugt  i32 %select_ln180_5, i32 299999999

]]></Node>
<StgValue><ssdm name="phitmp3"/></StgValue>
</operation>

<operation id="166" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1079" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:1 %complementary_topL_jR_V_3 = load i7 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="168" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge9:0 %empty_78 = phi i1 %phitmp3, void, i1 1, void %._crit_edge7

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="169" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:1 %complementary_topL_jR_V_3 = load i7 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="170" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9:2 %icmp_ln886_4 = icmp_sgt  i32 %complementary_topL_jR_V_3, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="171" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge9:3 %sext_ln215_15 = sext i32 %complementary_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:4 %br_ln1084 = br i1 %icmp_ln886_4, void %._crit_edge10, void

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215_16 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1 %ret_8 = sub i33 %sext_ln215_15, i33 %sext_ln215_16

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %icmp_ln878_4 = icmp_slt  i33 %ret_8, i33 8589934492

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="176" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1084 = br i1 %icmp_ln878_4, void %._crit_edge10, void

]]></Node>
<StgValue><ssdm name="br_ln1084"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="177" st_id="37" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="178" st_id="38" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="179" st_id="39" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="180" st_id="40" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="181" st_id="41" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="182" st_id="42" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="183" st_id="43" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="184" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub_ln180_6 = sub i32 0, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="sub_ln180_6"/></StgValue>
</operation>

<operation id="185" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="186" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %select_ln180_6 = select i1 %tmp_14, i32 %sub_ln180_6, i32 %p_x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln180_6"/></StgValue>
</operation>

<operation id="187" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %phitmp5 = icmp_ugt  i32 %select_ln180_6, i32 299999999

]]></Node>
<StgValue><ssdm name="phitmp5"/></StgValue>
</operation>

<operation id="188" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln0 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="189" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10:1 %horizontalOverlapBottom_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V"/></StgValue>
</operation>

<operation id="190" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge10:2 %horizontalOverlapTop_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V"/></StgValue>
</operation>

<operation id="191" st_id="44" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:21 %or_ln1139 = or i1 %empty, i1 %empty_78

]]></Node>
<StgValue><ssdm name="or_ln1139"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:23 %store_ln1139 = store i32 4293967296, i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="store_ln1139"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:24 %store_ln1139 = store i32 4293967296, i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="store_ln1139"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="195" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge10:0 %empty_79 = phi i1 %phitmp5, void, i1 1, void %._crit_edge9, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="196" st_id="45" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="197" st_id="45" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="198" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:22 %or_ln1139_2 = or i1 %empty_77, i1 %empty_79

]]></Node>
<StgValue><ssdm name="or_ln1139_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="199" st_id="46" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="200" st_id="46" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="201" st_id="47" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="202" st_id="47" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="203" st_id="48" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="204" st_id="48" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="205" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:5 %complementary_topR_jL_V = load i7 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:6 %complementary_topL_jL_V = load i7 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V"/></StgValue>
</operation>

<operation id="207" st_id="49" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="208" st_id="49" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:5 %complementary_topR_jL_V = load i7 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V"/></StgValue>
</operation>

<operation id="210" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:6 %complementary_topL_jL_V = load i7 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V"/></StgValue>
</operation>

<operation id="211" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:7 %original_topR_jR_V = load i7 %patches_parameters_addr_14

]]></Node>
<StgValue><ssdm name="original_topR_jR_V"/></StgValue>
</operation>

<operation id="212" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:8 %original_topL_jR_V = load i7 %patches_parameters_addr_15

]]></Node>
<StgValue><ssdm name="original_topL_jR_V"/></StgValue>
</operation>

<operation id="213" st_id="50" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="214" st_id="50" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:10 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="215" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:14 %icmp_ln886_5 = icmp_sgt  i32 %z0_complementary_cCorner_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="216" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:3 %horizontalShiftTop = sub i32 %original_topR_jL_V, i32 %complementary_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="horizontalShiftTop"/></StgValue>
</operation>

<operation id="217" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:4 %horizontalShiftBottom = sub i32 %original_topL_jL_V_3, i32 %complementary_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom"/></StgValue>
</operation>

<operation id="218" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:7 %original_topR_jR_V = load i7 %patches_parameters_addr_14

]]></Node>
<StgValue><ssdm name="original_topR_jR_V"/></StgValue>
</operation>

<operation id="219" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:8 %original_topL_jR_V = load i7 %patches_parameters_addr_15

]]></Node>
<StgValue><ssdm name="original_topL_jR_V"/></StgValue>
</operation>

<operation id="220" st_id="51" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
._crit_edge10:9 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="221" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:11 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z0_original_bCorner_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="222" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:12 %shifted_Align = select i1 %tmp_15, i32 %complementary_apexZ0_read, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="shifted_Align"/></StgValue>
</operation>

<operation id="223" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:13 %shiftOriginal = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="shiftOriginal"/></StgValue>
</operation>

<operation id="224" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:15 %shifted_Align_1 = select i1 %icmp_ln886_5, i32 %apexZ0_read, i32 %shifted_Align

]]></Node>
<StgValue><ssdm name="shifted_Align_1"/></StgValue>
</operation>

<operation id="225" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge10:16 %sext_ln1119 = sext i32 %shifted_Align_1

]]></Node>
<StgValue><ssdm name="sext_ln1119"/></StgValue>
</operation>

<operation id="226" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:17 %shiftOriginal_1 = or i1 %icmp_ln886_5, i1 %shiftOriginal

]]></Node>
<StgValue><ssdm name="shiftOriginal_1"/></StgValue>
</operation>

<operation id="227" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:18 %cmp_i_i301_not = xor i1 %icmp_ln886_5, i1 1

]]></Node>
<StgValue><ssdm name="cmp_i_i301_not"/></StgValue>
</operation>

<operation id="228" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge10:19 %lnot = and i1 %tmp_15, i1 %cmp_i_i301_not

]]></Node>
<StgValue><ssdm name="lnot"/></StgValue>
</operation>

<operation id="229" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge10:20 %newZtop_V_1 = select i1 %shiftOriginal_1, i32 %z_top_max_read, i32 %z_top_min_read

]]></Node>
<StgValue><ssdm name="newZtop_V_1"/></StgValue>
</operation>

<operation id="230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10:25 %br_ln1139 = br void

]]></Node>
<StgValue><ssdm name="br_ln1139"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="231" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %ppl_assign_0 = phi i32 %ppl_read, void %._crit_edge10, i32 %ppl_assign1, void

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="232" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_80 = phi i32 %horizontalShiftBottom, void %._crit_edge10, i32 %horizontalShiftBottom_1, void

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="233" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %empty_81 = phi i32 %horizontalShiftTop, void %._crit_edge10, i32 %horizontalShiftTop_1, void

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="234" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %complementary_topR_jR_V = phi i32 %complementary_topR_jR_V_3, void %._crit_edge10, i32 %complementary_topR_jR_V_4, void

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V"/></StgValue>
</operation>

<operation id="235" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %original_topL_jL_V = phi i32 %original_topL_jL_V_3, void %._crit_edge10, i32 %original_topL_jL_V_4, void

]]></Node>
<StgValue><ssdm name="original_topL_jL_V"/></StgValue>
</operation>

<operation id="236" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %original_topR_jL_V_1 = phi i32 %original_topR_jL_V, void %._crit_edge10, i32 %original_topR_jL_V_3, void

]]></Node>
<StgValue><ssdm name="original_topR_jL_V_1"/></StgValue>
</operation>

<operation id="237" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %complementary_topL_jR_V = phi i32 %complementary_topL_jR_V_3, void %._crit_edge10, i32 %complementary_topL_jR_V_4, void

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V"/></StgValue>
</operation>

<operation id="238" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %complementary_topR_jL_V_1 = phi i32 %complementary_topR_jL_V, void %._crit_edge10, i32 %complementary_topR_jL_V_3, void

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V_1"/></StgValue>
</operation>

<operation id="239" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8 %complementary_topL_jL_V_1 = phi i32 %complementary_topL_jL_V, void %._crit_edge10, i32 %complementary_topL_jL_V_3, void

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V_1"/></StgValue>
</operation>

<operation id="240" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9 %original_topR_jR_V_1 = phi i32 %original_topR_jR_V, void %._crit_edge10, i32 %original_topR_jR_V_3, void

]]></Node>
<StgValue><ssdm name="original_topR_jR_V_1"/></StgValue>
</operation>

<operation id="241" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10 %original_topL_jR_V_1 = phi i32 %original_topL_jR_V, void %._crit_edge10, i32 %original_topL_jR_V_3, void

]]></Node>
<StgValue><ssdm name="original_topL_jR_V_1"/></StgValue>
</operation>

<operation id="242" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11 %newZtop_V = phi i32 0, void %._crit_edge10, i32 %newZtop_V_1, void

]]></Node>
<StgValue><ssdm name="newZtop_V"/></StgValue>
</operation>

<operation id="243" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:12 %makeHorizontallyShiftedPatch = phi i1 0, void %._crit_edge10, i1 1, void

]]></Node>
<StgValue><ssdm name="makeHorizontallyShiftedPatch"/></StgValue>
</operation>

<operation id="244" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:13 %shifted_Align_2 = phi i64 %sext_ln1119, void %._crit_edge10, i64 %shifted_Align_5, void

]]></Node>
<StgValue><ssdm name="shifted_Align_2"/></StgValue>
</operation>

<operation id="245" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:14 %loopCounter = phi i32 0, void %._crit_edge10, i32 %loopCounter_2, void

]]></Node>
<StgValue><ssdm name="loopCounter"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:15 %trunc_ln1107 = trunc i64 %shifted_Align_2

]]></Node>
<StgValue><ssdm name="trunc_ln1107"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:16 %specloopname_ln1107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1107"/></StgValue>
</operation>

<operation id="248" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %tmp_16 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_81, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="249" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:18 %icmp_ln1139 = icmp_slt  i31 %tmp_16, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln1139"/></StgValue>
</operation>

<operation id="250" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:19 %or_ln1139_1 = or i1 %or_ln1139, i1 %icmp_ln1139

]]></Node>
<StgValue><ssdm name="or_ln1139_1"/></StgValue>
</operation>

<operation id="251" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %loopCounter_2 = add i32 %loopCounter, i32 1

]]></Node>
<StgValue><ssdm name="loopCounter_2"/></StgValue>
</operation>

<operation id="252" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:21 %horizontalOverlapBottom_V_load = load i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V_load"/></StgValue>
</operation>

<operation id="253" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:22 %horizontalOverlapTop_V_load = load i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V_load"/></StgValue>
</operation>

<operation id="254" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln1139 = br i1 %or_ln1139_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln1139"/></StgValue>
</operation>

<operation id="255" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln890_2 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_2"/></StgValue>
</operation>

<operation id="256" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln890_3 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_3"/></StgValue>
</operation>

<operation id="257" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln1139_2 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln1139_2"/></StgValue>
</operation>

<operation id="258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1139 = br i1 %and_ln1139_2, void %.loopexit, void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln1139"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_17 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_80, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="260" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %icmp_ln1139_1 = icmp_slt  i31 %tmp_17, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln1139_1"/></StgValue>
</operation>

<operation id="261" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln1139_3 = or i1 %or_ln1139_2, i1 %icmp_ln1139_1

]]></Node>
<StgValue><ssdm name="or_ln1139_3"/></StgValue>
</operation>

<operation id="262" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln1139 = xor i1 %or_ln1139_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1139"/></StgValue>
</operation>

<operation id="263" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln890 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="264" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln1139 = and i1 %icmp_ln890, i1 %xor_ln1139

]]></Node>
<StgValue><ssdm name="and_ln1139"/></StgValue>
</operation>

<operation id="265" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln890_1 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_1"/></StgValue>
</operation>

<operation id="266" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln1139_1 = and i1 %and_ln1139, i1 %icmp_ln890_1

]]></Node>
<StgValue><ssdm name="and_ln1139_1"/></StgValue>
</operation>

<operation id="267" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln1139 = br i1 %and_ln1139_1, void %.loopexit, void %._crit_edge12

]]></Node>
<StgValue><ssdm name="br_ln1139"/></StgValue>
</operation>

<operation id="268" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge12:0 %icmp_ln878_5 = icmp_slt  i32 %empty_81, i32 %empty_80

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="269" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge12:1 %select_ln534 = select i1 %icmp_ln878_5, i32 %empty_80, i32 %empty_81

]]></Node>
<StgValue><ssdm name="select_ln534"/></StgValue>
</operation>

<operation id="270" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="0"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln1212 = br i1 %makeHorizontallyShiftedPatch, void %.loopexit._crit_edge, void %.loopexit.thread

]]></Node>
<StgValue><ssdm name="br_ln1212"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="271" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge12:2 %sext_ln534 = sext i32 %select_ln534

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="272" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge12:3 %shifted_Align_3 = sub i64 %shifted_Align_2, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="shifted_Align_3"/></StgValue>
</operation>

<operation id="273" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge12:4 %shifted_Align_4 = add i64 %shifted_Align_2, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="shifted_Align_4"/></StgValue>
</operation>

<operation id="274" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge12:5 %shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4

]]></Node>
<StgValue><ssdm name="shifted_Align_5"/></StgValue>
</operation>

<operation id="275" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge12:6 %trunc_ln1107_1 = trunc i64 %shifted_Align_5

]]></Node>
<StgValue><ssdm name="trunc_ln1107_1"/></StgValue>
</operation>

<operation id="276" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12:7 %br_ln1157 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge15, void

]]></Node>
<StgValue><ssdm name="br_ln1157"/></StgValue>
</operation>

<operation id="277" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="278" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %call_ln1159 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i2 0, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1159"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="279" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:1 %call_ln1159 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i2 0, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1159"/></StgValue>
</operation>

<operation id="280" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1161 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln1161"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="281" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge15:0 %ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %trunc_ln1107_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="282" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="64" op_10_bw="32" op_11_bw="33" op_12_bw="26" op_13_bw="35" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
._crit_edge15:0 %ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %output_patch_stream_V, i32 %trunc_ln1107_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i64 %patches_superpoints, i32 %patches_parameters, i33 %radiiDivisionList_1_4, i26 %trapezoid_edges_V, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="283" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge15:1 %call_ln1165 = call void @getShadows, i64 %patches_superpoints, i1 0, i32 %patches_parameters, i1 0, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1165"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="284" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="35" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge15:1 %call_ln1165 = call void @getShadows, i64 %patches_superpoints, i1 0, i32 %patches_parameters, i1 0, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="call_ln1165"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="285" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:2 %patches_parameters_load = load i7 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="286" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:3 %patches_parameters_load_13 = load i7 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_load_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="287" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:2 %patches_parameters_load = load i7 %patches_parameters_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="288" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:3 %patches_parameters_load_13 = load i7 %patches_parameters_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_load_13"/></StgValue>
</operation>

<operation id="289" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %patches_parameters_load_14 = load i7 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="patches_parameters_load_14"/></StgValue>
</operation>

<operation id="290" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:5 %patches_parameters_load_15 = load i7 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_load_15"/></StgValue>
</operation>

<operation id="291" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:6 %complementary_topR_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topR_jR_V, i32 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_4"/></StgValue>
</operation>

<operation id="292" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:9 %complementary_topL_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topL_jR_V, i32 %patches_parameters_load_13

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_4"/></StgValue>
</operation>

<operation id="293" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:12 %original_topR_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load, i32 %original_topR_jR_V_1

]]></Node>
<StgValue><ssdm name="original_topR_jR_V_3"/></StgValue>
</operation>

<operation id="294" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:13 %original_topL_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_13, i32 %original_topL_jR_V_1

]]></Node>
<StgValue><ssdm name="original_topL_jR_V_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="295" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:4 %patches_parameters_load_14 = load i7 %patches_parameters_addr_12

]]></Node>
<StgValue><ssdm name="patches_parameters_load_14"/></StgValue>
</operation>

<operation id="296" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge15:5 %patches_parameters_load_15 = load i7 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="patches_parameters_load_15"/></StgValue>
</operation>

<operation id="297" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:7 %original_topL_jL_V_4 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_15, i32 %original_topL_jL_V

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_4"/></StgValue>
</operation>

<operation id="298" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:8 %original_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_14, i32 %original_topR_jL_V_1

]]></Node>
<StgValue><ssdm name="original_topR_jL_V_3"/></StgValue>
</operation>

<operation id="299" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:10 %complementary_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topR_jL_V_1, i32 %patches_parameters_load_14

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V_3"/></StgValue>
</operation>

<operation id="300" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge15:11 %complementary_topL_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topL_jL_V_1, i32 %patches_parameters_load_15

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V_3"/></StgValue>
</operation>

<operation id="301" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge15:14 %sext_ln215_17 = sext i32 %original_topR_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="302" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge15:15 %sext_ln215_18 = sext i32 %complementary_topR_jR_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_18"/></StgValue>
</operation>

<operation id="303" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:16 %horizontalShiftTop_1 = sub i32 %original_topR_jL_V_3, i32 %complementary_topR_jR_V_4

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_1"/></StgValue>
</operation>

<operation id="304" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge15:17 %sext_ln215_19 = sext i32 %original_topL_jL_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_19"/></StgValue>
</operation>

<operation id="305" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge15:18 %sext_ln215_20 = sext i32 %complementary_topL_jR_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_20"/></StgValue>
</operation>

<operation id="306" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:19 %horizontalShiftBottom_1 = sub i32 %original_topL_jL_V_4, i32 %complementary_topL_jR_V_4

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_1"/></StgValue>
</operation>

<operation id="307" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:20 %br_ln1185 = br i1 %shiftOriginal_1, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln1185"/></StgValue>
</operation>

<operation id="308" st_id="62" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="309" st_id="63" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="310" st_id="64" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="311" st_id="65" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="312" st_id="66" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="313" st_id="67" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="314" st_id="68" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
:0 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>

<operation id="315" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln878_6 = icmp_slt  i32 %op_V, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="316" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1185 = br i1 %icmp_ln878_6, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln1185"/></StgValue>
</operation>

<operation id="317" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215_21 = sext i32 %complementary_topR_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_21"/></StgValue>
</operation>

<operation id="318" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1 %ret_9 = sub i33 %sext_ln215_21, i33 %sext_ln215_17

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="319" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="32">
<![CDATA[
:2 %sext_ln215_22 = sext i32 %original_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_22"/></StgValue>
</operation>

<operation id="320" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3 %ret_10 = sub i33 %sext_ln215_18, i33 %sext_ln215_22

]]></Node>
<StgValue><ssdm name="ret_10"/></StgValue>
</operation>

<operation id="321" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %icmp_ln878_7 = icmp_slt  i33 %ret_9, i33 %ret_10

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="322" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="33">
<![CDATA[
:5 %trunc_ln1187 = trunc i33 %ret_10

]]></Node>
<StgValue><ssdm name="trunc_ln1187"/></StgValue>
</operation>

<operation id="323" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="33">
<![CDATA[
:6 %trunc_ln1187_1 = trunc i33 %ret_9

]]></Node>
<StgValue><ssdm name="trunc_ln1187_1"/></StgValue>
</operation>

<operation id="324" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %horizontalOverlapTop_V_1 = select i1 %icmp_ln878_7, i32 %trunc_ln1187, i32 %trunc_ln1187_1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V_1"/></StgValue>
</operation>

<operation id="325" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="33" op_0_bw="32">
<![CDATA[
:8 %sext_ln215_23 = sext i32 %complementary_topL_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="326" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9 %ret_11 = sub i33 %sext_ln215_23, i33 %sext_ln215_19

]]></Node>
<StgValue><ssdm name="ret_11"/></StgValue>
</operation>

<operation id="327" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="33" op_0_bw="32">
<![CDATA[
:10 %sext_ln215_24 = sext i32 %original_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="328" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11 %ret_12 = sub i33 %sext_ln215_20, i33 %sext_ln215_24

]]></Node>
<StgValue><ssdm name="ret_12"/></StgValue>
</operation>

<operation id="329" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:12 %icmp_ln878_8 = icmp_slt  i33 %ret_11, i33 %ret_12

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="330" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="33">
<![CDATA[
:13 %trunc_ln1188 = trunc i33 %ret_12

]]></Node>
<StgValue><ssdm name="trunc_ln1188"/></StgValue>
</operation>

<operation id="331" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="33">
<![CDATA[
:14 %trunc_ln1188_1 = trunc i33 %ret_11

]]></Node>
<StgValue><ssdm name="trunc_ln1188_1"/></StgValue>
</operation>

<operation id="332" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %horizontalOverlapBottom_V_1 = select i1 %icmp_ln878_8, i32 %trunc_ln1188, i32 %trunc_ln1188_1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="333" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:16 %store_ln1192 = store i32 %horizontalOverlapTop_V_1, i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="store_ln1192"/></StgValue>
</operation>

<operation id="334" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:17 %store_ln1192 = store i32 %horizontalOverlapBottom_V_1, i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="store_ln1192"/></StgValue>
</operation>

<operation id="335" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln1192 = br void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln1192"/></StgValue>
</operation>

<operation id="336" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge:0 %icmp_ln1204 = icmp_sgt  i32 %loopCounter, i32 25

]]></Node>
<StgValue><ssdm name="icmp_ln1204"/></StgValue>
</operation>

<operation id="337" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:1 %br_ln1204 = br i1 %icmp_ln1204, void, void %.loopexit.thread.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1204"/></StgValue>
</operation>

<operation id="338" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln1139 = br void

]]></Node>
<StgValue><ssdm name="br_ln1139"/></StgValue>
</operation>

<operation id="339" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.thread.loopexit:0 %br_ln0 = br void %.loopexit.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="340" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.thread:0 %phi_ln166 = phi i32 %trunc_ln1107, void %.loopexit, i32 %trunc_ln1107_1, void %.loopexit.thread.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln166"/></StgValue>
</operation>

<operation id="341" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit.thread:1 %agg_tmp172_0 = phi i32 %newZtop_V, void %.loopexit, i32 %newZtop_V_1, void %.loopexit.thread.loopexit

]]></Node>
<StgValue><ssdm name="agg_tmp172_0"/></StgValue>
</operation>

<operation id="342" st_id="70" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="343" st_id="71" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="344" st_id="72" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="345" st_id="73" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="346" st_id="74" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="347" st_id="75" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="348" st_id="76" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.loopexit.thread:2 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp172_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>

<operation id="349" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit.thread:3 %icmp_ln886_6 = icmp_sgt  i32 %op_V_2, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="350" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit.thread:4 %and_ln1214 = and i1 %icmp_ln886_6, i1 %shiftOriginal_1

]]></Node>
<StgValue><ssdm name="and_ln1214"/></StgValue>
</operation>

<operation id="351" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit.thread:5 %br_ln1214 = br i1 %and_ln1214, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1214"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="352" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %n_patches_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_1"/></StgValue>
</operation>

<operation id="353" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln1216 = icmp_ugt  i8 %n_patches_read_1, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln1216"/></StgValue>
</operation>

<operation id="354" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln1216 = br i1 %icmp_ln1216, void %.loopexit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1216"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="355" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0 %call_ln1218 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_1, i2 2, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1218"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="356" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="2" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0 %call_ln1218 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_1, i2 2, i64 %patches_superpoints, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1218"/></StgValue>
</operation>

<operation id="357" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="1"/>
<literal name="and_ln1139_1" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp><and_exp><literal name="or_ln1139_1" val="0"/>
<literal name="and_ln1139_2" val="1"/>
<literal name="and_ln1214" val="1"/>
<literal name="icmp_ln1216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1219 = br void %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1219"/></StgValue>
</operation>

<operation id="358" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0">
<![CDATA[
.loopexit._crit_edge:0 %ret_ln1222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
