{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542763659729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542763659729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 20:27:39 2018 " "Processing started: Tue Nov 20 20:27:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542763659729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763659729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week2test -c week2test " "Command: quartus_map --read_settings_files=on --write_settings_files=off week2test -c week2test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763659729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542763661042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542763661042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/maze_position_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/maze_position_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze_position_counter " "Found entity 1: maze_position_counter" {  } { { "../maze_position_counter.v" "" { Text "E:/ECE241/FinalProject/Week2/maze_position_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763670917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763670917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../vga_pll.v" "" { Text "E:/ECE241/FinalProject/Week2/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763670964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763670964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../vga_controller.v" "" { Text "E:/ECE241/FinalProject/Week2/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../vga_address_translator.v" "" { Text "E:/ECE241/FinalProject/Week2/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../vga_adapter.v" "" { Text "E:/ECE241/FinalProject/Week2/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/user1ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/user1ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 user1Ram " "Found entity 1: user1Ram" {  } { { "../user1Ram.v" "" { Text "E:/ECE241/FinalProject/Week2/user1Ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/mazeram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/mazeram.v" { { "Info" "ISGN_ENTITY_NAME" "1 mazeRam " "Found entity 1: mazeRam" {  } { { "../mazeRam.v" "" { Text "E:/ECE241/FinalProject/Week2/mazeRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/fill_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/fill_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fill_ram " "Found entity 1: fill_ram" {  } { { "../fill_ram.v" "" { Text "E:/ECE241/FinalProject/Week2/fill_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/exittileram.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/exittileram.v" { { "Info" "ISGN_ENTITY_NAME" "1 exitTileRam " "Found entity 1: exitTileRam" {  } { { "../exitTileRam.v" "" { Text "E:/ECE241/FinalProject/Week2/exitTileRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671417 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Altera_UP_PS2_Data_In Altera_UP_PS2_Data_In.v(27) " "Verilog Module Declaration warning at Altera_UP_PS2_Data_In.v(27): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Altera_UP_PS2_Data_In\"" {  } { { "../PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" "" { Text "E:/ECE241/FinalProject/Week2/PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" 27 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542763671417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/ps2keyboardstuff/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/ps2keyboardstuff/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" "" { Text "E:/ECE241/FinalProject/Week2/PS2KeyboardStuff/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/ps2keyboardstuff/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/ps2keyboardstuff/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../PS2KeyboardStuff/PS2_Controller.v" "" { Text "E:/ECE241/FinalProject/Week2/PS2KeyboardStuff/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/ps2keyboardstuff/hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/ps2keyboardstuff/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "../PS2KeyboardStuff/Hexadecimal_To_Seven_Segment.v" "" { Text "E:/ECE241/FinalProject/Week2/PS2KeyboardStuff/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece241/finalproject/week2/ps2keyboardstuff/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /ece241/finalproject/week2/ps2keyboardstuff/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../PS2KeyboardStuff/Altera_UP_PS2_Command_Out.v" "" { Text "E:/ECE241/FinalProject/Week2/PS2KeyboardStuff/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671433 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "week2test.v(114) " "Verilog HDL Module Instantiation warning at week2test.v(114): ignored dangling comma in List of Port Connections" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 114 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542763671495 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "week2test.v(767) " "Verilog HDL information at week2test.v(767): always construct contains both blocking and non-blocking assignments" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 767 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542763671495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "week2test.v 5 5 " "Found 5 design units, including 5 entities, in source file week2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 week2test " "Found entity 1: week2test" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671573 ""} { "Info" "ISGN_ENTITY_NAME" "2 handshake " "Found entity 2: handshake" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671573 ""} { "Info" "ISGN_ENTITY_NAME" "3 positionControl " "Found entity 3: positionControl" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671573 ""} { "Info" "ISGN_ENTITY_NAME" "4 positionDatapath " "Found entity 4: positionDatapath" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671573 ""} { "Info" "ISGN_ENTITY_NAME" "5 legalControl " "Found entity 5: legalControl" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542763671573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "colour week2test.v(126) " "Verilog HDL Procedural Assignment error at week2test.v(126): object \"colour\" on left-hand side of assignment must have a variable data type" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 126 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1542763671573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "colour week2test.v(128) " "Verilog HDL Procedural Assignment error at week2test.v(128): object \"colour\" on left-hand side of assignment must have a variable data type" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 128 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1542763671573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "colour week2test.v(130) " "Verilog HDL Procedural Assignment error at week2test.v(130): object \"colour\" on left-hand side of assignment must have a variable data type" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 130 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1542763671573 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "colour week2test.v(132) " "Verilog HDL Procedural Assignment error at week2test.v(132): object \"colour\" on left-hand side of assignment must have a variable data type" {  } { { "week2test.v" "" { Text "E:/ECE241/FinalProject/Week2/topLevel/week2test.v" 132 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1542763671573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE241/FinalProject/Week2/topLevel/output_files/week2test.map.smsg " "Generated suppressed messages file E:/ECE241/FinalProject/Week2/topLevel/output_files/week2test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763671683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542763673651 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 20:27:53 2018 " "Processing ended: Tue Nov 20 20:27:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542763673651 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542763673651 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542763673651 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763673651 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542763674511 ""}
