// Seed: 1339687974
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    input uwire id_10,
    output supply0 id_11,
    output tri id_12
);
  assign id_6 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd37
) (
    output logic id_0,
    output tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    input uwire _id_4,
    input wand id_5,
    input supply1 id_6,
    input tri id_7
);
  wire [id_4 : 1] id_9;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_6,
      id_6,
      id_7,
      id_5,
      id_1,
      id_7,
      id_7,
      id_6,
      id_5,
      id_1,
      id_3
  );
  assign modCall_1.id_3 = 0;
  if (1) begin : LABEL_0
    wire id_10;
  end
  wire id_11;
  always id_0 <= id_5;
  wire id_12;
endmodule
