<?xml version="1.0" encoding="utf-8"?>
<module id="PSC1" HW_revision="" XML_version="1" description="Power and Sleep Controller (PSC) Version 2.0.1">
	<register id="REV" acronym="REV" offset="0" width="32" description="Peripheral Revision and Class Information">
		<bitfield id="REV" width="32" begin="31" end="0" resetval="1149385216" description="PSC module Revision ID " range="-" rwaccess="R"/>
	</register>
	<register id="INTEVAL" acronym="INTEVAL" offset="0x18" width="32" description="Interrupt Evaluation Register">
		<bitfield id="_RESV_1" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="ALLEV" width="1" begin="0" end="0" resetval="0" description="Re Evaluate combined PSC interrupt                                                             0: Write of 0 has no effect                                                                             1: Write of 1 re evaluate the combined PSC interrupt PSC_ALLINT" range="" rwaccess="W">
			<bitenum id="NO_EFFECT" value="0" token="NO_EFFECT" description=""/>
			<bitenum id="RE_EVALUATE" value="1" token="RE_EVALUATE" description=""/>
		</bitfield>
	</register>
	<register id="PERRPR" acronym="PERRPR" offset="0x60" width="32" description="Power Error Pending Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="P1" width="1" begin="1" end="1" resetval="0" description="L3 CBA RAM Power Domain (PD1)  Error Condition                                                                   0: Power domain n does not have error condition                                        1: Power domain n has error condition                                                          " range="" rwaccess="R">
			<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
			<bitenum id="ERROR" value="1" token="ERROR" description=""/>
		</bitfield>
		<bitfield id="P0" width="1" begin="0" end="0" resetval="0" description="Always On Power Domain (PD0)  Error Condition                                                                   0: Power domain n does not have error condition                                        1: Power domain n has error condition                                                          " range="" rwaccess="R">
			<bitenum id="NO_ERR" value="0" token="NO_ERR" description=""/>
			<bitenum id="ERROR" value="1" token="ERROR" description=""/>
		</bitfield>
	</register>
	<register id="PERRCR" acronym="PERRCR" offset="0x68" width="32" description="Power Error Clear Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="P1" width="1" begin="1" end="1" resetval="0" description="L3 CBA RAM Power Domain (PD1)  Error Clear Register                                       0: Write of 0 has no effect                                                                          1: Write of 1 clears the corresponding PERRPR bit                                                          " range="" rwaccess="">
			<bitenum id="NO_EFFECT" value="0" token="NO_EFFECT" description=""/>
			<bitenum id="CLR_ERR" value="1" token="CLR_ERR" description=""/>
		</bitfield>
		<bitfield id="P0" width="1" begin="0" end="0" resetval="0" description="Always On Power Domain (PD0)  Error Clear Register                                0: Write of 0 has no effect                                                                          1: Write of 1 clears the corresponding PERRPR bit                                                          " range="" rwaccess="W">
			<bitenum id="NO_EFFECT" value="0" token="NO_EFFECT" description=""/>
			<bitenum id="CLR_ERR" value="1" token="CLR_ERR" description=""/>
		</bitfield>
	</register>
	<register id="PTCMD" acronym="PTCMD" offset="0x120" width="32" description="Power Domain Transition Command Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="GO1" width="1" begin="1" end="1" resetval="0" description="L3 CBA RAM Power Domain (PD1)  GO Transition                                                                         0: Writes of 0 have no effect                                                                        1: Writes of 1 cause PSC hardware to evaluate PDCTL.NEXT and MDCTL.NEXT (for this domain)." range="" rwaccess="RW">
			<bitenum id="NO_EFFECT" value="0" token="NO_EFFECT" description=""/>
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
		<bitfield id="GO0" width="1" begin="0" end="0" resetval="0" description="Always On Power Domain (PD0)  GO Transition                                                                         0: Writes of 0 have no effect                                                                        1: Writes of 1 cause PSC hardware to evaluate PDCTL.NEXT and MDCTL.NEXT (for this domain)." range="" rwaccess="RW">
			<bitenum id="NO_EFFECT" value="0" token="NO_EFFECT" description=""/>
			<bitenum id="SET" value="1" token="SET" description=""/>
		</bitfield>
	</register>
	<register id="PTSTAT" acronym="PTSTAT" offset="0x128" width="32" description="Power Domain Transition Status Register">
		<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="" range="" rwaccess="N"/>
		<bitfield id="GOSTAT1" width="1" begin="1" end="1" resetval="0" description="L3 CBA RAM Power Domain (PD1) Transition Command Status                                               0: No transitions in progress in Power Domain n                                         1: Power Domain 0 Transition in progress _ either the power domain is transitioning, or modules on this domain are transitioning.                            " range="" rwaccess="R">
			<bitenum id="NO_TRANSITION" value="0" token="NO_TRANSITION" description=""/>
			<bitenum id="IN_TRANSITION" value="1" token="IN_TRANSITION" description=""/>
		</bitfield>
		<bitfield id="GOSTAT0" width="1" begin="0" end="0" resetval="0" description="Always On Power Domain (PD0) Transition Command Status                                                0: No transitions in progress in Power Domain n                                         1: Power Domain 0 Transition in progress _ either the power domain is transitioning, or modules on this domain are transitioning.                            Note: Power domain 0 is reserved for the Always ON domain, this bit is always 0." range="" rwaccess="R">
			<bitenum id="NO_TRANSITION" value="0" token="NO_TRANSITION" description=""/>
			<bitenum id="IN_TRANSITION" value="1" token="IN_TRANSITION" description=""/>
		</bitfield>
	</register>
	<register id="PDSTAT0" acronym="PDSTAT0" offset="0x200" width="32" description="Power Domain Status 0 Register">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State. Inhibits Off or Forces ON                              0: No emulation altering user_desired power domain state                           1: Emulation alters user_desired power state     " range="" rwaccess="R">
			<bitenum id="INHIBIT_OFF" value="0" token="INHIBIT_OFF" description=""/>
			<bitenum id="INHIBIT_ON" value="1" token="INHIBIT_ON" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="6" begin="10" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="0" description="Current Power Domain State                                                                         00000: Off                                                                                                             00001: On                                                                                                  00010 - 01111: Reserved                                                                     10000 - 11010: In Transition                                                                      11011 - 11111: Reserved" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
	</register>
	<register id="PDSTAT1" acronym="PDSTAT1" offset="0x204" width="32" description="Power Domain Status 1 Register">
		<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHB" width="1" begin="11" end="11" resetval="0" description="Emulation Alters Domain State.  Inhibits Off or Forces ON                              0: No emulation altering user_desired power domain state                           1: Emulation alters user_desired power state     " range="" rwaccess="R">
			<bitenum id="INHIBIT_OFF" value="0" token="INHIBIT_OFF" description=""/>
			<bitenum id="INHIBIT_ON" value="1" token="INHIBIT_ON" description=""/>
		</bitfield>
		<bitfield id="_RESV_3" width="6" begin="10" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STATE" width="5" begin="4" end="0" resetval="0" description="Current Power Domain State                                                                         00000: Off                                                                                                             00001: On                                                                                                  00010 - 01111: Reserved                                                                     10000 - 11010: In Transition                                                                      11011 - 11111: Reserved" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
	</register>
	<register id="PDCTL0" acronym="PDCTL0" offset="0x300" width="32" description="Power Domain Control 0 Register">
		<bitfield id="FORCE" width="1" begin="31" end="31" resetval="0" description="Force Bit" range="" rwaccess="R/W"/>
		<bitfield id="_RESV_2" width="7" begin="30" end="24" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="31" description="RAM wake count delay value. Not recommended to change the default values                                                                                                 23:20 GOOD2ACCESS wake delay                                                    19:16 ON2GOOD wake delay" range="" rwaccess="R/W"/>
		<bitfield id="PDMODE" width="4" begin="15" end="12" resetval="15" description="Power Down Mode                                                                            1111: Core On, RAM Array On, RAM Periphery On                              0000 - 1110 : Reserved/ Don't Care " range="" rwaccess="R"/>
		<bitfield id="_RESV_5" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation alters domain state (Inhibits domain Off or Forces Domain On) Interrupt Enable                                                                                         0: Not enabled                                                                                           1: Enabled " range="" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="1" begin="8" end="8" resetval="1" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_8" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="1" description="User Desired Next Power Domain State                                                                        0: Off                                                                                                          1: On               " range="" rwaccess="R/W">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
	</register>
	<register id="PDCTL1" acronym="PDCTL1" offset="0x304" width="32" description="Power Domain Control 1 Register">
		<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WAKECNT" width="8" begin="23" end="16" resetval="31" description="RAM wake count delay value. Not recommended to change the default values                                                                                              23:20 GOOD2ACCESS wake delay                                                    19:16 ON2GOOD wake delay" range="" rwaccess="R/W"/>
		<bitfield id="PDMODE" width="4" begin="15" end="12" resetval="15" description="Power Down Mode                                                                              0000: Core Off , RAM Array Off, Ram Periphery Off                              0001: Core Off, RAM Array Retention, RAM Periphery Off (Deep Sleep) 0010: Reserved                                                                                   0011: Reserved                                                                                   0100: Core Retention, RAM Array Off, RAM Periphery Off                     0101: Core Retention, RAM Array Retention, RAM Periphery Off (Deep Sleep)                                                                                                 0110: Reserved                                                                                 0111: Reserved                                                                                 1000: Core On , RAM Array Off, Ram Periphery Off                              1001: Core On, RAM Array Retention, RAM Periphery Off (Deep Sleep)                                                                                                 1010: Core On, RAM Array Retention, RAM Periphery Off (Light Sleep) 1011: Core On, RAM Array Retention, RAM Periphery On                    1100: Reserved                                                                                 1101: Reserved                                                                                   1110: Reserved                                                                                 1111: Core On, RAM Array On, RAM Periphery On  " range="" rwaccess="R/W">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="RAM_OFF" value="8" token="RAM_OFF" description=""/>
			<bitenum id="DEEP_SLEEP" value="9" token="DEEP_SLEEP" description=""/>
			<bitenum id="LIGHT_SLEEP" value="10" token="LIGHT_SLEEP" description=""/>
			<bitenum id="RETENTION" value="11" token="RETENTION" description=""/>
			<bitenum id="ON" value="15" token="ON" description=""/>
		</bitfield>
		<bitfield id="_RESV_4" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHBIE" width="1" begin="9" end="9" resetval="0" description="Emulation alters domain state (Inhibits domain Off or Forces Domain On) Interrupt Enable                                                                          0: Not enabled                                                                                  1: Enabled " range="" rwaccess="R/W">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="8" end="8" resetval="1" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_7" width="7" begin="7" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NEXT" width="1" begin="0" end="0" resetval="1" description="User_Desired Next Power Domain State                                             0: Off                                                                                                1: On               " range="" rwaccess="R/W">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
	</register>
	<register id="PDCFG0" acronym="PDCFG0" offset="0x400" width="32" description="Power domain configaration register">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PD_LOCK" width="1" begin="3" end="3" resetval="1" description="PDCTL.NEXT lock                                                                    0:PDCTL.Next is locked and cannot be changed in software                                               1:PDCTL.Next is not locked. For Always On Domain this is a don't care  " range="" rwaccess="R">
			<bitenum id="YES" value="0" token="YES" description=""/>
			<bitenum id="NO" value="1" token="NO" description=""/>
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="2" end="2" resetval="1" description="Icepick Support                                                                                     0: Not Present                                                                                        1: Present" range="" rwaccess="R ">
			<bitenum id="ABSENT" value="0" token="ABSENT" description=""/>
			<bitenum id="PRESENT" value="1" token="PRESENT" description=""/>
		</bitfield>
		<bitfield id="RAM_PSM" width="1" begin="1" end="1" resetval="0" description="RAM Power Domain                                                                               0: Not a Ram Power Domain                                                                      1: Ram Power Domain " range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description=""/>
			<bitenum id="YES" value="1" token="YES" description=""/>
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="1" description="Always On Power Domain                                                                               0: Not an Always On  Domain                                                                      1: Always On Domain " range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description=""/>
			<bitenum id="YES" value="1" token="YES" description=""/>
		</bitfield>
	</register>
	<register id="PDCFG1" acronym="PDCFG1" offset="0x404" width="32" description="Power domain configaration register">
		<bitfield id="_RESV_1" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PD_LOCK" width="1" begin="3" end="3" resetval="1" description="PDCTL.NEXT lock                                                                    0:PDCTL.Next is locked and cannot be changed in software                                               1:PDCTL.Next is not locked. For Always On Domain this is a don't care  " range="" rwaccess="R">
			<bitenum id="YES" value="0" token="YES" description=""/>
			<bitenum id="NO" value="1" token="NO" description=""/>
		</bitfield>
		<bitfield id="ICEPICK" width="1" begin="2" end="2" resetval="1" description="Icepick Support                                                                                     0: Not Present                                                                                        1: Present" range="" rwaccess="R ">
			<bitenum id="ABSENT" value="0" token="ABSENT" description=""/>
			<bitenum id="PRESENT" value="1" token="PRESENT" description=""/>
		</bitfield>
		<bitfield id="RAM_PSM" width="1" begin="1" end="1" resetval="1" description="RAM Power Domain                                                                               0: Not a Ram Power Domain                                                                      1: Ram Power Domain " range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description=""/>
			<bitenum id="YES" value="1" token="YES" description=""/>
		</bitfield>
		<bitfield id="ALWAYSON" width="1" begin="0" end="0" resetval="0" description="Always On Power Domain                                                                               0: Not an Always On  Domain                                                                      1: Always On Domain " range="" rwaccess="R">
			<bitenum id="NO" value="0" token="NO" description=""/>
			<bitenum id="YES" value="1" token="YES" description=""/>
		</bitfield>
	</register>
	<register id="MDSTAT_32" acronym="MDSTAT_32" offset="0x800" width="32" description="Module Status 0 Register">
		<bitfield id="_RESV_1" width="14" begin="31" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHB" width="1" begin="17" end="17" resetval="0" description="Emulation Alters Module State . Inhibits Module Inactive or Force Module Active                                                                                                 0: No emulation altering user desired module state                             " range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EMURST" width="1" begin="16" end="16" resetval="0" description="Emulation Alters Reset (local or module reset ) to Module                                      0: No emulation altering user_desired reset                                              1: Emulation alters user_desired module state " range="" rwaccess="R">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RESV_4" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="MCKOUT" width="1" begin="12" end="12" resetval="0" description="Actual modclk output to module" range="" rwaccess="R">
			<bitenum id="OFF" value="0" token="OFF" description=""/>
			<bitenum id="ON" value="1" token="ON" description=""/>
		</bitfield>
		<bitfield id="MRSTDONE" width="1" begin="11" end="11" resetval="0" description="Module  reset intialization done status                                                      0: Module  reset initialization not done 1: Module reset initialization done " range="" rwaccess="R">
			<bitenum id="COMPLETE" value="0" token="COMPLETE" description=""/>
			<bitenum id="INCOMPLETE" value="1" token="INCOMPLETE" description=""/>
		</bitfield>
		<bitfield id="MRST" width="1" begin="10" end="10" resetval="0" description="Module  reset actual status                                                                    0: Modlule reset asserted                                                                             1: Module reset de-asserted" range="" rwaccess="R">
			<bitenum id="ASSERT" value="0" token="ASSERT" description=""/>
			<bitenum id="DEASSERT" value="1" token="DEASSERT" description=""/>
		</bitfield>
		<bitfield id="LRSTDONE" width="1" begin="9" end="9" resetval="0" description="Module local reset intialization done stauts                                               0: local reset initialization not done 1: local reset initialization done " range="" rwaccess="R">
			<bitenum id="NOTDONE" value="0" token="NOTDONE" description=""/>
			<bitenum id="DONE" value="1" token="DONE" description=""/>
		</bitfield>
		<bitfield id="LRST" width="1" begin="8" end="8" resetval="0" description="Module local reset actual status                                                                0: local reset asserted                                                                           1: local reset de_asserted" range="" rwaccess="R">
			<bitenum id="ASSERT" value="0" token="ASSERT" description=""/>
			<bitenum id="DEASSERT" value="1" token="DEASSERT" description=""/>
		</bitfield>
		<bitfield id="_RESV_10" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="STATE" width="6" begin="5" end="0" resetval="0" description="Module Next State                                                                      000000: SwRstDisable                                                                       000001: SyncReset                                                                           000010: Disable                                                                                000011: Enable                                                                                 000100: AutoSleep                                                                            000101: Auto Wake                                                                          Others: Reserved/Invalid State                                                                  If the module is AUTO ONLY, SwRstDisable, SynReset and Disable states are note allowed, will cause the module to transition to Enable" range="" rwaccess="R">
			<bitenum id="SWRSTDISABLE" value="0" token="SWRSTDISABLE" description=""/>
			<bitenum id="SYNCRST" value="1" token="SYNCRST" description=""/>
			<bitenum id="DISABLE" value="2" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="3" token="ENABLE" description=""/>
			<bitenum id="AUTOSLEEP" value="4" token="AUTOSLEEP" description=""/>
			<bitenum id="AUTOWAKE" value="5" token="AUTOWAKE" description=""/>
		</bitfield>
	</register>
	<register id="MDCTL_32" acronym="MDCTL_32" offset="0xA00" width="32" description="Module Control 0 Register">
		<bitfield id="FORCE" width="1" begin="31" end="31" resetval="0" description="Force bit 0: no force 1: force" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="_RESV_2" width="18" begin="30" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="_RESV_3" width="2" begin="12" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EMUIHBIE" width="1" begin="10" end="10" resetval="0" description="Emulation alters module state _ Inhibits Module Inactive or Force Module Active                                                                                                            0: Not enabled                                                      " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EMURSTIE" width="1" begin="9" end="9" resetval="0" description="Emulation Alter Reset Interrupt Enable                                                          0: Not enabled                                                                                                1: Interrupt Enabled" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="LRST" width="1" begin="8" end="8" resetval="0" description="Module local reset control for ARM                                                                                        0: Assert local reset                                                                                      1: De_assert local reset" range="" rwaccess="RW">
			<bitenum id="ASSERT" value="0" token="ASSERT" description=""/>
			<bitenum id="DEASSERT" value="1" token="DEASSERT" description=""/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="NEXT" width="5" begin="4" end="0" resetval="0" description="Module Next State                                                                      000000: SwRstDisable                                                                       000001: SyncReset                                                                           000010: Disable                                                                                000011: Enable                                                                                 000100: AutoSleep                                                                            000101: Auto Wake                                                                          Others: Reserved/Invalid State                                                                  If the module is AUTO ONLY, SwRstDisable, SynReset and Disable states are note allowed, will cause the module to transition to Enable" range="" rwaccess="RW">
			<bitenum id="SWRSTDISABLE" value="0" token="SWRSTDISABLE" description=""/>
			<bitenum id="SYNCRST" value="1" token="SYNCRST" description=""/>
			<bitenum id="DISABLE" value="2" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="3" token="ENABLE" description=""/>
			<bitenum id="AUTOSLEEP" value="4" token="AUTOSLEEP" description=""/>
			<bitenum id="AUTOWAKE" value="5" token="AUTOWAKE" description=""/>
		</bitfield>
	</register>
</module>
