

================================================================
== Vitis HLS Report for 'deQAM_Pipeline_VITIS_LOOP_105_5'
================================================================
* Date:           Mon Dec  5 17:17:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        qam
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.713 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  80.000 ns|  80.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_105_5  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      94|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|     167|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln870_fu_101_p2       |         +|   0|  0|   9|           2|           1|
    |v_out_V_3_fu_165_p2       |         +|   0|  0|  12|           4|           4|
    |v_out_V_4_fu_146_p2       |         +|   0|  0|  12|           4|           4|
    |v_out_V_5_fu_135_p2       |         +|   0|  0|  12|           4|           4|
    |ap_condition_164          |       and|   0|  0|   2|           1|           1|
    |ap_condition_72           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1057_fu_95_p2      |      icmp|   0|  0|   8|           2|           3|
    |select_ln223_1_fu_127_p3  |    select|   0|  0|   4|           1|           2|
    |select_ln223_fu_157_p3    |    select|   0|  0|   5|           1|           2|
    |select_ln573_1_fu_111_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln573_fu_119_p3    |    select|   0|  0|   4|           1|           4|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  73|          22|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V             |   9|          2|    2|          4|
    |ap_sig_allocacmp_v_out_V_load    |   9|          2|    4|          8|
    |ap_sig_allocacmp_v_out_V_load_3  |   9|          2|    4|          8|
    |ap_sig_allocacmp_v_out_V_load_4  |   9|          2|    4|          8|
    |grp_load_fu_79_p1                |  20|          4|    4|         16|
    |i_V_4_fu_52                      |   9|          2|    2|          4|
    |v_out_V_fu_56                    |  20|          4|    4|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  94|         20|   25|         66|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |i_V_4_fu_52    |  2|   0|    2|          0|
    |v_out_V_fu_56  |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  deQAM_Pipeline_VITIS_LOOP_105_5|  return value|
|v_V_1_reload        |   in|    4|     ap_none|                     v_V_1_reload|        scalar|
|v_V_0_reload        |   in|    4|     ap_none|                     v_V_0_reload|        scalar|
|v_out_V_out         |  out|    4|      ap_vld|                      v_out_V_out|       pointer|
|v_out_V_out_ap_vld  |  out|    1|      ap_vld|                      v_out_V_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_V_4 = alloca i32 1"   --->   Operation 4 'alloca' 'i_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v_out_V = alloca i32 1"   --->   Operation 5 'alloca' 'v_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v_V_0_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_0_reload"   --->   Operation 6 'read' 'v_V_0_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_V_1_reload_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %v_V_1_reload"   --->   Operation 7 'read' 'v_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.52ns)   --->   "%store_ln0 = store i4 0, i4 %v_out_V"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.52>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_V_4"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_V = load i2 %i_V_4"   --->   Operation 11 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.44ns)   --->   "%icmp_ln1057 = icmp_eq  i2 %i_V, i2 2"   --->   Operation 13 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V, i2 1"   --->   Operation 15 'add' 'add_ln870' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln1057, void %.split8, void %.loopexit.loopexit2.exitStub" [../deQAM.cpp:105]   --->   Operation 16 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 17 'specloopname' 'specloopname_ln1795' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i2 %i_V"   --->   Operation 18 'trunc' 'trunc_ln1049' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%select_ln573_1 = select i1 %trunc_ln1049, i4 1, i4 4"   --->   Operation 19 'select' 'select_ln573_1' <Predicate = (!icmp_ln1057)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%select_ln573 = select i1 %trunc_ln1049, i4 %v_V_1_reload_read, i4 %v_V_0_reload_read"   --->   Operation 20 'select' 'select_ln573' <Predicate = (!icmp_ln1057)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%switch_ln112 = switch i4 %select_ln573, void, i4 13, void %.split8._crit_edge, i4 15, void, i4 1, void" [../deQAM.cpp:112]   --->   Operation 21 'switch' 'switch_ln112' <Predicate = (!icmp_ln1057)> <Delay = 0.72>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_out_V_load_4 = load i4 %v_out_V"   --->   Operation 22 'load' 'v_out_V_load_4' <Predicate = (!icmp_ln1057 & select_ln573 == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node v_out_V_5)   --->   "%select_ln223_1 = select i1 %trunc_ln1049, i4 3, i4 12"   --->   Operation 23 'select' 'select_ln223_1' <Predicate = (!icmp_ln1057 & select_ln573 == 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.79ns) (out node of the LUT)   --->   "%v_out_V_5 = add i4 %select_ln223_1, i4 %v_out_V_load_4"   --->   Operation 24 'add' 'v_out_V_5' <Predicate = (!icmp_ln1057 & select_ln573 == 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.52ns)   --->   "%store_ln121 = store i4 %v_out_V_5, i4 %v_out_V" [../deQAM.cpp:121]   --->   Operation 25 'store' 'store_ln121' <Predicate = (!icmp_ln1057 & select_ln573 == 1)> <Delay = 0.52>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln121 = br void %.split8._crit_edge" [../deQAM.cpp:121]   --->   Operation 26 'br' 'br_ln121' <Predicate = (!icmp_ln1057 & select_ln573 == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v_out_V_load = load i4 %v_out_V"   --->   Operation 27 'load' 'v_out_V_load' <Predicate = (!icmp_ln1057 & select_ln573 == 15)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%v_out_V_4 = add i4 %select_ln573_1, i4 %v_out_V_load"   --->   Operation 28 'add' 'v_out_V_4' <Predicate = (!icmp_ln1057 & select_ln573 == 15)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.52ns)   --->   "%store_ln118 = store i4 %v_out_V_4, i4 %v_out_V" [../deQAM.cpp:118]   --->   Operation 29 'store' 'store_ln118' <Predicate = (!icmp_ln1057 & select_ln573 == 15)> <Delay = 0.52>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln118 = br void %.split8._crit_edge" [../deQAM.cpp:118]   --->   Operation 30 'br' 'br_ln118' <Predicate = (!icmp_ln1057 & select_ln573 == 15)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v_out_V_load_3 = load i4 %v_out_V"   --->   Operation 31 'load' 'v_out_V_load_3' <Predicate = (!icmp_ln1057 & select_ln573 != 13 & select_ln573 != 15 & select_ln573 != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node v_out_V_3)   --->   "%select_ln223 = select i1 %trunc_ln1049, i4 2, i4 8"   --->   Operation 32 'select' 'select_ln223' <Predicate = (!icmp_ln1057 & select_ln573 != 13 & select_ln573 != 15 & select_ln573 != 1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns) (out node of the LUT)   --->   "%v_out_V_3 = add i4 %select_ln223, i4 %v_out_V_load_3"   --->   Operation 33 'add' 'v_out_V_3' <Predicate = (!icmp_ln1057 & select_ln573 != 13 & select_ln573 != 15 & select_ln573 != 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.52ns)   --->   "%store_ln124 = store i4 %v_out_V_3, i4 %v_out_V" [../deQAM.cpp:124]   --->   Operation 34 'store' 'store_ln124' <Predicate = (!icmp_ln1057 & select_ln573 != 13 & select_ln573 != 15 & select_ln573 != 1)> <Delay = 0.52>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln124 = br void %.split8._crit_edge" [../deQAM.cpp:124]   --->   Operation 35 'br' 'br_ln124' <Predicate = (!icmp_ln1057 & select_ln573 != 13 & select_ln573 != 15 & select_ln573 != 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %i_V_4"   --->   Operation 36 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v_out_V_load_2 = load i4 %v_out_V"   --->   Operation 38 'load' 'v_out_V_load_2' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_out_V_out, i4 %v_out_V_load_2"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_V_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_V_0_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_out_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_4               (alloca           ) [ 01]
v_out_V             (alloca           ) [ 01]
v_V_0_reload_read   (read             ) [ 00]
v_V_1_reload_read   (read             ) [ 00]
store_ln0           (store            ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
i_V                 (load             ) [ 00]
specpipeline_ln0    (specpipeline     ) [ 00]
icmp_ln1057         (icmp             ) [ 01]
empty               (speclooptripcount) [ 00]
add_ln870           (add              ) [ 00]
br_ln105            (br               ) [ 00]
specloopname_ln1795 (specloopname     ) [ 00]
trunc_ln1049        (trunc            ) [ 00]
select_ln573_1      (select           ) [ 00]
select_ln573        (select           ) [ 01]
switch_ln112        (switch           ) [ 00]
v_out_V_load_4      (load             ) [ 00]
select_ln223_1      (select           ) [ 00]
v_out_V_5           (add              ) [ 00]
store_ln121         (store            ) [ 00]
br_ln121            (br               ) [ 00]
v_out_V_load        (load             ) [ 00]
v_out_V_4           (add              ) [ 00]
store_ln118         (store            ) [ 00]
br_ln118            (br               ) [ 00]
v_out_V_load_3      (load             ) [ 00]
select_ln223        (select           ) [ 00]
v_out_V_3           (add              ) [ 00]
store_ln124         (store            ) [ 00]
br_ln124            (br               ) [ 00]
store_ln870         (store            ) [ 00]
br_ln0              (br               ) [ 00]
v_out_V_load_2      (load             ) [ 00]
write_ln0           (write            ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_V_1_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V_1_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_V_0_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V_0_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_out_V_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_out_V_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_V_4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="v_out_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_out_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="v_V_0_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_V_0_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v_V_1_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="4" slack="0"/>
<pin id="69" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_V_1_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_load_4/1 v_out_V_load/1 v_out_V_load_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="2" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_V_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln1057_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="2" slack="0"/>
<pin id="97" dir="0" index="1" bw="2" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln870_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln1049_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="select_ln573_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln573_1/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="select_ln573_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="4" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln573/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="select_ln223_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln223_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="v_out_V_5_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_out_V_5/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln121_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="v_out_V_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_out_V_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln118_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="4" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln223_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln223/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="v_out_V_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_out_V_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln124_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln870_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="v_out_V_load_2_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_out_V_load_2/1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_V_4_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="v_out_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v_out_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="92" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="124"><net_src comp="107" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="66" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="60" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="107" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="79" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="111" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="79" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="107" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="79" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="101" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="181" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="188"><net_src comp="52" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="195"><net_src comp="56" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="198"><net_src comp="192" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="201"><net_src comp="192" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_out_V_out | {1 }
 - Input state : 
	Port: deQAM_Pipeline_VITIS_LOOP_105_5 : v_V_1_reload | {1 }
	Port: deQAM_Pipeline_VITIS_LOOP_105_5 : v_V_0_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_V : 1
		icmp_ln1057 : 2
		add_ln870 : 2
		br_ln105 : 3
		trunc_ln1049 : 2
		select_ln573_1 : 3
		select_ln573 : 3
		switch_ln112 : 4
		v_out_V_load_4 : 1
		select_ln223_1 : 3
		v_out_V_5 : 4
		store_ln121 : 5
		v_out_V_load : 1
		v_out_V_4 : 4
		store_ln118 : 5
		v_out_V_load_3 : 1
		select_ln223 : 3
		v_out_V_3 : 4
		store_ln124 : 5
		store_ln870 : 3
		v_out_V_load_2 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln870_fu_101       |    0    |    9    |
|    add   |       v_out_V_5_fu_135       |    0    |    12   |
|          |       v_out_V_4_fu_146       |    0    |    12   |
|          |       v_out_V_3_fu_165       |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |     select_ln573_1_fu_111    |    0    |    4    |
|  select  |      select_ln573_fu_119     |    0    |    4    |
|          |     select_ln223_1_fu_127    |    0    |    4    |
|          |      select_ln223_fu_157     |    0    |    4    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln1057_fu_95      |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   | v_V_0_reload_read_read_fu_60 |    0    |    0    |
|          | v_V_1_reload_read_read_fu_66 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_72    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln1049_fu_107     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    69   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| i_V_4_reg_185 |    2   |
|v_out_V_reg_192|    4   |
+---------------+--------+
|     Total     |    6   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   69   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   69   |
+-----------+--------+--------+
