<stg><name>pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9></name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i4* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:8  br label %0

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %codeRepl ], [ %add_ln241, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln241 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %add_ln241 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln241"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln241, label %"pooling2d_buffer_cl<array<ap_ufixed<4, 0, 4, 0, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config9>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4">
<![CDATA[
ReadInputWidth_begin:5  %empty_41 = call { i4, i4, i4, i4 } @_ssdm_op_Read.ap_fifo.volatile.i4P.i4P.i4P.i4P(i4* %data_V_data_0_V, i4* %data_V_data_1_V, i4* %data_V_data_2_V, i4* %data_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="16">
<![CDATA[
ReadInputWidth_begin:6  %tmp_data_0_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="16">
<![CDATA[
ReadInputWidth_begin:7  %tmp_data_1_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_2"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="16">
<![CDATA[
ReadInputWidth_begin:8  %tmp_data_2_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="16">
<![CDATA[
ReadInputWidth_begin:9  %tmp_data_3_V_2 = extractvalue { i4, i4, i4, i4 } %empty_41, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:10  %DataOut_V_4 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_0, i64 0, i64 7), i4 %tmp_data_0_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_4"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:11  %DataOut_V_5 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_1, i64 0, i64 7), i4 %tmp_data_1_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_5"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:12  %DataOut_V_6 = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_2, i64 0, i64 7), i4 %tmp_data_2_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_6"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4" op_2_bw="4" op_3_bw="1">
<![CDATA[
ReadInputWidth_begin:13  %DataOut_V = call i4 @"_ssdm_op_MemShiftRead.[8 x i4]P"(i4* getelementptr inbounds ([8 x i4]* @line_buffer_Array_V_3_0_3, i64 0, i64 7), i4 %tmp_data_3_V_2, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:30  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:31  %icmp_ln191 = icmp eq i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:32  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:33  %icmp_ln191_1 = icmp eq i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln191_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:34  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:35  %icmp_ln191_2 = icmp sgt i32 %pY_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
ReadInputWidth_begin:36  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReadInputWidth_begin:37  %icmp_ln191_3 = icmp sgt i32 %pX_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:38  %and_ln191 = and i1 %icmp_ln191, %icmp_ln191_1

]]></Node>
<StgValue><ssdm name="and_ln191"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:39  %and_ln191_1 = and i1 %icmp_ln191_2, %icmp_ln191_3

]]></Node>
<StgValue><ssdm name="and_ln191_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:40  %and_ln191_2 = and i1 %and_ln191_1, %and_ln191

]]></Node>
<StgValue><ssdm name="and_ln191_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:41  br i1 %and_ln191_2, label %.preheader.i.i.0, label %._crit_edge66.i.i

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge66.i.i:0  %icmp_ln212 = icmp eq i32 %pX_load, 7

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge66.i.i:1  br i1 %icmp_ln212, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln225 = add nsw i32 %pX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln225"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln225, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln225"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln227 = add i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln227"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln227 = select i1 %icmp_ln191, i32 0, i32 %add_ln227

]]></Node>
<StgValue><ssdm name="select_ln227"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln215"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln216 = icmp eq i32 %pY_load, 7

]]></Node>
<StgValue><ssdm name="icmp_ln216"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln216, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln220 = add nsw i32 %pY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln220, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln222 = add i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln222 = select i1 %icmp_ln191_1, i32 0, i32 %add_ln222

]]></Node>
<StgValue><ssdm name="select_ln222"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:14  %kernel_data_V_3_4_load = load i4* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_4_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:15  %kernel_data_V_3_5_load = load i4* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_5_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:16  %kernel_data_V_3_6_load = load i4* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_6_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:17  %kernel_data_V_3_7_load = load i4* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_7_load"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:18  %kernel_data_V_3_12_load = load i4* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_12_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:19  %kernel_data_V_3_13_load = load i4* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_13_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:20  %kernel_data_V_3_14_load = load i4* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_14_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:21  %kernel_data_V_3_15_load = load i4* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_3_15_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:22  store i4 %DataOut_V_4, i4* @kernel_data_V_3_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:23  store i4 %DataOut_V_5, i4* @kernel_data_V_3_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:24  store i4 %DataOut_V_6, i4* @kernel_data_V_3_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:25  store i4 %DataOut_V, i4* @kernel_data_V_3_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:26  store i4 %tmp_data_0_V_2, i4* @kernel_data_V_3_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:27  store i4 %tmp_data_1_V_2, i4* @kernel_data_V_3_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:28  store i4 %tmp_data_2_V_2, i4* @kernel_data_V_3_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:29  store i4 %tmp_data_3_V_2, i4* @kernel_data_V_3_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:0  %pool_window_0_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_4_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:2  %pool_window_1_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_4, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:4  %pool_window_2_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_12_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:6  %pool_window_3_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_0_V_2, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:8  %icmp_ln1496 = icmp ult i6 %pool_window_0_V, %pool_window_1_V

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:9  %select_ln65 = select i1 %icmp_ln1496, i6 %pool_window_1_V, i6 %pool_window_0_V

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:10  %icmp_ln1496_1 = icmp ult i6 %pool_window_2_V, %pool_window_3_V

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:11  %select_ln65_9 = select i1 %icmp_ln1496_1, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_9"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:12  %select_ln65_2 = select i1 %icmp_ln1496_1, i6 %pool_window_3_V, i6 %pool_window_2_V

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:13  %icmp_ln1496_2 = icmp ult i6 %select_ln65, %select_ln65_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:14  %zext_ln65 = zext i1 %icmp_ln1496 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:15  %select_ln65_11 = select i1 %icmp_ln1496_2, i2 %select_ln65_9, i2 %zext_ln65

]]></Node>
<StgValue><ssdm name="select_ln65_11"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:18  %pool_window_0_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_5_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:20  %pool_window_1_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_5, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_2"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:22  %pool_window_2_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_13_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:24  %pool_window_3_V_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_1_V_2, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_2"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:26  %icmp_ln1496_4 = icmp ult i6 %pool_window_0_V_2, %pool_window_1_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:27  %select_ln65_4 = select i1 %icmp_ln1496_4, i6 %pool_window_1_V_2, i6 %pool_window_0_V_2

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:28  %icmp_ln1496_5 = icmp ult i6 %pool_window_2_V_2, %pool_window_3_V_2

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:29  %select_ln65_13 = select i1 %icmp_ln1496_5, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_13"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:30  %select_ln65_6 = select i1 %icmp_ln1496_5, i6 %pool_window_3_V_2, i6 %pool_window_2_V_2

]]></Node>
<StgValue><ssdm name="select_ln65_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:31  %icmp_ln1496_6 = icmp ult i6 %select_ln65_4, %select_ln65_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:32  %zext_ln65_1 = zext i1 %icmp_ln1496_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:33  %select_ln65_15 = select i1 %icmp_ln1496_6, i2 %select_ln65_13, i2 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_15"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:36  %pool_window_0_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_6_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:38  %pool_window_1_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V_6, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_4"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:40  %pool_window_2_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_14_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:42  %pool_window_3_V_4 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_2_V_2, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_4"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:44  %icmp_ln1496_7 = icmp ult i6 %pool_window_0_V_4, %pool_window_1_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_7"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:45  %select_ln65_8 = select i1 %icmp_ln1496_7, i6 %pool_window_1_V_4, i6 %pool_window_0_V_4

]]></Node>
<StgValue><ssdm name="select_ln65_8"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:46  %icmp_ln1496_8 = icmp ult i6 %pool_window_2_V_4, %pool_window_3_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_8"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:47  %select_ln65_16 = select i1 %icmp_ln1496_8, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_16"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:48  %select_ln65_10 = select i1 %icmp_ln1496_8, i6 %pool_window_3_V_4, i6 %pool_window_2_V_4

]]></Node>
<StgValue><ssdm name="select_ln65_10"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:49  %icmp_ln1496_9 = icmp ult i6 %select_ln65_8, %select_ln65_10

]]></Node>
<StgValue><ssdm name="icmp_ln1496_9"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:50  %zext_ln65_2 = zext i1 %icmp_ln1496_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:51  %select_ln65_17 = select i1 %icmp_ln1496_9, i2 %select_ln65_16, i2 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="select_ln65_17"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:54  %pool_window_0_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_7_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_0_V_6"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:56  %pool_window_1_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %DataOut_V, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_1_V_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:58  %pool_window_2_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %kernel_data_V_3_15_load, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_2_V_6"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:60  %pool_window_3_V_6 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_data_3_V_2, i2 0)

]]></Node>
<StgValue><ssdm name="pool_window_3_V_6"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:62  %icmp_ln1496_3 = icmp ult i6 %pool_window_0_V_6, %pool_window_1_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:63  %select_ln65_12 = select i1 %icmp_ln1496_3, i6 %pool_window_1_V_6, i6 %pool_window_0_V_6

]]></Node>
<StgValue><ssdm name="select_ln65_12"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:64  %icmp_ln1496_10 = icmp ult i6 %pool_window_2_V_6, %pool_window_3_V_6

]]></Node>
<StgValue><ssdm name="icmp_ln1496_10"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:65  %select_ln65_18 = select i1 %icmp_ln1496_10, i2 -1, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln65_18"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader.i.i.0:66  %select_ln65_14 = select i1 %icmp_ln1496_10, i6 %pool_window_3_V_6, i6 %pool_window_2_V_6

]]></Node>
<StgValue><ssdm name="select_ln65_14"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.0:67  %icmp_ln1496_11 = icmp ult i6 %select_ln65_12, %select_ln65_14

]]></Node>
<StgValue><ssdm name="icmp_ln1496_11"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="1">
<![CDATA[
.preheader.i.i.0:68  %zext_ln65_3 = zext i1 %icmp_ln1496_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i.i.0:69  %select_ln65_19 = select i1 %icmp_ln1496_11, i2 %select_ln65_18, i2 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="select_ln65_19"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln227, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln227"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="icmp_ln212" val="1"/>
<literal name="icmp_ln216" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln243"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReadInputWidth_begin:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln245"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:1  %pool_window_0_V_1 = zext i6 %pool_window_0_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:3  %pool_window_1_V_1 = zext i6 %pool_window_1_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:5  %pool_window_2_V_1 = zext i6 %pool_window_2_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:7  %pool_window_3_V_1 = zext i6 %pool_window_3_V to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_1"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:16  %tmp_21 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_1, i12 %pool_window_1_V_1, i12 %pool_window_2_V_1, i12 %pool_window_3_V_1, i2 %select_ln65_11)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:17  %tmp_data_0_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_21, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:19  %pool_window_0_V_3 = zext i6 %pool_window_0_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:21  %pool_window_1_V_3 = zext i6 %pool_window_1_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_3"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:23  %pool_window_2_V_3 = zext i6 %pool_window_2_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:25  %pool_window_3_V_3 = zext i6 %pool_window_3_V_2 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_3"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:34  %tmp_22 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_3, i12 %pool_window_1_V_3, i12 %pool_window_2_V_3, i12 %pool_window_3_V_3, i2 %select_ln65_15)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:35  %tmp_data_1_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_22, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:37  %pool_window_0_V_5 = zext i6 %pool_window_0_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_5"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:39  %pool_window_1_V_5 = zext i6 %pool_window_1_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_5"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:41  %pool_window_2_V_5 = zext i6 %pool_window_2_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_5"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:43  %pool_window_3_V_5 = zext i6 %pool_window_3_V_4 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_5"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:52  %tmp_23 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_5, i12 %pool_window_1_V_5, i12 %pool_window_2_V_5, i12 %pool_window_3_V_5, i2 %select_ln65_17)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:53  %tmp_data_2_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_23, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:55  %pool_window_0_V_7 = zext i6 %pool_window_0_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_0_V_7"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:57  %pool_window_1_V_7 = zext i6 %pool_window_1_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_1_V_7"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:59  %pool_window_2_V_7 = zext i6 %pool_window_2_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_2_V_7"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="6">
<![CDATA[
.preheader.i.i.0:61  %pool_window_3_V_7 = zext i6 %pool_window_3_V_6 to i12

]]></Node>
<StgValue><ssdm name="pool_window_3_V_7"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
.preheader.i.i.0:70  %tmp_24 = call i12 @_ssdm_op_Mux.ap_auto.4i12.i2(i12 %pool_window_0_V_7, i12 %pool_window_1_V_7, i12 %pool_window_2_V_7, i12 %pool_window_3_V_7, i2 %select_ln65_19)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="12" op_2_bw="4">
<![CDATA[
.preheader.i.i.0:71  %tmp_data_3_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %tmp_24, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.i.i.0:72  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln191_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.0:73  br label %._crit_edge66.i.i

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln222, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln224"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str42, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0">
<![CDATA[
pooling2d_buffer_cl<array<ap_ufixed<4, 0, 4, 0, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config9>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln263"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
