// Seed: 2880766926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  ;
  bit ["" : -1] id_10;
  wire id_11;
  wire id_12;
  initial begin : LABEL_0
    id_10 = "";
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2
  );
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_7;
  tri0 id_8 = 1'b0;
endmodule
