// Seed: 4256380848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_7 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    output wor id_5,
    output tri id_6,
    input tri id_7,
    input uwire id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
