// Spec-ref: unit_021_core_1_render_executor.md `899cd15ce77a6291` 2026-02-25
//! Core 1: Render command execution and GPU communication.
//!
//! Dequeues render commands from the inter-core SPSC queue and dispatches
//! them to the GPU driver for execution.

use pico_racer_core::gpu::GpuDriver;
use pico_racer_core::render::commands;
use pico_racer_core::render::RenderCommand;

use crate::queue::CommandConsumer;
use crate::transport::Rp2350Transport;
use pico_racer_core::assets::textures::StaticTextureSource;

/// Number of frames between performance log outputs.
const PERF_LOG_INTERVAL: u32 = 120;

/// Log performance counters at regular intervals.
fn log_perf(frame_count: u32, cmds_this_frame: u32, idle_spins: u32) {
    if frame_count.is_multiple_of(PERF_LOG_INTERVAL) {
        defmt::info!(
            "Core1: frame={}, cmds/frame={}, idle_spins={}",
            frame_count,
            cmds_this_frame,
            idle_spins
        );
    }
}

/// Core 1 entry point. Owns the GPU driver and processes render commands.
pub fn core1_main(
    mut gpu: GpuDriver<Rp2350Transport>,
    mut consumer: CommandConsumer<'static>,
) -> ! {
    // Configure Core 1's own MPU with stack guard regions.
    unsafe { crate::configure_stack_guards() };

    defmt::info!("Core 1 started, entering render loop");

    let textures = StaticTextureSource;
    let mut frame_count: u32 = 0;
    let mut cmds_this_frame: u32 = 0;
    let mut idle_spins: u32 = 0;

    loop {
        if let Some(cmd) = consumer.dequeue() {
            let is_vsync = matches!(cmd, RenderCommand::WaitVsync);

            if let Err(e) = commands::execute(&mut gpu, &cmd, &textures) {
                defmt::warn!("GPU command error: {:?}", defmt::Debug2Format(&e));
            }
            cmds_this_frame += 1;

            // Frame boundary: vsync marks end of frame.
            if is_vsync {
                frame_count += 1;
                log_perf(frame_count, cmds_this_frame, idle_spins);
                cmds_this_frame = 0;
                idle_spins = 0;
            }
        } else {
            idle_spins += 1;
            cortex_m::asm::nop();
        }
    }
}
