{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738255732556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738255732557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 17:48:52 2025 " "Processing started: Thu Jan 30 17:48:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738255732557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738255732557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_spiir -c top_spiir " "Command: quartus_sta top_spiir -c top_spiir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738255732557 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738255732603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738255733003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738255733004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733027 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1738255733367 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_spiir.sdc " "Synopsys Design Constraints File file not found: 'top_spiir.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1738255733439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738255733451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name basic_iir:spi0\|spi:spi\|read_me basic_iir:spi0\|spi:spi\|read_me " "create_clock -period 1.000 -name basic_iir:spi0\|spi:spi\|read_me basic_iir:spi0\|spi:spi\|read_me" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738255733451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name basic_iir:spi0\|state.set_strobe basic_iir:spi0\|state.set_strobe " "create_clock -period 1.000 -name basic_iir:spi0\|state.set_strobe basic_iir:spi0\|state.set_strobe" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738255733451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name basic_iir:spi0\|state.waiting basic_iir:spi0\|state.waiting " "create_clock -period 1.000 -name basic_iir:spi0\|state.waiting basic_iir:spi0\|state.waiting" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1738255733451 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255733451 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1738255733469 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255733469 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738255733470 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1738255733476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738255733699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738255733699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -81.011 " "Worst-case setup slack is -81.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -81.011          -10249.776 FPGA_CLK1_50  " "  -81.011          -10249.776 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.047             -35.731 basic_iir:spi0\|state.set_strobe  " "   -5.047             -35.731 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.580             -68.733 basic_iir:spi0\|spi:spi\|read_me  " "   -4.580             -68.733 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193             -84.199 basic_iir:spi0\|state.waiting  " "   -4.193             -84.199 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.964 " "Worst-case hold slack is -2.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.964             -36.700 FPGA_CLK1_50  " "   -2.964             -36.700 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 basic_iir:spi0\|state.waiting  " "    1.193               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.432               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    2.432               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.715               0.000 basic_iir:spi0\|state.set_strobe  " "    2.715               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255733713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255733715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -4179.321 FPGA_CLK1_50  " "   -2.225           -4179.321 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 basic_iir:spi0\|state.waiting  " "   -0.068              -0.068 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    0.287               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 basic_iir:spi0\|state.set_strobe  " "    0.366               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255733718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255733718 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738255733726 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255733726 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1738255733727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738255733749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738255734473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255734607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738255734627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738255734627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -86.806 " "Worst-case setup slack is -86.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -86.806          -10067.781 FPGA_CLK1_50  " "  -86.806          -10067.781 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.387             -38.275 basic_iir:spi0\|state.set_strobe  " "   -5.387             -38.275 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845             -73.204 basic_iir:spi0\|spi:spi\|read_me  " "   -4.845             -73.204 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.517             -92.266 basic_iir:spi0\|state.waiting  " "   -4.517             -92.266 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255734628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.172 " "Worst-case hold slack is -3.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.172             -39.199 FPGA_CLK1_50  " "   -3.172             -39.199 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 basic_iir:spi0\|state.waiting  " "    1.452               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.625               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    2.625               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.889               0.000 basic_iir:spi0\|state.set_strobe  " "    2.889               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255734636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255734640 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255734641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -4061.575 FPGA_CLK1_50  " "   -2.225           -4061.575 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.054 basic_iir:spi0\|state.waiting  " "   -0.054              -0.054 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    0.282               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 basic_iir:spi0\|state.set_strobe  " "    0.373               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255734644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255734644 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738255734654 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255734654 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1738255734655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738255734747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738255735418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255735595 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738255735606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738255735606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -38.441 " "Worst-case setup slack is -38.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -38.441           -4453.862 FPGA_CLK1_50  " "  -38.441           -4453.862 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.921             -12.417 basic_iir:spi0\|state.set_strobe  " "   -1.921             -12.417 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807             -26.275 basic_iir:spi0\|spi:spi\|read_me  " "   -1.807             -26.275 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508             -25.605 basic_iir:spi0\|state.waiting  " "   -1.508             -25.605 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.437 " "Worst-case hold slack is -1.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -14.381 FPGA_CLK1_50  " "   -1.437             -14.381 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 basic_iir:spi0\|state.waiting  " "    0.341               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.134               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    1.134               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 basic_iir:spi0\|state.set_strobe  " "    1.256               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255735623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255735624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -2826.542 FPGA_CLK1_50  " "   -1.702           -2826.542 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 basic_iir:spi0\|state.waiting  " "    0.012               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    0.265               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 basic_iir:spi0\|state.set_strobe  " "    0.355               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735627 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738255735637 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255735637 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1738255735639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255735793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1738255735801 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738255735801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.155 " "Worst-case setup slack is -35.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.155           -3566.510 FPGA_CLK1_50  " "  -35.155           -3566.510 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.710             -11.246 basic_iir:spi0\|state.set_strobe  " "   -1.710             -11.246 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -25.031 basic_iir:spi0\|spi:spi\|read_me  " "   -1.702             -25.031 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353             -25.856 basic_iir:spi0\|state.waiting  " "   -1.353             -25.856 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.400 " "Worst-case hold slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400             -14.025 FPGA_CLK1_50  " "   -1.400             -14.025 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 basic_iir:spi0\|state.waiting  " "    0.561               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.187               0.000 basic_iir:spi0\|state.set_strobe  " "    1.187               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.191               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    1.191               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255735815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738255735816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702           -3162.683 FPGA_CLK1_50  " "   -1.702           -3162.683 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 basic_iir:spi0\|state.waiting  " "    0.158               0.000 basic_iir:spi0\|state.waiting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 basic_iir:spi0\|spi:spi\|read_me  " "    0.337               0.000 basic_iir:spi0\|spi:spi\|read_me " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 basic_iir:spi0\|state.set_strobe  " "    0.380               0.000 basic_iir:spi0\|state.set_strobe " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738255735820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738255735820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738255735831 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738255735831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738255736569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738255736569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5363 " "Peak virtual memory: 5363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738255736627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 17:48:56 2025 " "Processing ended: Thu Jan 30 17:48:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738255736627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738255736627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738255736627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738255736627 ""}
