
fuck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000971c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  080098bc  080098bc  0000a8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d90  08009d90  0000b0c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d90  08009d90  0000ad90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d98  08009d98  0000b0c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d98  08009d98  0000ad98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d9c  08009d9c  0000ad9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08009da0  0000b000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008498  200000c8  08009e68  0000b0c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008560  08009e68  0000b560  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000193cb  00000000  00000000  0000b0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004131  00000000  00000000  000244c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d8  00000000  00000000  000285f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010bb  00000000  00000000  00029bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a61a  00000000  00000000  0002ac8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f13  00000000  00000000  000452a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b18c  00000000  00000000  0005f1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fa344  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064b0  00000000  00000000  000fa388  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00100838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c8 	.word	0x200000c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080098a4 	.word	0x080098a4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000cc 	.word	0x200000cc
 80001dc:	080098a4 	.word	0x080098a4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b988 	b.w	8000e24 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9d08      	ldr	r5, [sp, #32]
 8000b32:	468e      	mov	lr, r1
 8000b34:	4604      	mov	r4, r0
 8000b36:	4688      	mov	r8, r1
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d14a      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3c:	428a      	cmp	r2, r1
 8000b3e:	4617      	mov	r7, r2
 8000b40:	d962      	bls.n	8000c08 <__udivmoddi4+0xdc>
 8000b42:	fab2 f682 	clz	r6, r2
 8000b46:	b14e      	cbz	r6, 8000b5c <__udivmoddi4+0x30>
 8000b48:	f1c6 0320 	rsb	r3, r6, #32
 8000b4c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b50:	fa20 f303 	lsr.w	r3, r0, r3
 8000b54:	40b7      	lsls	r7, r6
 8000b56:	ea43 0808 	orr.w	r8, r3, r8
 8000b5a:	40b4      	lsls	r4, r6
 8000b5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b60:	fa1f fc87 	uxth.w	ip, r7
 8000b64:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b68:	0c23      	lsrs	r3, r4, #16
 8000b6a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b6e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b72:	fb01 f20c 	mul.w	r2, r1, ip
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x62>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b80:	f080 80ea 	bcs.w	8000d58 <__udivmoddi4+0x22c>
 8000b84:	429a      	cmp	r2, r3
 8000b86:	f240 80e7 	bls.w	8000d58 <__udivmoddi4+0x22c>
 8000b8a:	3902      	subs	r1, #2
 8000b8c:	443b      	add	r3, r7
 8000b8e:	1a9a      	subs	r2, r3, r2
 8000b90:	b2a3      	uxth	r3, r4
 8000b92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b9e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba2:	459c      	cmp	ip, r3
 8000ba4:	d909      	bls.n	8000bba <__udivmoddi4+0x8e>
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bac:	f080 80d6 	bcs.w	8000d5c <__udivmoddi4+0x230>
 8000bb0:	459c      	cmp	ip, r3
 8000bb2:	f240 80d3 	bls.w	8000d5c <__udivmoddi4+0x230>
 8000bb6:	443b      	add	r3, r7
 8000bb8:	3802      	subs	r0, #2
 8000bba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bbe:	eba3 030c 	sub.w	r3, r3, ip
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	b11d      	cbz	r5, 8000bce <__udivmoddi4+0xa2>
 8000bc6:	40f3      	lsrs	r3, r6
 8000bc8:	2200      	movs	r2, #0
 8000bca:	e9c5 3200 	strd	r3, r2, [r5]
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d905      	bls.n	8000be2 <__udivmoddi4+0xb6>
 8000bd6:	b10d      	cbz	r5, 8000bdc <__udivmoddi4+0xb0>
 8000bd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4608      	mov	r0, r1
 8000be0:	e7f5      	b.n	8000bce <__udivmoddi4+0xa2>
 8000be2:	fab3 f183 	clz	r1, r3
 8000be6:	2900      	cmp	r1, #0
 8000be8:	d146      	bne.n	8000c78 <__udivmoddi4+0x14c>
 8000bea:	4573      	cmp	r3, lr
 8000bec:	d302      	bcc.n	8000bf4 <__udivmoddi4+0xc8>
 8000bee:	4282      	cmp	r2, r0
 8000bf0:	f200 8105 	bhi.w	8000dfe <__udivmoddi4+0x2d2>
 8000bf4:	1a84      	subs	r4, r0, r2
 8000bf6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bfa:	2001      	movs	r0, #1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	2d00      	cmp	r5, #0
 8000c00:	d0e5      	beq.n	8000bce <__udivmoddi4+0xa2>
 8000c02:	e9c5 4800 	strd	r4, r8, [r5]
 8000c06:	e7e2      	b.n	8000bce <__udivmoddi4+0xa2>
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f000 8090 	beq.w	8000d2e <__udivmoddi4+0x202>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	f040 80a4 	bne.w	8000d60 <__udivmoddi4+0x234>
 8000c18:	1a8a      	subs	r2, r1, r2
 8000c1a:	0c03      	lsrs	r3, r0, #16
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	b280      	uxth	r0, r0
 8000c22:	b2bc      	uxth	r4, r7
 8000c24:	2101      	movs	r1, #1
 8000c26:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c2a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c32:	fb04 f20c 	mul.w	r2, r4, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d907      	bls.n	8000c4a <__udivmoddi4+0x11e>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c40:	d202      	bcs.n	8000c48 <__udivmoddi4+0x11c>
 8000c42:	429a      	cmp	r2, r3
 8000c44:	f200 80e0 	bhi.w	8000e08 <__udivmoddi4+0x2dc>
 8000c48:	46c4      	mov	ip, r8
 8000c4a:	1a9b      	subs	r3, r3, r2
 8000c4c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c50:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c58:	fb02 f404 	mul.w	r4, r2, r4
 8000c5c:	429c      	cmp	r4, r3
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0x144>
 8000c60:	18fb      	adds	r3, r7, r3
 8000c62:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0x142>
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	f200 80ca 	bhi.w	8000e02 <__udivmoddi4+0x2d6>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	1b1b      	subs	r3, r3, r4
 8000c72:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c76:	e7a5      	b.n	8000bc4 <__udivmoddi4+0x98>
 8000c78:	f1c1 0620 	rsb	r6, r1, #32
 8000c7c:	408b      	lsls	r3, r1
 8000c7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c82:	431f      	orrs	r7, r3
 8000c84:	fa0e f401 	lsl.w	r4, lr, r1
 8000c88:	fa20 f306 	lsr.w	r3, r0, r6
 8000c8c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c90:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c94:	4323      	orrs	r3, r4
 8000c96:	fa00 f801 	lsl.w	r8, r0, r1
 8000c9a:	fa1f fc87 	uxth.w	ip, r7
 8000c9e:	fbbe f0f9 	udiv	r0, lr, r9
 8000ca2:	0c1c      	lsrs	r4, r3, #16
 8000ca4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ca8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cac:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb0:	45a6      	cmp	lr, r4
 8000cb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb6:	d909      	bls.n	8000ccc <__udivmoddi4+0x1a0>
 8000cb8:	193c      	adds	r4, r7, r4
 8000cba:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cbe:	f080 809c 	bcs.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc2:	45a6      	cmp	lr, r4
 8000cc4:	f240 8099 	bls.w	8000dfa <__udivmoddi4+0x2ce>
 8000cc8:	3802      	subs	r0, #2
 8000cca:	443c      	add	r4, r7
 8000ccc:	eba4 040e 	sub.w	r4, r4, lr
 8000cd0:	fa1f fe83 	uxth.w	lr, r3
 8000cd4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cd8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cdc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ce4:	45a4      	cmp	ip, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x1ce>
 8000ce8:	193c      	adds	r4, r7, r4
 8000cea:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cee:	f080 8082 	bcs.w	8000df6 <__udivmoddi4+0x2ca>
 8000cf2:	45a4      	cmp	ip, r4
 8000cf4:	d97f      	bls.n	8000df6 <__udivmoddi4+0x2ca>
 8000cf6:	3b02      	subs	r3, #2
 8000cf8:	443c      	add	r4, r7
 8000cfa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cfe:	eba4 040c 	sub.w	r4, r4, ip
 8000d02:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d06:	4564      	cmp	r4, ip
 8000d08:	4673      	mov	r3, lr
 8000d0a:	46e1      	mov	r9, ip
 8000d0c:	d362      	bcc.n	8000dd4 <__udivmoddi4+0x2a8>
 8000d0e:	d05f      	beq.n	8000dd0 <__udivmoddi4+0x2a4>
 8000d10:	b15d      	cbz	r5, 8000d2a <__udivmoddi4+0x1fe>
 8000d12:	ebb8 0203 	subs.w	r2, r8, r3
 8000d16:	eb64 0409 	sbc.w	r4, r4, r9
 8000d1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d1e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d22:	431e      	orrs	r6, r3
 8000d24:	40cc      	lsrs	r4, r1
 8000d26:	e9c5 6400 	strd	r6, r4, [r5]
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	e74f      	b.n	8000bce <__udivmoddi4+0xa2>
 8000d2e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d32:	0c01      	lsrs	r1, r0, #16
 8000d34:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d38:	b280      	uxth	r0, r0
 8000d3a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4638      	mov	r0, r7
 8000d42:	463c      	mov	r4, r7
 8000d44:	46b8      	mov	r8, r7
 8000d46:	46be      	mov	lr, r7
 8000d48:	2620      	movs	r6, #32
 8000d4a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d4e:	eba2 0208 	sub.w	r2, r2, r8
 8000d52:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d56:	e766      	b.n	8000c26 <__udivmoddi4+0xfa>
 8000d58:	4601      	mov	r1, r0
 8000d5a:	e718      	b.n	8000b8e <__udivmoddi4+0x62>
 8000d5c:	4610      	mov	r0, r2
 8000d5e:	e72c      	b.n	8000bba <__udivmoddi4+0x8e>
 8000d60:	f1c6 0220 	rsb	r2, r6, #32
 8000d64:	fa2e f302 	lsr.w	r3, lr, r2
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b1      	lsls	r1, r6
 8000d6c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d74:	430a      	orrs	r2, r1
 8000d76:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d7a:	b2bc      	uxth	r4, r7
 8000d7c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d80:	0c11      	lsrs	r1, r2, #16
 8000d82:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d86:	fb08 f904 	mul.w	r9, r8, r4
 8000d8a:	40b0      	lsls	r0, r6
 8000d8c:	4589      	cmp	r9, r1
 8000d8e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d92:	b280      	uxth	r0, r0
 8000d94:	d93e      	bls.n	8000e14 <__udivmoddi4+0x2e8>
 8000d96:	1879      	adds	r1, r7, r1
 8000d98:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d9c:	d201      	bcs.n	8000da2 <__udivmoddi4+0x276>
 8000d9e:	4589      	cmp	r9, r1
 8000da0:	d81f      	bhi.n	8000de2 <__udivmoddi4+0x2b6>
 8000da2:	eba1 0109 	sub.w	r1, r1, r9
 8000da6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000daa:	fb09 f804 	mul.w	r8, r9, r4
 8000dae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000db2:	b292      	uxth	r2, r2
 8000db4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000db8:	4542      	cmp	r2, r8
 8000dba:	d229      	bcs.n	8000e10 <__udivmoddi4+0x2e4>
 8000dbc:	18ba      	adds	r2, r7, r2
 8000dbe:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dc2:	d2c4      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc4:	4542      	cmp	r2, r8
 8000dc6:	d2c2      	bcs.n	8000d4e <__udivmoddi4+0x222>
 8000dc8:	f1a9 0102 	sub.w	r1, r9, #2
 8000dcc:	443a      	add	r2, r7
 8000dce:	e7be      	b.n	8000d4e <__udivmoddi4+0x222>
 8000dd0:	45f0      	cmp	r8, lr
 8000dd2:	d29d      	bcs.n	8000d10 <__udivmoddi4+0x1e4>
 8000dd4:	ebbe 0302 	subs.w	r3, lr, r2
 8000dd8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ddc:	3801      	subs	r0, #1
 8000dde:	46e1      	mov	r9, ip
 8000de0:	e796      	b.n	8000d10 <__udivmoddi4+0x1e4>
 8000de2:	eba7 0909 	sub.w	r9, r7, r9
 8000de6:	4449      	add	r1, r9
 8000de8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dec:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df0:	fb09 f804 	mul.w	r8, r9, r4
 8000df4:	e7db      	b.n	8000dae <__udivmoddi4+0x282>
 8000df6:	4673      	mov	r3, lr
 8000df8:	e77f      	b.n	8000cfa <__udivmoddi4+0x1ce>
 8000dfa:	4650      	mov	r0, sl
 8000dfc:	e766      	b.n	8000ccc <__udivmoddi4+0x1a0>
 8000dfe:	4608      	mov	r0, r1
 8000e00:	e6fd      	b.n	8000bfe <__udivmoddi4+0xd2>
 8000e02:	443b      	add	r3, r7
 8000e04:	3a02      	subs	r2, #2
 8000e06:	e733      	b.n	8000c70 <__udivmoddi4+0x144>
 8000e08:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e0c:	443b      	add	r3, r7
 8000e0e:	e71c      	b.n	8000c4a <__udivmoddi4+0x11e>
 8000e10:	4649      	mov	r1, r9
 8000e12:	e79c      	b.n	8000d4e <__udivmoddi4+0x222>
 8000e14:	eba1 0109 	sub.w	r1, r1, r9
 8000e18:	46c4      	mov	ip, r8
 8000e1a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1e:	fb09 f804 	mul.w	r8, r9, r4
 8000e22:	e7c4      	b.n	8000dae <__udivmoddi4+0x282>

08000e24 <__aeabi_idiv0>:
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop

08000e28 <biquad_reset>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

void biquad_reset(Biquad *q)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
    if (!q) return;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d010      	beq.n	8000e58 <biquad_reset+0x30>
    q->x1 = q->x2 = 0.0f;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	619a      	str	r2, [r3, #24]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	699a      	ldr	r2, [r3, #24]
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	615a      	str	r2, [r3, #20]
    q->y1 = q->y2 = 0.0f;
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	f04f 0200 	mov.w	r2, #0
 8000e4c:	621a      	str	r2, [r3, #32]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6a1a      	ldr	r2, [r3, #32]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	61da      	str	r2, [r3, #28]
 8000e56:	e000      	b.n	8000e5a <biquad_reset+0x32>
    if (!q) return;
 8000e58:	bf00      	nop
}
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <biquad_set_lpf>:

void biquad_set_lpf(Biquad *q, float Fs, float Fc, float Q)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b090      	sub	sp, #64	@ 0x40
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	60f8      	str	r0, [r7, #12]
 8000e6c:	ed87 0a02 	vstr	s0, [r7, #8]
 8000e70:	edc7 0a01 	vstr	s1, [r7, #4]
 8000e74:	ed87 1a00 	vstr	s2, [r7]
    if (!q) return;
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 80c5 	beq.w	800100a <biquad_set_lpf+0x1a6>

    // safety clamp
    if (Fs <= 0.0f) Fs = 48000.0f;
 8000e80:	edd7 7a02 	vldr	s15, [r7, #8]
 8000e84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e8c:	d801      	bhi.n	8000e92 <biquad_set_lpf+0x2e>
 8000e8e:	4b61      	ldr	r3, [pc, #388]	@ (8001014 <biquad_set_lpf+0x1b0>)
 8000e90:	60bb      	str	r3, [r7, #8]
    if (Fc < 1.0f) Fc = 1.0f;
 8000e92:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	d502      	bpl.n	8000eaa <biquad_set_lpf+0x46>
 8000ea4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000ea8:	607b      	str	r3, [r7, #4]
    float nyq = Fs * 0.5f;
 8000eaa:	edd7 7a02 	vldr	s15, [r7, #8]
 8000eae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000eb6:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if (Fc > nyq * 0.45f) Fc = nyq * 0.45f;
 8000eba:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000ebe:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001018 <biquad_set_lpf+0x1b4>
 8000ec2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ec6:	ed97 7a01 	vldr	s14, [r7, #4]
 8000eca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed2:	dd07      	ble.n	8000ee4 <biquad_set_lpf+0x80>
 8000ed4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000ed8:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001018 <biquad_set_lpf+0x1b4>
 8000edc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ee0:	edc7 7a01 	vstr	s15, [r7, #4]
    if (Q < 0.1f) Q = 0.1f;
 8000ee4:	edd7 7a00 	vldr	s15, [r7]
 8000ee8:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800101c <biquad_set_lpf+0x1b8>
 8000eec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef4:	d501      	bpl.n	8000efa <biquad_set_lpf+0x96>
 8000ef6:	4b4a      	ldr	r3, [pc, #296]	@ (8001020 <biquad_set_lpf+0x1bc>)
 8000ef8:	603b      	str	r3, [r7, #0]

    float w0   = 2.0f * (float)M_PI * Fc / Fs;
 8000efa:	edd7 7a01 	vldr	s15, [r7, #4]
 8000efe:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001024 <biquad_set_lpf+0x1c0>
 8000f02:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000f06:	ed97 7a02 	vldr	s14, [r7, #8]
 8000f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f0e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float cos0 = cosf(w0);
 8000f12:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8000f16:	f007 ff51 	bl	8008dbc <cosf>
 8000f1a:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin0 = sinf(w0);
 8000f1e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8000f22:	f007 ff8f 	bl	8008e44 <sinf>
 8000f26:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float alpha = sin0 / (2.0f * Q);
 8000f2a:	edd7 7a00 	vldr	s15, [r7]
 8000f2e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000f32:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8000f36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f3a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // RBJ low-pass (unnormalized)
    float b0 = (1.0f - cos0) * 0.5f;
 8000f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f42:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f52:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 =  1.0f - cos0;
 8000f56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f5a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f62:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cos0) * 0.5f;
 8000f66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f6a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f7a:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8000f7e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f86:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f8a:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cos0;
 8000f8e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f92:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8000f96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f9a:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8000f9e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fa2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000fa6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000faa:	edc7 7a05 	vstr	s15, [r7, #20]

    // normalize so that a0 == 1
    q->b0 = b0 / a0;
 8000fae:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8000fb2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	edc3 7a00 	vstr	s15, [r3]
    q->b1 = b1 / a0;
 8000fc0:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8000fc4:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	edc3 7a01 	vstr	s15, [r3, #4]
    q->b2 = b2 / a0;
 8000fd2:	edd7 6a08 	vldr	s13, [r7, #32]
 8000fd6:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	edc3 7a02 	vstr	s15, [r3, #8]
    q->a1 = a1 / a0;
 8000fe4:	edd7 6a06 	vldr	s13, [r7, #24]
 8000fe8:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	edc3 7a03 	vstr	s15, [r3, #12]
    q->a2 = a2 / a0;
 8000ff6:	edd7 6a05 	vldr	s13, [r7, #20]
 8000ffa:	ed97 7a07 	vldr	s14, [r7, #28]
 8000ffe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	edc3 7a04 	vstr	s15, [r3, #16]
 8001008:	e000      	b.n	800100c <biquad_set_lpf+0x1a8>
    if (!q) return;
 800100a:	bf00      	nop
}
 800100c:	3740      	adds	r7, #64	@ 0x40
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	473b8000 	.word	0x473b8000
 8001018:	3ee66666 	.word	0x3ee66666
 800101c:	3dcccccd 	.word	0x3dcccccd
 8001020:	3dcccccd 	.word	0x3dcccccd
 8001024:	40c90fdb 	.word	0x40c90fdb

08001028 <biquad_process>:

float biquad_process(Biquad *q, float x)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	ed87 0a00 	vstr	s0, [r7]
    // Direct Form I
    float y = q->b0 * x
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	ed93 7a00 	vldr	s14, [r3]
 800103a:	edd7 7a00 	vldr	s15, [r7]
 800103e:	ee27 7a27 	vmul.f32	s14, s14, s15
            + q->b1 * q->x1
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	edd3 6a01 	vldr	s13, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	edd3 7a05 	vldr	s15, [r3, #20]
 800104e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001052:	ee37 7a27 	vadd.f32	s14, s14, s15
            + q->b2 * q->x2
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	edd3 6a02 	vldr	s13, [r3, #8]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001062:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001066:	ee37 7a27 	vadd.f32	s14, s14, s15
            - q->a1 * q->y1
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	edd3 7a07 	vldr	s15, [r3, #28]
 8001076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800107a:	ee37 7a67 	vsub.f32	s14, s14, s15
            - q->a2 * q->y2;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	edd3 6a04 	vldr	s13, [r3, #16]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	edd3 7a08 	vldr	s15, [r3, #32]
 800108a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float y = q->b0 * x
 800108e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001092:	edc7 7a03 	vstr	s15, [r7, #12]

    q->x2 = q->x1;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	695a      	ldr	r2, [r3, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	619a      	str	r2, [r3, #24]
    q->x1 = x;
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	615a      	str	r2, [r3, #20]
    q->y2 = q->y1;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69da      	ldr	r2, [r3, #28]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	621a      	str	r2, [r3, #32]
    q->y1 = y;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	61da      	str	r2, [r3, #28]

    return y;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	ee07 3a90 	vmov	s15, r3
}
 80010b8:	eeb0 0a67 	vmov.f32	s0, s15
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <ev_name>:
typedef struct {
	InputEventType type;
	uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t) {
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d101      	bne.n	80010dc <ev_name+0x14>
 80010d8:	4b04      	ldr	r3, [pc, #16]	@ (80010ec <ev_name+0x24>)
 80010da:	e000      	b.n	80010de <ev_name+0x16>
 80010dc:	4b04      	ldr	r3, [pc, #16]	@ (80010f0 <ev_name+0x28>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	080098bc 	.word	0x080098bc
 80010f0:	080098c4 	.word	0x080098c4

080010f4 <matrix_scan_raw>:

static uint16_t matrix_scan_raw(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
	uint16_t mask = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	83fb      	strh	r3, [r7, #30]

	/*   HIGH */
	for (int c = 0; c < 4; c++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	e00e      	b.n	8001122 <matrix_scan_raw+0x2e>
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001104:	4a34      	ldr	r2, [pc, #208]	@ (80011d8 <matrix_scan_raw+0xe4>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800110c:	4a33      	ldr	r2, [pc, #204]	@ (80011dc <matrix_scan_raw+0xe8>)
 800110e:	69bb      	ldr	r3, [r7, #24]
 8001110:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f001 ff06 	bl	8002f28 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	3301      	adds	r3, #1
 8001120:	61bb      	str	r3, [r7, #24]
 8001122:	69bb      	ldr	r3, [r7, #24]
 8001124:	2b03      	cmp	r3, #3
 8001126:	dded      	ble.n	8001104 <matrix_scan_raw+0x10>
	}

	for (int c = 0; c < 4; c++) {
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	e04b      	b.n	80011c6 <matrix_scan_raw+0xd2>
		/*   LOW */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 800112e:	4a2a      	ldr	r2, [pc, #168]	@ (80011d8 <matrix_scan_raw+0xe4>)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001136:	4a29      	ldr	r2, [pc, #164]	@ (80011dc <matrix_scan_raw+0xe8>)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800113e:	2200      	movs	r2, #0
 8001140:	4619      	mov	r1, r3
 8001142:	f001 fef1 	bl	8002f28 <HAL_GPIO_WritePin>

		/*   settle (RTOS   NOP ) */
		for (volatile int i = 0; i < 200; i++) {
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	e003      	b.n	8001154 <matrix_scan_raw+0x60>
			__NOP();
 800114c:	bf00      	nop
		for (volatile int i = 0; i < 200; i++) {
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	3301      	adds	r3, #1
 8001152:	607b      	str	r3, [r7, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2bc7      	cmp	r3, #199	@ 0xc7
 8001158:	ddf8      	ble.n	800114c <matrix_scan_raw+0x58>
		}

		/*  :  LOW (Row input pull-up ) */
		for (int r = 0; r < 4; r++) {
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
 800115e:	e020      	b.n	80011a2 <matrix_scan_raw+0xae>
			GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8001160:	4a1f      	ldr	r2, [pc, #124]	@ (80011e0 <matrix_scan_raw+0xec>)
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001168:	491e      	ldr	r1, [pc, #120]	@ (80011e4 <matrix_scan_raw+0xf0>)
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001170:	4619      	mov	r1, r3
 8001172:	4610      	mov	r0, r2
 8001174:	f001 fec0 	bl	8002ef8 <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	73fb      	strb	r3, [r7, #15]
			if (s == GPIO_PIN_RESET) {
 800117c:	7bfb      	ldrb	r3, [r7, #15]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d10c      	bne.n	800119c <matrix_scan_raw+0xa8>
				int idx = r * 4 + c;
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	697a      	ldr	r2, [r7, #20]
 8001188:	4413      	add	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
				mask |= (uint16_t) (1u << idx);
 800118c:	2201      	movs	r2, #1
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	b29a      	uxth	r2, r3
 8001196:	8bfb      	ldrh	r3, [r7, #30]
 8001198:	4313      	orrs	r3, r2
 800119a:	83fb      	strh	r3, [r7, #30]
		for (int r = 0; r < 4; r++) {
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	3301      	adds	r3, #1
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	693b      	ldr	r3, [r7, #16]
 80011a4:	2b03      	cmp	r3, #3
 80011a6:	dddb      	ble.n	8001160 <matrix_scan_raw+0x6c>
			}
		}

		/*   HIGH */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 80011a8:	4a0b      	ldr	r2, [pc, #44]	@ (80011d8 <matrix_scan_raw+0xe4>)
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80011b0:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <matrix_scan_raw+0xe8>)
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	f001 feb4 	bl	8002f28 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	3301      	adds	r3, #1
 80011c4:	617b      	str	r3, [r7, #20]
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	2b03      	cmp	r3, #3
 80011ca:	ddb0      	ble.n	800112e <matrix_scan_raw+0x3a>
	}

	return mask;
 80011cc:	8bfb      	ldrh	r3, [r7, #30]
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3720      	adds	r7, #32
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	08009918 	.word	0x08009918
 80011dc:	08009928 	.word	0x08009928
 80011e0:	08009930 	.word	0x08009930
 80011e4:	08009940 	.word	0x08009940

080011e8 <debounce_update>:
static uint8_t integ[16] = { 0 };
static uint16_t stable_mask = 0;   //    

/* raw -> stable , " (0->1)" events_mask  */
static void debounce_update(uint16_t raw, uint16_t *down_edges,
		uint16_t *up_edges) {
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	@ 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
 80011f4:	81fb      	strh	r3, [r7, #14]
	uint16_t down = 0, up = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	83fb      	strh	r3, [r7, #30]
 80011fa:	2300      	movs	r3, #0
 80011fc:	83bb      	strh	r3, [r7, #28]

	for (int i = 0; i < 16; i++) {
 80011fe:	2300      	movs	r3, #0
 8001200:	61bb      	str	r3, [r7, #24]
 8001202:	e074      	b.n	80012ee <debounce_update+0x106>
		uint8_t raw_pressed = (raw >> i) & 1u;
 8001204:	89fa      	ldrh	r2, [r7, #14]
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	fa42 f303 	asr.w	r3, r2, r3
 800120c:	b2db      	uxtb	r3, r3
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	75fb      	strb	r3, [r7, #23]
		uint8_t st_pressed = (stable_mask >> i) & 1u;
 8001214:	4b3d      	ldr	r3, [pc, #244]	@ (800130c <debounce_update+0x124>)
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	fa42 f303 	asr.w	r3, r2, r3
 8001220:	b2db      	uxtb	r3, r3
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	75bb      	strb	r3, [r7, #22]

		if (raw_pressed) {
 8001228:	7dfb      	ldrb	r3, [r7, #23]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d011      	beq.n	8001252 <debounce_update+0x6a>
			if (integ[i] < DEB_MAX)
 800122e:	4a38      	ldr	r2, [pc, #224]	@ (8001310 <debounce_update+0x128>)
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	4413      	add	r3, r2
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	2b02      	cmp	r3, #2
 8001238:	d81c      	bhi.n	8001274 <debounce_update+0x8c>
				integ[i]++;
 800123a:	4a35      	ldr	r2, [pc, #212]	@ (8001310 <debounce_update+0x128>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	4413      	add	r3, r2
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	3301      	adds	r3, #1
 8001244:	b2d9      	uxtb	r1, r3
 8001246:	4a32      	ldr	r2, [pc, #200]	@ (8001310 <debounce_update+0x128>)
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	4413      	add	r3, r2
 800124c:	460a      	mov	r2, r1
 800124e:	701a      	strb	r2, [r3, #0]
 8001250:	e010      	b.n	8001274 <debounce_update+0x8c>
		} else {
			if (integ[i] > 0)
 8001252:	4a2f      	ldr	r2, [pc, #188]	@ (8001310 <debounce_update+0x128>)
 8001254:	69bb      	ldr	r3, [r7, #24]
 8001256:	4413      	add	r3, r2
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d00a      	beq.n	8001274 <debounce_update+0x8c>
				integ[i]--;
 800125e:	4a2c      	ldr	r2, [pc, #176]	@ (8001310 <debounce_update+0x128>)
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	4413      	add	r3, r2
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	3b01      	subs	r3, #1
 8001268:	b2d9      	uxtb	r1, r3
 800126a:	4a29      	ldr	r2, [pc, #164]	@ (8001310 <debounce_update+0x128>)
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	4413      	add	r3, r2
 8001270:	460a      	mov	r2, r1
 8001272:	701a      	strb	r2, [r3, #0]
		}

		if (!st_pressed && integ[i] == DEB_MAX) {
 8001274:	7dbb      	ldrb	r3, [r7, #22]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d118      	bne.n	80012ac <debounce_update+0xc4>
 800127a:	4a25      	ldr	r2, [pc, #148]	@ (8001310 <debounce_update+0x128>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	4413      	add	r3, r2
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b03      	cmp	r3, #3
 8001284:	d112      	bne.n	80012ac <debounce_update+0xc4>
			stable_mask |= (uint16_t) (1u << i);
 8001286:	2201      	movs	r2, #1
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	b29a      	uxth	r2, r3
 8001290:	4b1e      	ldr	r3, [pc, #120]	@ (800130c <debounce_update+0x124>)
 8001292:	881b      	ldrh	r3, [r3, #0]
 8001294:	4313      	orrs	r3, r2
 8001296:	b29a      	uxth	r2, r3
 8001298:	4b1c      	ldr	r3, [pc, #112]	@ (800130c <debounce_update+0x124>)
 800129a:	801a      	strh	r2, [r3, #0]
			down |= (uint16_t) (1u << i);  // pressed edge
 800129c:	2201      	movs	r2, #1
 800129e:	69bb      	ldr	r3, [r7, #24]
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	8bfb      	ldrh	r3, [r7, #30]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	83fb      	strh	r3, [r7, #30]
		}
		if (st_pressed && integ[i] == 0) {
 80012ac:	7dbb      	ldrb	r3, [r7, #22]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d01a      	beq.n	80012e8 <debounce_update+0x100>
 80012b2:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <debounce_update+0x128>)
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	4413      	add	r3, r2
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d114      	bne.n	80012e8 <debounce_update+0x100>
			stable_mask &= (uint16_t) ~(1u << i); // release (  release    )
 80012be:	2201      	movs	r2, #1
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	b29b      	uxth	r3, r3
 80012c8:	43db      	mvns	r3, r3
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	4b0f      	ldr	r3, [pc, #60]	@ (800130c <debounce_update+0x124>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	4013      	ands	r3, r2
 80012d2:	b29a      	uxth	r2, r3
 80012d4:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <debounce_update+0x124>)
 80012d6:	801a      	strh	r2, [r3, #0]
			up |= (uint16_t) (1u << i);
 80012d8:	2201      	movs	r2, #1
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	8bbb      	ldrh	r3, [r7, #28]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	83bb      	strh	r3, [r7, #28]
	for (int i = 0; i < 16; i++) {
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	3301      	adds	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	dd87      	ble.n	8001204 <debounce_update+0x1c>
		}
	}

	*down_edges = down;
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	8bfa      	ldrh	r2, [r7, #30]
 80012f8:	801a      	strh	r2, [r3, #0]
	*up_edges = up;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	8bba      	ldrh	r2, [r7, #28]
 80012fe:	801a      	strh	r2, [r3, #0]
}
 8001300:	bf00      	nop
 8001302:	3724      	adds	r7, #36	@ 0x24
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	200000f8 	.word	0x200000f8
 8001310:	200000e8 	.word	0x200000e8

08001314 <print_event>:

/* ====== tasks ====== */

static void print_event(const InputEvent *e) {
 8001314:	b590      	push	{r4, r7, lr}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	//    1~16  key+1
	if (printfMutex)
 800131c:	4b31      	ldr	r3, [pc, #196]	@ (80013e4 <print_event+0xd0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <print_event+0x1e>
		xSemaphoreTake(printfMutex, portMAX_DELAY);
 8001324:	4b2f      	ldr	r3, [pc, #188]	@ (80013e4 <print_event+0xd0>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f04f 31ff 	mov.w	r1, #4294967295
 800132c:	4618      	mov	r0, r3
 800132e:	f004 f9e7 	bl	8005700 <xQueueSemaphoreTake>

	if (e->key == 7) {
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	785b      	ldrb	r3, [r3, #1]
 8001336:	2b07      	cmp	r3, #7
 8001338:	d103      	bne.n	8001342 <print_event+0x2e>
		current_lut = saw_lut;
 800133a:	4b2b      	ldr	r3, [pc, #172]	@ (80013e8 <print_event+0xd4>)
 800133c:	4a2b      	ldr	r2, [pc, #172]	@ (80013ec <print_event+0xd8>)
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	e00e      	b.n	8001360 <print_event+0x4c>
	} else if (e->key == 8) {
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	785b      	ldrb	r3, [r3, #1]
 8001346:	2b08      	cmp	r3, #8
 8001348:	d103      	bne.n	8001352 <print_event+0x3e>
		current_lut = square_lut;
 800134a:	4b27      	ldr	r3, [pc, #156]	@ (80013e8 <print_event+0xd4>)
 800134c:	4a28      	ldr	r2, [pc, #160]	@ (80013f0 <print_event+0xdc>)
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	e006      	b.n	8001360 <print_event+0x4c>
	} else if (e->key == 9) {
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	785b      	ldrb	r3, [r3, #1]
 8001356:	2b09      	cmp	r3, #9
 8001358:	d102      	bne.n	8001360 <print_event+0x4c>
		current_lut = sine_lut;
 800135a:	4b23      	ldr	r3, [pc, #140]	@ (80013e8 <print_event+0xd4>)
 800135c:	4a25      	ldr	r2, [pc, #148]	@ (80013f4 <print_event+0xe0>)
 800135e:	601a      	str	r2, [r3, #0]
	}

	if (e->type == EV_KEY_DOWN && e->key < 7) {
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d114      	bne.n	8001392 <print_event+0x7e>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	785b      	ldrb	r3, [r3, #1]
 800136c:	2b06      	cmp	r3, #6
 800136e:	d810      	bhi.n	8001392 <print_event+0x7e>
		target_freq = freq_list[e->key];
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	785b      	ldrb	r3, [r3, #1]
 8001374:	4a20      	ldr	r2, [pc, #128]	@ (80013f8 <print_event+0xe4>)
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4413      	add	r3, r2
 800137a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f7ff fb6b 	bl	8000a5c <__aeabi_d2f>
 8001386:	4603      	mov	r3, r0
 8001388:	4a1c      	ldr	r2, [pc, #112]	@ (80013fc <print_event+0xe8>)
 800138a:	6013      	str	r3, [r2, #0]
		NoteOn();
 800138c:	f000 fa88 	bl	80018a0 <NoteOn>
 8001390:	e009      	b.n	80013a6 <print_event+0x92>
	} else if (e->type == EV_KEY_UP && e->key < 7) {
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b01      	cmp	r3, #1
 8001398:	d105      	bne.n	80013a6 <print_event+0x92>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	785b      	ldrb	r3, [r3, #1]
 800139e:	2b06      	cmp	r3, #6
 80013a0:	d801      	bhi.n	80013a6 <print_event+0x92>
		NoteOff();
 80013a2:	f000 fa9b 	bl	80018dc <NoteOff>
	}
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	785b      	ldrb	r3, [r3, #1]
 80013aa:	3301      	adds	r3, #1
 80013ac:	461c      	mov	r4, r3
			ev_name(e->type));
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	781b      	ldrb	r3, [r3, #0]
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fe88 	bl	80010c8 <ev_name>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4621      	mov	r1, r4
 80013be:	4810      	ldr	r0, [pc, #64]	@ (8001400 <print_event+0xec>)
 80013c0:	f006 fe24 	bl	800800c <iprintf>
	if (printfMutex)
 80013c4:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <print_event+0xd0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d006      	beq.n	80013da <print_event+0xc6>
		xSemaphoreGive(printfMutex);
 80013cc:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <print_event+0xd0>)
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	2300      	movs	r3, #0
 80013d2:	2200      	movs	r2, #0
 80013d4:	2100      	movs	r1, #0
 80013d6:	f003 ff11 	bl	80051fc <xQueueGenericSend>
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200000e4 	.word	0x200000e4
 80013e8:	20000038 	.word	0x20000038
 80013ec:	200029a8 	.word	0x200029a8
 80013f0:	200031a8 	.word	0x200031a8
 80013f4:	200021a8 	.word	0x200021a8
 80013f8:	20000000 	.word	0x20000000
 80013fc:	2000003c 	.word	0x2000003c
 8001400:	080098c8 	.word	0x080098c8

08001404 <KeyScanTask>:

static void KeyScanTask(void *arg) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b08a      	sub	sp, #40	@ 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	(void) arg;
	const TickType_t period = pdMS_TO_TICKS(5);
 800140c:	2305      	movs	r3, #5
 800140e:	627b      	str	r3, [r7, #36]	@ 0x24

	for (;;) {
		uint16_t raw = matrix_scan_raw();
 8001410:	f7ff fe70 	bl	80010f4 <matrix_scan_raw>
 8001414:	4603      	mov	r3, r0
 8001416:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t downs = 0, ups = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	82fb      	strh	r3, [r7, #22]
 800141c:	2300      	movs	r3, #0
 800141e:	82bb      	strh	r3, [r7, #20]
		debounce_update(raw, &downs, &ups);
 8001420:	f107 0214 	add.w	r2, r7, #20
 8001424:	f107 0116 	add.w	r1, r7, #22
 8001428:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fedc 	bl	80011e8 <debounce_update>

		// DOWN  
		while (downs) {
 8001430:	e016      	b.n	8001460 <KeyScanTask+0x5c>
			int idx = __builtin_ctz(downs);
 8001432:	8afb      	ldrh	r3, [r7, #22]
 8001434:	fa93 f3a3 	rbit	r3, r3
 8001438:	fab3 f383 	clz	r3, r3
 800143c:	61bb      	str	r3, [r7, #24]
			downs &= (uint16_t) (downs - 1);
 800143e:	8afb      	ldrh	r3, [r7, #22]
 8001440:	3b01      	subs	r3, #1
 8001442:	b29a      	uxth	r2, r3
 8001444:	8afb      	ldrh	r3, [r7, #22]
 8001446:	4013      	ands	r3, r2
 8001448:	b29b      	uxth	r3, r3
 800144a:	82fb      	strh	r3, [r7, #22]

			InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t) idx };
 800144c:	2300      	movs	r3, #0
 800144e:	743b      	strb	r3, [r7, #16]
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	747b      	strb	r3, [r7, #17]
			print_event(&e);
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	4618      	mov	r0, r3
 800145c:	f7ff ff5a 	bl	8001314 <print_event>
		while (downs) {
 8001460:	8afb      	ldrh	r3, [r7, #22]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d1e5      	bne.n	8001432 <KeyScanTask+0x2e>
		}

		// UP  
		while (ups) {
 8001466:	e016      	b.n	8001496 <KeyScanTask+0x92>
			int idx = __builtin_ctz(ups);
 8001468:	8abb      	ldrh	r3, [r7, #20]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	fab3 f383 	clz	r3, r3
 8001472:	61fb      	str	r3, [r7, #28]
			ups &= (uint16_t) (ups - 1);
 8001474:	8abb      	ldrh	r3, [r7, #20]
 8001476:	3b01      	subs	r3, #1
 8001478:	b29a      	uxth	r2, r3
 800147a:	8abb      	ldrh	r3, [r7, #20]
 800147c:	4013      	ands	r3, r2
 800147e:	b29b      	uxth	r3, r3
 8001480:	82bb      	strh	r3, [r7, #20]

			InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t) idx };
 8001482:	2301      	movs	r3, #1
 8001484:	733b      	strb	r3, [r7, #12]
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	737b      	strb	r3, [r7, #13]
			print_event(&e);
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff3f 	bl	8001314 <print_event>
		while (ups) {
 8001496:	8abb      	ldrh	r3, [r7, #20]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1e5      	bne.n	8001468 <KeyScanTask+0x64>
		}

		vTaskDelay(period);
 800149c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800149e:	f004 fd83 	bl	8005fa8 <vTaskDelay>
	for (;;) {
 80014a2:	e7b5      	b.n	8001410 <KeyScanTask+0xc>

080014a4 <KeypadTasks_Init>:
	}
}

/* ====== init: StartDefaultTask    ====== */
void KeypadTasks_Init(void) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af02      	add	r7, sp, #8
	if (printfMutex == NULL) {
 80014aa:	4b20      	ldr	r3, [pc, #128]	@ (800152c <KeypadTasks_Init+0x88>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d105      	bne.n	80014be <KeypadTasks_Init+0x1a>
		printfMutex = xSemaphoreCreateMutex();
 80014b2:	2001      	movs	r0, #1
 80014b4:	f003 fe89 	bl	80051ca <xQueueCreateMutex>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a1c      	ldr	r2, [pc, #112]	@ (800152c <KeypadTasks_Init+0x88>)
 80014bc:	6013      	str	r3, [r2, #0]
	}
	static uint8_t started = 0;
	if (started)
 80014be:	4b1c      	ldr	r3, [pc, #112]	@ (8001530 <KeypadTasks_Init+0x8c>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d12e      	bne.n	8001524 <KeypadTasks_Init+0x80>
		return;
	started = 1;
 80014c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <KeypadTasks_Init+0x8c>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	701a      	strb	r2, [r3, #0]

	stable_mask = 0;
 80014cc:	4b19      	ldr	r3, [pc, #100]	@ (8001534 <KeypadTasks_Init+0x90>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	e007      	b.n	80014e8 <KeypadTasks_Init+0x44>
		integ[i] = 0;
 80014d8:	4a17      	ldr	r2, [pc, #92]	@ (8001538 <KeypadTasks_Init+0x94>)
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	4413      	add	r3, r2
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	3301      	adds	r3, #1
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2b0f      	cmp	r3, #15
 80014ec:	ddf4      	ble.n	80014d8 <KeypadTasks_Init+0x34>

	BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan", 256,
 80014ee:	2300      	movs	r3, #0
 80014f0:	9301      	str	r3, [sp, #4]
 80014f2:	2302      	movs	r3, #2
 80014f4:	9300      	str	r3, [sp, #0]
 80014f6:	2300      	movs	r3, #0
 80014f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014fc:	490f      	ldr	r1, [pc, #60]	@ (800153c <KeypadTasks_Init+0x98>)
 80014fe:	4810      	ldr	r0, [pc, #64]	@ (8001540 <KeypadTasks_Init+0x9c>)
 8001500:	f004 fbf4 	bl	8005cec <xTaskCreate>
 8001504:	60b8      	str	r0, [r7, #8]
	NULL,
	tskIDLE_PRIORITY + 2,
	NULL);
	configASSERT(ok == pdPASS);
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d00c      	beq.n	8001526 <KeypadTasks_Init+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800150c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001510:	f383 8811 	msr	BASEPRI, r3
 8001514:	f3bf 8f6f 	isb	sy
 8001518:	f3bf 8f4f 	dsb	sy
 800151c:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800151e:	bf00      	nop
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <KeypadTasks_Init+0x7c>
		return;
 8001524:	bf00      	nop
}
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200000e4 	.word	0x200000e4
 8001530:	200000fa 	.word	0x200000fa
 8001534:	200000f8 	.word	0x200000f8
 8001538:	200000e8 	.word	0x200000e8
 800153c:	080098e0 	.word	0x080098e0
 8001540:	08001405 	.word	0x08001405

08001544 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800154c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001550:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b00      	cmp	r3, #0
 800155a:	d013      	beq.n	8001584 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800155c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001560:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001564:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00b      	beq.n	8001584 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800156c:	e000      	b.n	8001570 <ITM_SendChar+0x2c>
    {
      __NOP();
 800156e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001570:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d0f9      	beq.n	800156e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800157a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800157e:	687a      	ldr	r2, [r7, #4]
 8001580:	b2d2      	uxtb	r2, r2
 8001582:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001584:	687b      	ldr	r3, [r7, #4]
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <_write>:
static void MX_DMA_Init(void);
static void MX_I2S1_Init(void);
void StartDefaultTask(void *argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e009      	b.n	80015b8 <_write+0x26>
		ITM_SendChar(*ptr++);
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	60ba      	str	r2, [r7, #8]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ffc9 	bl	8001544 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	dbf1      	blt.n	80015a4 <_write+0x12>
	}
	return len;
 80015c0:	687b      	ldr	r3, [r7, #4]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
	...

080015cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015d0:	f000 fe7a 	bl	80022c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015d4:	f000 f81e 	bl	8001614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015d8:	f000 f8d2 	bl	8001780 <MX_GPIO_Init>
  MX_DMA_Init();
 80015dc:	f000 f8b0 	bl	8001740 <MX_DMA_Init>
  MX_I2S1_Init();
 80015e0:	f000 f880 	bl	80016e4 <MX_I2S1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80015e4:	f003 face 	bl	8004b84 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80015e8:	4a07      	ldr	r2, [pc, #28]	@ (8001608 <main+0x3c>)
 80015ea:	2100      	movs	r1, #0
 80015ec:	4807      	ldr	r0, [pc, #28]	@ (800160c <main+0x40>)
 80015ee:	f003 fb13 	bl	8004c18 <osThreadNew>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a06      	ldr	r2, [pc, #24]	@ (8001610 <main+0x44>)
 80015f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	InitTasks();
 80015f8:	f000 fc0a 	bl	8001e10 <InitTasks>
	KeypadTasks_Init();
 80015fc:	f7ff ff52 	bl	80014a4 <KeypadTasks_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001600:	f003 fae4 	bl	8004bcc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001604:	bf00      	nop
 8001606:	e7fd      	b.n	8001604 <main+0x38>
 8001608:	08009948 	.word	0x08009948
 800160c:	08001861 	.word	0x08001861
 8001610:	200001a4 	.word	0x200001a4

08001614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b094      	sub	sp, #80	@ 0x50
 8001618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161a:	f107 0320 	add.w	r3, r7, #32
 800161e:	2230      	movs	r2, #48	@ 0x30
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f006 fd47 	bl	80080b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001628:	f107 030c 	add.w	r3, r7, #12
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	4b27      	ldr	r3, [pc, #156]	@ (80016dc <SystemClock_Config+0xc8>)
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	4a26      	ldr	r2, [pc, #152]	@ (80016dc <SystemClock_Config+0xc8>)
 8001642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001646:	6413      	str	r3, [r2, #64]	@ 0x40
 8001648:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <SystemClock_Config+0xc8>)
 800164a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	4b21      	ldr	r3, [pc, #132]	@ (80016e0 <SystemClock_Config+0xcc>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a20      	ldr	r2, [pc, #128]	@ (80016e0 <SystemClock_Config+0xcc>)
 800165e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b1e      	ldr	r3, [pc, #120]	@ (80016e0 <SystemClock_Config+0xcc>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001670:	2302      	movs	r3, #2
 8001672:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001674:	2301      	movs	r3, #1
 8001676:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001678:	2310      	movs	r3, #16
 800167a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800167c:	2302      	movs	r3, #2
 800167e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001680:	2300      	movs	r3, #0
 8001682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001684:	2308      	movs	r3, #8
 8001686:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001688:	2332      	movs	r3, #50	@ 0x32
 800168a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800168c:	2302      	movs	r3, #2
 800168e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001690:	2304      	movs	r3, #4
 8001692:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001694:	f107 0320 	add.w	r3, r7, #32
 8001698:	4618      	mov	r0, r3
 800169a:	f002 f9f9 	bl	8003a90 <HAL_RCC_OscConfig>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016a4:	f000 f8f6 	bl	8001894 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016a8:	230f      	movs	r3, #15
 80016aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016ac:	2302      	movs	r3, #2
 80016ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016bc:	f107 030c 	add.w	r3, r7, #12
 80016c0:	2101      	movs	r1, #1
 80016c2:	4618      	mov	r0, r3
 80016c4:	f002 fc5c 	bl	8003f80 <HAL_RCC_ClockConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80016ce:	f000 f8e1 	bl	8001894 <Error_Handler>
  }
}
 80016d2:	bf00      	nop
 80016d4:	3750      	adds	r7, #80	@ 0x50
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40007000 	.word	0x40007000

080016e4 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <MX_I2S1_Init+0x54>)
 80016ea:	4a14      	ldr	r2, [pc, #80]	@ (800173c <MX_I2S1_Init+0x58>)
 80016ec:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 80016ee:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <MX_I2S1_Init+0x54>)
 80016f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f4:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80016f6:	4b10      	ldr	r3, [pc, #64]	@ (8001738 <MX_I2S1_Init+0x54>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 80016fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001738 <MX_I2S1_Init+0x54>)
 80016fe:	2200      	movs	r2, #0
 8001700:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001702:	4b0d      	ldr	r3, [pc, #52]	@ (8001738 <MX_I2S1_Init+0x54>)
 8001704:	2200      	movs	r2, #0
 8001706:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <MX_I2S1_Init+0x54>)
 800170a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800170e:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8001710:	4b09      	ldr	r3, [pc, #36]	@ (8001738 <MX_I2S1_Init+0x54>)
 8001712:	2200      	movs	r2, #0
 8001714:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8001716:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <MX_I2S1_Init+0x54>)
 8001718:	2200      	movs	r2, #0
 800171a:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800171c:	4b06      	ldr	r3, [pc, #24]	@ (8001738 <MX_I2S1_Init+0x54>)
 800171e:	2200      	movs	r2, #0
 8001720:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8001722:	4805      	ldr	r0, [pc, #20]	@ (8001738 <MX_I2S1_Init+0x54>)
 8001724:	f001 fc1a 	bl	8002f5c <HAL_I2S_Init>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_I2S1_Init+0x4e>
  {
    Error_Handler();
 800172e:	f000 f8b1 	bl	8001894 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200000fc 	.word	0x200000fc
 800173c:	40013000 	.word	0x40013000

08001740 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <MX_DMA_Init+0x3c>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a0b      	ldr	r2, [pc, #44]	@ (800177c <MX_DMA_Init+0x3c>)
 8001750:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <MX_DMA_Init+0x3c>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800175e:	607b      	str	r3, [r7, #4]
 8001760:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2105      	movs	r1, #5
 8001766:	203a      	movs	r0, #58	@ 0x3a
 8001768:	f000 fea8 	bl	80024bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800176c:	203a      	movs	r0, #58	@ 0x3a
 800176e:	f000 fec1 	bl	80024f4 <HAL_NVIC_EnableIRQ>

}
 8001772:	bf00      	nop
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800

08001780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b08a      	sub	sp, #40	@ 0x28
 8001784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	605a      	str	r2, [r3, #4]
 8001790:	609a      	str	r2, [r3, #8]
 8001792:	60da      	str	r2, [r3, #12]
 8001794:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	4b2e      	ldr	r3, [pc, #184]	@ (8001854 <MX_GPIO_Init+0xd4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a2d      	ldr	r2, [pc, #180]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	613b      	str	r3, [r7, #16]
 80017b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	4b27      	ldr	r3, [pc, #156]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a26      	ldr	r2, [pc, #152]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b24      	ldr	r3, [pc, #144]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	60bb      	str	r3, [r7, #8]
 80017d2:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a1f      	ldr	r2, [pc, #124]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b1d      	ldr	r3, [pc, #116]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0301 	and.w	r3, r3, #1
 80017e6:	60bb      	str	r3, [r7, #8]
 80017e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	4b19      	ldr	r3, [pc, #100]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a18      	ldr	r2, [pc, #96]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <MX_GPIO_Init+0xd4>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001806:	2200      	movs	r2, #0
 8001808:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 800180c:	4812      	ldr	r0, [pc, #72]	@ (8001858 <MX_GPIO_Init+0xd8>)
 800180e:	f001 fb8b 	bl	8002f28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB12 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_4;
 8001812:	f241 0313 	movw	r3, #4115	@ 0x1013
 8001816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001818:	2300      	movs	r3, #0
 800181a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800181c:	2301      	movs	r3, #1
 800181e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	4619      	mov	r1, r3
 8001826:	480d      	ldr	r0, [pc, #52]	@ (800185c <MX_GPIO_Init+0xdc>)
 8001828:	f001 f9e2 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800182c:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001832:	2301      	movs	r3, #1
 8001834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4804      	ldr	r0, [pc, #16]	@ (8001858 <MX_GPIO_Init+0xd8>)
 8001846:	f001 f9d3 	bl	8002bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800184a:	bf00      	nop
 800184c:	3728      	adds	r7, #40	@ 0x28
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40023800 	.word	0x40023800
 8001858:	40020000 	.word	0x40020000
 800185c:	40020400 	.word	0x40020400

08001860 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
//		printf("uart ok!\n");
		Test();
 8001868:	f000 faea 	bl	8001e40 <Test>
 800186c:	e7fc      	b.n	8001868 <StartDefaultTask+0x8>
	...

08001870 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a04      	ldr	r2, [pc, #16]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d101      	bne.n	8001886 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001882:	f000 fd43 	bl	800230c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	40010000 	.word	0x40010000

08001894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001898:	b672      	cpsid	i
}
 800189a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <Error_Handler+0x8>

080018a0 <NoteOn>:
//		.decay_steps = 2205,     // 0.1s
//		.sustain_level = 0,   // 50% volume
//		.release_steps = 2205,  // 0.3s
//		.state = ADSR_IDLE, .current_level = 0.0f, .step_val = 0.0f };

void NoteOn(void) {
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
	adsr.state = ADSR_ATTACK;
 80018a4:	4b0c      	ldr	r3, [pc, #48]	@ (80018d8 <NoteOn+0x38>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	741a      	strb	r2, [r3, #16]
	// 0.0 1.0    
	//        (1.0 - ) / steps
	adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
 80018aa:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <NoteOn+0x38>)
 80018ac:	edd3 7a05 	vldr	s15, [r3, #20]
 80018b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80018b4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018b8:	4b07      	ldr	r3, [pc, #28]	@ (80018d8 <NoteOn+0x38>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <NoteOn+0x38>)
 80018ca:	edc3 7a06 	vstr	s15, [r3, #24]
	//       =     
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr
 80018d8:	20000040 	.word	0x20000040

080018dc <NoteOff>:

void NoteOff(void) {
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
	adsr.state = ADSR_RELEASE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <NoteOff+0x30>)
 80018e2:	2204      	movs	r2, #4
 80018e4:	741a      	strb	r2, [r3, #16]
	//   0.0   
	adsr.step_val = adsr.current_level / (float) adsr.release_steps;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <NoteOff+0x30>)
 80018e8:	edd3 6a05 	vldr	s13, [r3, #20]
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <NoteOff+0x30>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	ee07 3a90 	vmov	s15, r3
 80018f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018fc:	4b03      	ldr	r3, [pc, #12]	@ (800190c <NoteOff+0x30>)
 80018fe:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	20000040 	.word	0x20000040

08001910 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 8001910:	b580      	push	{r7, lr}
 8001912:	ed2d 8b02 	vpush	{d8}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
	int16_t amplitude = 10000; //   ,     32,767
 800191a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800191e:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 8001920:	2300      	movs	r3, #0
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	e061      	b.n	80019ea <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 8001926:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800192a:	ee07 3a90 	vmov	s15, r3
 800192e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800193c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001a00 <Init_All_LUTs+0xf0>
 8001940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001944:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8001a04 <Init_All_LUTs+0xf4>
 8001948:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800194c:	eeb0 0a47 	vmov.f32	s0, s14
 8001950:	f007 fa78 	bl	8008e44 <sinf>
 8001954:	eef0 7a40 	vmov.f32	s15, s0
 8001958:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 800195c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001960:	ee17 3a90 	vmov	r3, s15
 8001964:	b219      	sxth	r1, r3
 8001966:	4a28      	ldr	r2, [pc, #160]	@ (8001a08 <Init_All_LUTs+0xf8>)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 800196e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001972:	425b      	negs	r3, r3
 8001974:	ee07 3a90 	vmov	s15, r3
 8001978:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800197c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001988:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001996:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800199a:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8001a04 <Init_All_LUTs+0xf4>
 800199e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80019a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a6:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 80019aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80019ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019b2:	ee17 3a90 	vmov	r3, s15
 80019b6:	b219      	sxth	r1, r3
 80019b8:	4a14      	ldr	r2, [pc, #80]	@ (8001a0c <Init_All_LUTs+0xfc>)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80019c6:	da05      	bge.n	80019d4 <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 80019c8:	4911      	ldr	r1, [pc, #68]	@ (8001a10 <Init_All_LUTs+0x100>)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	897a      	ldrh	r2, [r7, #10]
 80019ce:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 80019d2:	e007      	b.n	80019e4 <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 80019d4:	897b      	ldrh	r3, [r7, #10]
 80019d6:	425b      	negs	r3, r3
 80019d8:	b29b      	uxth	r3, r3
 80019da:	b219      	sxth	r1, r3
 80019dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001a10 <Init_All_LUTs+0x100>)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	3301      	adds	r3, #1
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80019f0:	db99      	blt.n	8001926 <Init_All_LUTs+0x16>
		}
	}
}
 80019f2:	bf00      	nop
 80019f4:	bf00      	nop
 80019f6:	3710      	adds	r7, #16
 80019f8:	46bd      	mov	sp, r7
 80019fa:	ecbd 8b02 	vpop	{d8}
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40c90fd8 	.word	0x40c90fd8
 8001a04:	44800000 	.word	0x44800000
 8001a08:	200021a8 	.word	0x200021a8
 8001a0c:	200029a8 	.word	0x200029a8
 8001a10:	200031a8 	.word	0x200031a8
 8001a14:	00000000 	.word	0x00000000

08001a18 <Calc_Wave_LUT>:


void Calc_Wave_LUT(int16_t *buffer, int length)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	@ 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
    tuning_word = (uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 8001a22:	4ba5      	ldr	r3, [pc, #660]	@ (8001cb8 <Calc_Wave_LUT+0x2a0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd8e 	bl	8000548 <__aeabi_f2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	4ba2      	ldr	r3, [pc, #648]	@ (8001cbc <Calc_Wave_LUT+0x2a4>)
 8001a32:	f7fe fde1 	bl	80005f8 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	a39c      	add	r3, pc, #624	@ (adr r3, 8001cb0 <Calc_Wave_LUT+0x298>)
 8001a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a44:	f7fe ff02 	bl	800084c <__aeabi_ddiv>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4610      	mov	r0, r2
 8001a4e:	4619      	mov	r1, r3
 8001a50:	f7fe ffe4 	bl	8000a1c <__aeabi_d2uiz>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4a9a      	ldr	r2, [pc, #616]	@ (8001cc0 <Calc_Wave_LUT+0x2a8>)
 8001a58:	6013      	str	r3, [r2, #0]

    //      ( )
    static Biquad lpf;
    static int inited = 0;
    if (!inited) {
 8001a5a:	4b9a      	ldr	r3, [pc, #616]	@ (8001cc4 <Calc_Wave_LUT+0x2ac>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d10e      	bne.n	8001a80 <Calc_Wave_LUT+0x68>
        biquad_reset(&lpf);
 8001a62:	4899      	ldr	r0, [pc, #612]	@ (8001cc8 <Calc_Wave_LUT+0x2b0>)
 8001a64:	f7ff f9e0 	bl	8000e28 <biquad_reset>
        biquad_set_lpf(&lpf, (float)SAMPLE_RATE, 2000.0f, 0.707f); //  Fs SAMPLE_RATE
 8001a68:	ed9f 1a98 	vldr	s2, [pc, #608]	@ 8001ccc <Calc_Wave_LUT+0x2b4>
 8001a6c:	eddf 0a98 	vldr	s1, [pc, #608]	@ 8001cd0 <Calc_Wave_LUT+0x2b8>
 8001a70:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8001cd4 <Calc_Wave_LUT+0x2bc>
 8001a74:	4894      	ldr	r0, [pc, #592]	@ (8001cc8 <Calc_Wave_LUT+0x2b0>)
 8001a76:	f7ff f9f5 	bl	8000e64 <biquad_set_lpf>
        inited = 1;
 8001a7a:	4b92      	ldr	r3, [pc, #584]	@ (8001cc4 <Calc_Wave_LUT+0x2ac>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
    }

    for (int i = 0; i < length; i += 2) {
 8001a80:	2300      	movs	r3, #0
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a84:	e109      	b.n	8001c9a <Calc_Wave_LUT+0x282>

        // --- [1] ADSR    ---
        switch (adsr.state) {
 8001a86:	4b94      	ldr	r3, [pc, #592]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001a88:	7c1b      	ldrb	r3, [r3, #16]
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	f200 8082 	bhi.w	8001b94 <Calc_Wave_LUT+0x17c>
 8001a90:	a201      	add	r2, pc, #4	@ (adr r2, 8001a98 <Calc_Wave_LUT+0x80>)
 8001a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a96:	bf00      	nop
 8001a98:	08001aad 	.word	0x08001aad
 8001a9c:	08001ab7 	.word	0x08001ab7
 8001aa0:	08001b17 	.word	0x08001b17
 8001aa4:	08001b95 	.word	0x08001b95
 8001aa8:	08001b5d 	.word	0x08001b5d
        case ADSR_IDLE:
            adsr.current_level = 0.0f;
 8001aac:	4b8a      	ldr	r3, [pc, #552]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001aae:	f04f 0200 	mov.w	r2, #0
 8001ab2:	615a      	str	r2, [r3, #20]
            break;
 8001ab4:	e06e      	b.n	8001b94 <Calc_Wave_LUT+0x17c>

        case ADSR_ATTACK:
            adsr.current_level += adsr.step_val;
 8001ab6:	4b88      	ldr	r3, [pc, #544]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001ab8:	ed93 7a05 	vldr	s14, [r3, #20]
 8001abc:	4b86      	ldr	r3, [pc, #536]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001abe:	edd3 7a06 	vldr	s15, [r3, #24]
 8001ac2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac6:	4b84      	ldr	r3, [pc, #528]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001ac8:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr.current_level >= 1.0f) {
 8001acc:	4b82      	ldr	r3, [pc, #520]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001ace:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ad2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	da00      	bge.n	8001ae2 <Calc_Wave_LUT+0xca>
                adsr.current_level = 1.0f;
                adsr.state = ADSR_DECAY;
                adsr.step_val = (1.0f - adsr.sustain_level) / (float)adsr.decay_steps;
            }
            break;
 8001ae0:	e058      	b.n	8001b94 <Calc_Wave_LUT+0x17c>
                adsr.current_level = 1.0f;
 8001ae2:	4b7d      	ldr	r3, [pc, #500]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001ae4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ae8:	615a      	str	r2, [r3, #20]
                adsr.state = ADSR_DECAY;
 8001aea:	4b7b      	ldr	r3, [pc, #492]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001aec:	2202      	movs	r2, #2
 8001aee:	741a      	strb	r2, [r3, #16]
                adsr.step_val = (1.0f - adsr.sustain_level) / (float)adsr.decay_steps;
 8001af0:	4b79      	ldr	r3, [pc, #484]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001af2:	edd3 7a02 	vldr	s15, [r3, #8]
 8001af6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001afa:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001afe:	4b76      	ldr	r3, [pc, #472]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	ee07 3a90 	vmov	s15, r3
 8001b06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b0e:	4b72      	ldr	r3, [pc, #456]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b10:	edc3 7a06 	vstr	s15, [r3, #24]
            break;
 8001b14:	e03e      	b.n	8001b94 <Calc_Wave_LUT+0x17c>

        case ADSR_DECAY:
            adsr.current_level -= adsr.step_val;
 8001b16:	4b70      	ldr	r3, [pc, #448]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b18:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b1c:	4b6e      	ldr	r3, [pc, #440]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b1e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b26:	4b6c      	ldr	r3, [pc, #432]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b28:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr.current_level <= adsr.sustain_level) {
 8001b2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b2e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b32:	4b69      	ldr	r3, [pc, #420]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b34:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b38:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b40:	d900      	bls.n	8001b44 <Calc_Wave_LUT+0x12c>
                adsr.current_level = adsr.sustain_level;
                adsr.state = ADSR_SUSTAIN;
                adsr.step_val = 0.0f;
            }
            break;
 8001b42:	e027      	b.n	8001b94 <Calc_Wave_LUT+0x17c>
                adsr.current_level = adsr.sustain_level;
 8001b44:	4b64      	ldr	r3, [pc, #400]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	4a63      	ldr	r2, [pc, #396]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b4a:	6153      	str	r3, [r2, #20]
                adsr.state = ADSR_SUSTAIN;
 8001b4c:	4b62      	ldr	r3, [pc, #392]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b4e:	2203      	movs	r2, #3
 8001b50:	741a      	strb	r2, [r3, #16]
                adsr.step_val = 0.0f;
 8001b52:	4b61      	ldr	r3, [pc, #388]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	619a      	str	r2, [r3, #24]
            break;
 8001b5a:	e01b      	b.n	8001b94 <Calc_Wave_LUT+0x17c>

        case ADSR_SUSTAIN:
            break;

        case ADSR_RELEASE:
            adsr.current_level -= adsr.step_val;
 8001b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b5e:	ed93 7a05 	vldr	s14, [r3, #20]
 8001b62:	4b5d      	ldr	r3, [pc, #372]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b64:	edd3 7a06 	vldr	s15, [r3, #24]
 8001b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b6e:	edc3 7a05 	vstr	s15, [r3, #20]
            if (adsr.current_level <= 0.0f) {
 8001b72:	4b59      	ldr	r3, [pc, #356]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b74:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b80:	d900      	bls.n	8001b84 <Calc_Wave_LUT+0x16c>
                adsr.current_level = 0.0f;
                adsr.state = ADSR_IDLE;
            }
            break;
 8001b82:	e006      	b.n	8001b92 <Calc_Wave_LUT+0x17a>
                adsr.current_level = 0.0f;
 8001b84:	4b54      	ldr	r3, [pc, #336]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b86:	f04f 0200 	mov.w	r2, #0
 8001b8a:	615a      	str	r2, [r3, #20]
                adsr.state = ADSR_IDLE;
 8001b8c:	4b52      	ldr	r3, [pc, #328]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	741a      	strb	r2, [r3, #16]
            break;
 8001b92:	bf00      	nop
        }

        // --- [2]   0 ---
        if (adsr.current_level <= 0.0001f) {
 8001b94:	4b50      	ldr	r3, [pc, #320]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001b96:	edd3 7a05 	vldr	s15, [r3, #20]
 8001b9a:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001cdc <Calc_Wave_LUT+0x2c4>
 8001b9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba6:	d814      	bhi.n	8001bd2 <Calc_Wave_LUT+0x1ba>
            buffer[i] = 0;
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001baa:	005b      	lsls	r3, r3, #1
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	4413      	add	r3, r2
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	801a      	strh	r2, [r3, #0]
            buffer[i + 1] = 0;
 8001bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	4413      	add	r3, r2
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	801a      	strh	r2, [r3, #0]
            phase_accumulator += tuning_word;
 8001bc2:	4b47      	ldr	r3, [pc, #284]	@ (8001ce0 <Calc_Wave_LUT+0x2c8>)
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4b3e      	ldr	r3, [pc, #248]	@ (8001cc0 <Calc_Wave_LUT+0x2a8>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a44      	ldr	r2, [pc, #272]	@ (8001ce0 <Calc_Wave_LUT+0x2c8>)
 8001bce:	6013      	str	r3, [r2, #0]
            continue;
 8001bd0:	e060      	b.n	8001c94 <Calc_Wave_LUT+0x27c>
        }

        // --- [3]   + ADSR ---
        uint32_t index = phase_accumulator >> LUT_SHIFT;
 8001bd2:	4b43      	ldr	r3, [pc, #268]	@ (8001ce0 <Calc_Wave_LUT+0x2c8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	0d9b      	lsrs	r3, r3, #22
 8001bd8:	61fb      	str	r3, [r7, #28]
        int16_t raw_val = current_lut[index];
 8001bda:	4b42      	ldr	r3, [pc, #264]	@ (8001ce4 <Calc_Wave_LUT+0x2cc>)
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	4413      	add	r3, r2
 8001be4:	881b      	ldrh	r3, [r3, #0]
 8001be6:	837b      	strh	r3, [r7, #26]
        float s = (float)raw_val * adsr.current_level; // float 
 8001be8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf4:	4b38      	ldr	r3, [pc, #224]	@ (8001cd8 <Calc_Wave_LUT+0x2c0>)
 8001bf6:	edd3 7a05 	vldr	s15, [r3, #20]
 8001bfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bfe:	edc7 7a05 	vstr	s15, [r7, #20]

        // --- [4]  IIR   ---
        float x = s / 32768.0f;
 8001c02:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c06:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001ce8 <Calc_Wave_LUT+0x2d0>
 8001c0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c0e:	edc7 7a04 	vstr	s15, [r7, #16]
        float y = biquad_process(&lpf, x);
 8001c12:	ed97 0a04 	vldr	s0, [r7, #16]
 8001c16:	482c      	ldr	r0, [pc, #176]	@ (8001cc8 <Calc_Wave_LUT+0x2b0>)
 8001c18:	f7ff fa06 	bl	8001028 <biquad_process>
 8001c1c:	ed87 0a03 	vstr	s0, [r7, #12]

        float out_f = y * 32767.0f;
 8001c20:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c24:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001cec <Calc_Wave_LUT+0x2d4>
 8001c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c2c:	edc7 7a08 	vstr	s15, [r7, #32]
        if (out_f >  32767.0f) out_f =  32767.0f;
 8001c30:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c34:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001cec <Calc_Wave_LUT+0x2d4>
 8001c38:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c40:	dd01      	ble.n	8001c46 <Calc_Wave_LUT+0x22e>
 8001c42:	4b2b      	ldr	r3, [pc, #172]	@ (8001cf0 <Calc_Wave_LUT+0x2d8>)
 8001c44:	623b      	str	r3, [r7, #32]
        if (out_f < -32768.0f) out_f = -32768.0f;
 8001c46:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c4a:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001cf4 <Calc_Wave_LUT+0x2dc>
 8001c4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c56:	d502      	bpl.n	8001c5e <Calc_Wave_LUT+0x246>
 8001c58:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 8001c5c:	623b      	str	r3, [r7, #32]

        int16_t out = (int16_t)out_f;
 8001c5e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c66:	ee17 3a90 	vmov	r3, s15
 8001c6a:	817b      	strh	r3, [r7, #10]

        buffer[i]     = out;
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	4413      	add	r3, r2
 8001c74:	897a      	ldrh	r2, [r7, #10]
 8001c76:	801a      	strh	r2, [r3, #0]
        buffer[i + 1] = out;
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	897a      	ldrh	r2, [r7, #10]
 8001c84:	801a      	strh	r2, [r3, #0]

        phase_accumulator += tuning_word;
 8001c86:	4b16      	ldr	r3, [pc, #88]	@ (8001ce0 <Calc_Wave_LUT+0x2c8>)
 8001c88:	681a      	ldr	r2, [r3, #0]
 8001c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001cc0 <Calc_Wave_LUT+0x2a8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a13      	ldr	r2, [pc, #76]	@ (8001ce0 <Calc_Wave_LUT+0x2c8>)
 8001c92:	6013      	str	r3, [r2, #0]
    for (int i = 0; i < length; i += 2) {
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	3302      	adds	r3, #2
 8001c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	f6ff aef1 	blt.w	8001a86 <Calc_Wave_LUT+0x6e>
    }
}
 8001ca4:	bf00      	nop
 8001ca6:	bf00      	nop
 8001ca8:	3728      	adds	r7, #40	@ 0x28
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	00000000 	.word	0x00000000
 8001cb4:	40e58880 	.word	0x40e58880
 8001cb8:	2000003c 	.word	0x2000003c
 8001cbc:	41f00000 	.word	0x41f00000
 8001cc0:	200039ac 	.word	0x200039ac
 8001cc4:	200039b4 	.word	0x200039b4
 8001cc8:	200039b8 	.word	0x200039b8
 8001ccc:	3f34fdf4 	.word	0x3f34fdf4
 8001cd0:	44fa0000 	.word	0x44fa0000
 8001cd4:	472c4400 	.word	0x472c4400
 8001cd8:	20000040 	.word	0x20000040
 8001cdc:	38d1b717 	.word	0x38d1b717
 8001ce0:	200039a8 	.word	0x200039a8
 8001ce4:	20000038 	.word	0x20000038
 8001ce8:	47000000 	.word	0x47000000
 8001cec:	46fffe00 	.word	0x46fffe00
 8001cf0:	46fffe00 	.word	0x46fffe00
 8001cf4:	c7000000 	.word	0xc7000000

08001cf8 <StartAudioTask>:
void StartAudioTask(void *argument) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b084      	sub	sp, #16
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	audioTaskHandle = xTaskGetCurrentTaskHandle();
 8001d00:	f004 fdec 	bl	80068dc <xTaskGetCurrentTaskHandle>
 8001d04:	4603      	mov	r3, r0
 8001d06:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <StartAudioTask+0x68>)
 8001d08:	6013      	str	r3, [r2, #0]

	Init_All_LUTs(); //  
 8001d0a:	f7ff fe01 	bl	8001910 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE); //  
 8001d0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d12:	4814      	ldr	r0, [pc, #80]	@ (8001d64 <StartAudioTask+0x6c>)
 8001d14:	f7ff fe80 	bl	8001a18 <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 8001d18:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d1c:	4911      	ldr	r1, [pc, #68]	@ (8001d64 <StartAudioTask+0x6c>)
 8001d1e:	4812      	ldr	r0, [pc, #72]	@ (8001d68 <StartAudioTask+0x70>)
 8001d20:	f001 fa5c 	bl	80031dc <HAL_I2S_Transmit_DMA>
	uint32_t ulNotificationValue;

	//  

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 8001d24:	f107 020c 	add.w	r2, r7, #12
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d30:	2000      	movs	r0, #0
 8001d32:	f004 ff71 	bl	8006c18 <xTaskNotifyWait>

		if ((ulNotificationValue & 0x01) != 0) {
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d004      	beq.n	8001d4a <StartAudioTask+0x52>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 8001d40:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d44:	4807      	ldr	r0, [pc, #28]	@ (8001d64 <StartAudioTask+0x6c>)
 8001d46:	f7ff fe67 	bl	8001a18 <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d0e7      	beq.n	8001d24 <StartAudioTask+0x2c>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 8001d54:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001d58:	4804      	ldr	r0, [pc, #16]	@ (8001d6c <StartAudioTask+0x74>)
 8001d5a:	f7ff fe5d 	bl	8001a18 <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 8001d5e:	e7e1      	b.n	8001d24 <StartAudioTask+0x2c>
 8001d60:	200039b0 	.word	0x200039b0
 8001d64:	200001a8 	.word	0x200001a8
 8001d68:	200000fc 	.word	0x200000fc
 8001d6c:	200011a8 	.word	0x200011a8

08001d70 <HAL_I2S_TxHalfCpltCallback>:
		}
	}
}

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af02      	add	r7, sp, #8
 8001d76:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8001d7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001db8 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d014      	beq.n	8001dae <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 8001d84:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8001d86:	6818      	ldr	r0, [r3, #0]
 8001d88:	f107 030c 	add.w	r3, r7, #12
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	2300      	movs	r3, #0
 8001d90:	2201      	movs	r2, #1
 8001d92:	2101      	movs	r1, #1
 8001d94:	f004 ffa0 	bl	8006cd8 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d007      	beq.n	8001dae <HAL_I2S_TxHalfCpltCallback+0x3e>
 8001d9e:	4b07      	ldr	r3, [pc, #28]	@ (8001dbc <HAL_I2S_TxHalfCpltCallback+0x4c>)
 8001da0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	f3bf 8f4f 	dsb	sy
 8001daa:	f3bf 8f6f 	isb	sy
	}
}
 8001dae:	bf00      	nop
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200039b0 	.word	0x200039b0
 8001dbc:	e000ed04 	.word	0xe000ed04

08001dc0 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af02      	add	r7, sp, #8
 8001dc6:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_I2S_TxCpltCallback+0x48>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d014      	beq.n	8001dfe <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <HAL_I2S_TxCpltCallback+0x48>)
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2300      	movs	r3, #0
 8001de0:	2201      	movs	r2, #1
 8001de2:	2102      	movs	r1, #2
 8001de4:	f004 ff78 	bl	8006cd8 <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_I2S_TxCpltCallback+0x3e>
 8001dee:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <HAL_I2S_TxCpltCallback+0x4c>)
 8001df0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001df4:	601a      	str	r2, [r3, #0]
 8001df6:	f3bf 8f4f 	dsb	sy
 8001dfa:	f3bf 8f6f 	isb	sy
	}
}
 8001dfe:	bf00      	nop
 8001e00:	3710      	adds	r7, #16
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	200039b0 	.word	0x200039b0
 8001e0c:	e000ed04 	.word	0xe000ed04

08001e10 <InitTasks>:


void InitTasks(void) {
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <InitTasks+0x24>)
 8001e18:	9301      	str	r3, [sp, #4]
 8001e1a:	2334      	movs	r3, #52	@ 0x34
 8001e1c:	9300      	str	r3, [sp, #0]
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e24:	4904      	ldr	r1, [pc, #16]	@ (8001e38 <InitTasks+0x28>)
 8001e26:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <InitTasks+0x2c>)
 8001e28:	f003 ff60 	bl	8005cec <xTaskCreate>
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200039b0 	.word	0x200039b0
 8001e38:	080098f4 	.word	0x080098f4
 8001e3c:	08001cf9 	.word	0x08001cf9

08001e40 <Test>:

void Test(void) {
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
//	// 5. (G4)
//	target_freq = FREQ_G4;
//	NoteOn();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	NoteOff();
	vTaskDelay(pdMS_TO_TICKS(1000));
 8001e44:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e48:	f004 f8ae 	bl	8005fa8 <vTaskDelay>
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e5e:	4a11      	ldr	r2, [pc, #68]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e66:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	603b      	str	r3, [r7, #0]
 8001e76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e82:	4b08      	ldr	r3, [pc, #32]	@ (8001ea4 <HAL_MspInit+0x54>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	210f      	movs	r1, #15
 8001e92:	f06f 0001 	mvn.w	r0, #1
 8001e96:	f000 fb11 	bl	80024bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e9a:	bf00      	nop
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	40023800 	.word	0x40023800

08001ea8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b090      	sub	sp, #64	@ 0x40
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ec0:	f107 0314 	add.w	r3, r7, #20
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]
 8001ece:	611a      	str	r2, [r3, #16]
 8001ed0:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a3f      	ldr	r2, [pc, #252]	@ (8001fd4 <HAL_I2S_MspInit+0x12c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d176      	bne.n	8001fca <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001edc:	2301      	movs	r3, #1
 8001ede:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001ee0:	23c0      	movs	r3, #192	@ 0xc0
 8001ee2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8001ee4:	2310      	movs	r3, #16
 8001ee6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001ee8:	2302      	movs	r3, #2
 8001eea:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f002 fa43 	bl	800437c <HAL_RCCEx_PeriphCLKConfig>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8001efc:	f7ff fcca 	bl	8001894 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f00:	2300      	movs	r3, #0
 8001f02:	613b      	str	r3, [r7, #16]
 8001f04:	4b34      	ldr	r3, [pc, #208]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f08:	4a33      	ldr	r2, [pc, #204]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f0a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f0e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f10:	4b31      	ldr	r3, [pc, #196]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f24:	4a2c      	ldr	r2, [pc, #176]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f26:	f043 0301 	orr.w	r3, r3, #1
 8001f2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f2c:	4b2a      	ldr	r3, [pc, #168]	@ (8001fd8 <HAL_I2S_MspInit+0x130>)
 8001f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001f38:	23b0      	movs	r3, #176	@ 0xb0
 8001f3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f40:	2300      	movs	r3, #0
 8001f42:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f44:	2300      	movs	r3, #0
 8001f46:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f48:	2305      	movs	r3, #5
 8001f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f50:	4619      	mov	r1, r3
 8001f52:	4822      	ldr	r0, [pc, #136]	@ (8001fdc <HAL_I2S_MspInit+0x134>)
 8001f54:	f000 fe4c 	bl	8002bf0 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8001f58:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f5a:	4a22      	ldr	r2, [pc, #136]	@ (8001fe4 <HAL_I2S_MspInit+0x13c>)
 8001f5c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001f5e:	4b20      	ldr	r3, [pc, #128]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f60:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001f64:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f66:	4b1e      	ldr	r3, [pc, #120]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f68:	2240      	movs	r2, #64	@ 0x40
 8001f6a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f72:	4b1b      	ldr	r3, [pc, #108]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f78:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001f7a:	4b19      	ldr	r3, [pc, #100]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f7c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001f80:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001f82:	4b17      	ldr	r3, [pc, #92]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f84:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f88:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001f8a:	4b15      	ldr	r3, [pc, #84]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f8c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f90:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f92:	4b13      	ldr	r3, [pc, #76]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f98:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001f9e:	4810      	ldr	r0, [pc, #64]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001fa0:	f000 fab6 	bl	8002510 <HAL_DMA_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 8001faa:	f7ff fc73 	bl	8001894 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001fb2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fb4:	4a0a      	ldr	r2, [pc, #40]	@ (8001fe0 <HAL_I2S_MspInit+0x138>)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2105      	movs	r1, #5
 8001fbe:	2023      	movs	r0, #35	@ 0x23
 8001fc0:	f000 fa7c 	bl	80024bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001fc4:	2023      	movs	r0, #35	@ 0x23
 8001fc6:	f000 fa95 	bl	80024f4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001fca:	bf00      	nop
 8001fcc:	3740      	adds	r7, #64	@ 0x40
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40013000 	.word	0x40013000
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	40020000 	.word	0x40020000
 8001fe0:	20000144 	.word	0x20000144
 8001fe4:	40026440 	.word	0x40026440

08001fe8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08c      	sub	sp, #48	@ 0x30
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80020b8 <HAL_InitTick+0xd0>)
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002000:	4a2d      	ldr	r2, [pc, #180]	@ (80020b8 <HAL_InitTick+0xd0>)
 8002002:	f043 0301 	orr.w	r3, r3, #1
 8002006:	6453      	str	r3, [r2, #68]	@ 0x44
 8002008:	4b2b      	ldr	r3, [pc, #172]	@ (80020b8 <HAL_InitTick+0xd0>)
 800200a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200c:	f003 0301 	and.w	r3, r3, #1
 8002010:	60bb      	str	r3, [r7, #8]
 8002012:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002014:	f107 020c 	add.w	r2, r7, #12
 8002018:	f107 0310 	add.w	r3, r7, #16
 800201c:	4611      	mov	r1, r2
 800201e:	4618      	mov	r0, r3
 8002020:	f002 f97a 	bl	8004318 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002024:	f002 f964 	bl	80042f0 <HAL_RCC_GetPCLK2Freq>
 8002028:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800202a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800202c:	4a23      	ldr	r2, [pc, #140]	@ (80020bc <HAL_InitTick+0xd4>)
 800202e:	fba2 2303 	umull	r2, r3, r2, r3
 8002032:	0c9b      	lsrs	r3, r3, #18
 8002034:	3b01      	subs	r3, #1
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002038:	4b21      	ldr	r3, [pc, #132]	@ (80020c0 <HAL_InitTick+0xd8>)
 800203a:	4a22      	ldr	r2, [pc, #136]	@ (80020c4 <HAL_InitTick+0xdc>)
 800203c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800203e:	4b20      	ldr	r3, [pc, #128]	@ (80020c0 <HAL_InitTick+0xd8>)
 8002040:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002044:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002046:	4a1e      	ldr	r2, [pc, #120]	@ (80020c0 <HAL_InitTick+0xd8>)
 8002048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800204a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800204c:	4b1c      	ldr	r3, [pc, #112]	@ (80020c0 <HAL_InitTick+0xd8>)
 800204e:	2200      	movs	r2, #0
 8002050:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b1b      	ldr	r3, [pc, #108]	@ (80020c0 <HAL_InitTick+0xd8>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002058:	4b19      	ldr	r3, [pc, #100]	@ (80020c0 <HAL_InitTick+0xd8>)
 800205a:	2200      	movs	r2, #0
 800205c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800205e:	4818      	ldr	r0, [pc, #96]	@ (80020c0 <HAL_InitTick+0xd8>)
 8002060:	f002 fade 	bl	8004620 <HAL_TIM_Base_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800206a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800206e:	2b00      	cmp	r3, #0
 8002070:	d11b      	bne.n	80020aa <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002072:	4813      	ldr	r0, [pc, #76]	@ (80020c0 <HAL_InitTick+0xd8>)
 8002074:	f002 fb2e 	bl	80046d4 <HAL_TIM_Base_Start_IT>
 8002078:	4603      	mov	r3, r0
 800207a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800207e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002082:	2b00      	cmp	r3, #0
 8002084:	d111      	bne.n	80020aa <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002086:	2019      	movs	r0, #25
 8002088:	f000 fa34 	bl	80024f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b0f      	cmp	r3, #15
 8002090:	d808      	bhi.n	80020a4 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002092:	2200      	movs	r2, #0
 8002094:	6879      	ldr	r1, [r7, #4]
 8002096:	2019      	movs	r0, #25
 8002098:	f000 fa10 	bl	80024bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800209c:	4a0a      	ldr	r2, [pc, #40]	@ (80020c8 <HAL_InitTick+0xe0>)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6013      	str	r3, [r2, #0]
 80020a2:	e002      	b.n	80020aa <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80020aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3730      	adds	r7, #48	@ 0x30
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40023800 	.word	0x40023800
 80020bc:	431bde83 	.word	0x431bde83
 80020c0:	200039dc 	.word	0x200039dc
 80020c4:	40010000 	.word	0x40010000
 80020c8:	20000060 	.word	0x20000060

080020cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020d0:	bf00      	nop
 80020d2:	e7fd      	b.n	80020d0 <NMI_Handler+0x4>

080020d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020d8:	bf00      	nop
 80020da:	e7fd      	b.n	80020d8 <HardFault_Handler+0x4>

080020dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020e0:	bf00      	nop
 80020e2:	e7fd      	b.n	80020e0 <MemManage_Handler+0x4>

080020e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <BusFault_Handler+0x4>

080020ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <UsageFault_Handler+0x4>

080020f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
	...

08002104 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002108:	4802      	ldr	r0, [pc, #8]	@ (8002114 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800210a:	f002 fb45 	bl	8004798 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	200039dc 	.word	0x200039dc

08002118 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 800211c:	4802      	ldr	r0, [pc, #8]	@ (8002128 <SPI1_IRQHandler+0x10>)
 800211e:	f001 f901 	bl	8003324 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	200000fc 	.word	0x200000fc

0800212c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002130:	4802      	ldr	r0, [pc, #8]	@ (800213c <DMA2_Stream2_IRQHandler+0x10>)
 8002132:	f000 faf3 	bl	800271c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	20000144 	.word	0x20000144

08002140 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214c:	2300      	movs	r3, #0
 800214e:	617b      	str	r3, [r7, #20]
 8002150:	e00a      	b.n	8002168 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002152:	f3af 8000 	nop.w
 8002156:	4601      	mov	r1, r0
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	1c5a      	adds	r2, r3, #1
 800215c:	60ba      	str	r2, [r7, #8]
 800215e:	b2ca      	uxtb	r2, r1
 8002160:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	3301      	adds	r3, #1
 8002166:	617b      	str	r3, [r7, #20]
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	429a      	cmp	r2, r3
 800216e:	dbf0      	blt.n	8002152 <_read+0x12>
  }

  return len;
 8002170:	687b      	ldr	r3, [r7, #4]
}
 8002172:	4618      	mov	r0, r3
 8002174:	3718      	adds	r7, #24
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}

0800217a <_close>:
  }
  return len;
}

int _close(int file)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002182:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002186:	4618      	mov	r0, r3
 8002188:	370c      	adds	r7, #12
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
 800219a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021a2:	605a      	str	r2, [r3, #4]
  return 0;
 80021a4:	2300      	movs	r3, #0
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <_isatty>:

int _isatty(int file)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b083      	sub	sp, #12
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b086      	sub	sp, #24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021ec:	4a14      	ldr	r2, [pc, #80]	@ (8002240 <_sbrk+0x5c>)
 80021ee:	4b15      	ldr	r3, [pc, #84]	@ (8002244 <_sbrk+0x60>)
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d102      	bne.n	8002206 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <_sbrk+0x64>)
 8002202:	4a12      	ldr	r2, [pc, #72]	@ (800224c <_sbrk+0x68>)
 8002204:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <_sbrk+0x64>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4413      	add	r3, r2
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	429a      	cmp	r2, r3
 8002212:	d207      	bcs.n	8002224 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002214:	f005 fffc 	bl	8008210 <__errno>
 8002218:	4603      	mov	r3, r0
 800221a:	220c      	movs	r2, #12
 800221c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	e009      	b.n	8002238 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002224:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <_sbrk+0x64>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800222a:	4b07      	ldr	r3, [pc, #28]	@ (8002248 <_sbrk+0x64>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4413      	add	r3, r2
 8002232:	4a05      	ldr	r2, [pc, #20]	@ (8002248 <_sbrk+0x64>)
 8002234:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002236:	68fb      	ldr	r3, [r7, #12]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20020000 	.word	0x20020000
 8002244:	00000400 	.word	0x00000400
 8002248:	20003a24 	.word	0x20003a24
 800224c:	20008560 	.word	0x20008560

08002250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <SystemInit+0x20>)
 8002256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800225a:	4a05      	ldr	r2, [pc, #20]	@ (8002270 <SystemInit+0x20>)
 800225c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002274:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002278:	f7ff ffea 	bl	8002250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800227c:	480c      	ldr	r0, [pc, #48]	@ (80022b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800227e:	490d      	ldr	r1, [pc, #52]	@ (80022b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002280:	4a0d      	ldr	r2, [pc, #52]	@ (80022b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002284:	e002      	b.n	800228c <LoopCopyDataInit>

08002286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800228a:	3304      	adds	r3, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800228c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002290:	d3f9      	bcc.n	8002286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002292:	4a0a      	ldr	r2, [pc, #40]	@ (80022bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002294:	4c0a      	ldr	r4, [pc, #40]	@ (80022c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002298:	e001      	b.n	800229e <LoopFillZerobss>

0800229a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800229a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800229c:	3204      	adds	r2, #4

0800229e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a0:	d3fb      	bcc.n	800229a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022a2:	f005 ffbb 	bl	800821c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022a6:	f7ff f991 	bl	80015cc <main>
  bx  lr    
 80022aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80022ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b4:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 80022b8:	08009da0 	.word	0x08009da0
  ldr r2, =_sbss
 80022bc:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 80022c0:	20008560 	.word	0x20008560

080022c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022c4:	e7fe      	b.n	80022c4 <ADC_IRQHandler>
	...

080022c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002308 <HAL_Init+0x40>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002308 <HAL_Init+0x40>)
 80022d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002308 <HAL_Init+0x40>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002308 <HAL_Init+0x40>)
 80022de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <HAL_Init+0x40>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a07      	ldr	r2, [pc, #28]	@ (8002308 <HAL_Init+0x40>)
 80022ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f0:	2003      	movs	r0, #3
 80022f2:	f000 f8d8 	bl	80024a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022f6:	200f      	movs	r0, #15
 80022f8:	f7ff fe76 	bl	8001fe8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022fc:	f7ff fda8 	bl	8001e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40023c00 	.word	0x40023c00

0800230c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800230c:	b480      	push	{r7}
 800230e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_IncTick+0x20>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	461a      	mov	r2, r3
 8002316:	4b06      	ldr	r3, [pc, #24]	@ (8002330 <HAL_IncTick+0x24>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4413      	add	r3, r2
 800231c:	4a04      	ldr	r2, [pc, #16]	@ (8002330 <HAL_IncTick+0x24>)
 800231e:	6013      	str	r3, [r2, #0]
}
 8002320:	bf00      	nop
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	20000064 	.word	0x20000064
 8002330:	20003a28 	.word	0x20003a28

08002334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  return uwTick;
 8002338:	4b03      	ldr	r3, [pc, #12]	@ (8002348 <HAL_GetTick+0x14>)
 800233a:	681b      	ldr	r3, [r3, #0]
}
 800233c:	4618      	mov	r0, r3
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
 8002346:	bf00      	nop
 8002348:	20003a28 	.word	0x20003a28

0800234c <__NVIC_SetPriorityGrouping>:
{
 800234c:	b480      	push	{r7}
 800234e:	b085      	sub	sp, #20
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800235c:	4b0c      	ldr	r3, [pc, #48]	@ (8002390 <__NVIC_SetPriorityGrouping+0x44>)
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002368:	4013      	ands	r3, r2
 800236a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002374:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800237c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800237e:	4a04      	ldr	r2, [pc, #16]	@ (8002390 <__NVIC_SetPriorityGrouping+0x44>)
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	60d3      	str	r3, [r2, #12]
}
 8002384:	bf00      	nop
 8002386:	3714      	adds	r7, #20
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr
 8002390:	e000ed00 	.word	0xe000ed00

08002394 <__NVIC_GetPriorityGrouping>:
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002398:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <__NVIC_GetPriorityGrouping+0x18>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	0a1b      	lsrs	r3, r3, #8
 800239e:	f003 0307 	and.w	r3, r3, #7
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	e000ed00 	.word	0xe000ed00

080023b0 <__NVIC_EnableIRQ>:
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	4603      	mov	r3, r0
 80023b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	db0b      	blt.n	80023da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	f003 021f 	and.w	r2, r3, #31
 80023c8:	4907      	ldr	r1, [pc, #28]	@ (80023e8 <__NVIC_EnableIRQ+0x38>)
 80023ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ce:	095b      	lsrs	r3, r3, #5
 80023d0:	2001      	movs	r0, #1
 80023d2:	fa00 f202 	lsl.w	r2, r0, r2
 80023d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	e000e100 	.word	0xe000e100

080023ec <__NVIC_SetPriority>:
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	6039      	str	r1, [r7, #0]
 80023f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	db0a      	blt.n	8002416 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	b2da      	uxtb	r2, r3
 8002404:	490c      	ldr	r1, [pc, #48]	@ (8002438 <__NVIC_SetPriority+0x4c>)
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	0112      	lsls	r2, r2, #4
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	440b      	add	r3, r1
 8002410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002414:	e00a      	b.n	800242c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	b2da      	uxtb	r2, r3
 800241a:	4908      	ldr	r1, [pc, #32]	@ (800243c <__NVIC_SetPriority+0x50>)
 800241c:	79fb      	ldrb	r3, [r7, #7]
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	3b04      	subs	r3, #4
 8002424:	0112      	lsls	r2, r2, #4
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	440b      	add	r3, r1
 800242a:	761a      	strb	r2, [r3, #24]
}
 800242c:	bf00      	nop
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr
 8002438:	e000e100 	.word	0xe000e100
 800243c:	e000ed00 	.word	0xe000ed00

08002440 <NVIC_EncodePriority>:
{
 8002440:	b480      	push	{r7}
 8002442:	b089      	sub	sp, #36	@ 0x24
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f003 0307 	and.w	r3, r3, #7
 8002452:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	f1c3 0307 	rsb	r3, r3, #7
 800245a:	2b04      	cmp	r3, #4
 800245c:	bf28      	it	cs
 800245e:	2304      	movcs	r3, #4
 8002460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	3304      	adds	r3, #4
 8002466:	2b06      	cmp	r3, #6
 8002468:	d902      	bls.n	8002470 <NVIC_EncodePriority+0x30>
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3b03      	subs	r3, #3
 800246e:	e000      	b.n	8002472 <NVIC_EncodePriority+0x32>
 8002470:	2300      	movs	r3, #0
 8002472:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002474:	f04f 32ff 	mov.w	r2, #4294967295
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	43da      	mvns	r2, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	401a      	ands	r2, r3
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002488:	f04f 31ff 	mov.w	r1, #4294967295
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	fa01 f303 	lsl.w	r3, r1, r3
 8002492:	43d9      	mvns	r1, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002498:	4313      	orrs	r3, r2
}
 800249a:	4618      	mov	r0, r3
 800249c:	3724      	adds	r7, #36	@ 0x24
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b082      	sub	sp, #8
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff ff4c 	bl	800234c <__NVIC_SetPriorityGrouping>
}
 80024b4:	bf00      	nop
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
 80024c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024ca:	2300      	movs	r3, #0
 80024cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024ce:	f7ff ff61 	bl	8002394 <__NVIC_GetPriorityGrouping>
 80024d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	68b9      	ldr	r1, [r7, #8]
 80024d8:	6978      	ldr	r0, [r7, #20]
 80024da:	f7ff ffb1 	bl	8002440 <NVIC_EncodePriority>
 80024de:	4602      	mov	r2, r0
 80024e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ff80 	bl	80023ec <__NVIC_SetPriority>
}
 80024ec:	bf00      	nop
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ff54 	bl	80023b0 <__NVIC_EnableIRQ>
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002518:	2300      	movs	r3, #0
 800251a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff ff0a 	bl	8002334 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e099      	b.n	8002660 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2202      	movs	r2, #2
 8002530:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800254c:	e00f      	b.n	800256e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800254e:	f7ff fef1 	bl	8002334 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b05      	cmp	r3, #5
 800255a:	d908      	bls.n	800256e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2220      	movs	r2, #32
 8002560:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2203      	movs	r2, #3
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e078      	b.n	8002660 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1e8      	bne.n	800254e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002584:	697a      	ldr	r2, [r7, #20]
 8002586:	4b38      	ldr	r3, [pc, #224]	@ (8002668 <HAL_DMA_Init+0x158>)
 8002588:	4013      	ands	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800259a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	699b      	ldr	r3, [r3, #24]
 80025ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6a1b      	ldr	r3, [r3, #32]
 80025b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	4313      	orrs	r3, r2
 80025be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	2b04      	cmp	r3, #4
 80025c6:	d107      	bne.n	80025d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d0:	4313      	orrs	r3, r2
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	f023 0307 	bic.w	r3, r3, #7
 80025ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025f4:	697a      	ldr	r2, [r7, #20]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d117      	bne.n	8002632 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002606:	697a      	ldr	r2, [r7, #20]
 8002608:	4313      	orrs	r3, r2
 800260a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00e      	beq.n	8002632 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 fa6f 	bl	8002af8 <DMA_CheckFifoParam>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d008      	beq.n	8002632 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2240      	movs	r2, #64	@ 0x40
 8002624:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800262e:	2301      	movs	r3, #1
 8002630:	e016      	b.n	8002660 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 fa26 	bl	8002a8c <DMA_CalcBaseAndBitshift>
 8002640:	4603      	mov	r3, r0
 8002642:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002648:	223f      	movs	r2, #63	@ 0x3f
 800264a:	409a      	lsls	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	f010803f 	.word	0xf010803f

0800266c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b086      	sub	sp, #24
 8002670:	af00      	add	r7, sp, #0
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	60b9      	str	r1, [r7, #8]
 8002676:	607a      	str	r2, [r7, #4]
 8002678:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800267a:	2300      	movs	r3, #0
 800267c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002682:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800268a:	2b01      	cmp	r3, #1
 800268c:	d101      	bne.n	8002692 <HAL_DMA_Start_IT+0x26>
 800268e:	2302      	movs	r3, #2
 8002690:	e040      	b.n	8002714 <HAL_DMA_Start_IT+0xa8>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2201      	movs	r2, #1
 8002696:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d12f      	bne.n	8002706 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2202      	movs	r2, #2
 80026aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	68f8      	ldr	r0, [r7, #12]
 80026bc:	f000 f9b8 	bl	8002a30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026c4:	223f      	movs	r2, #63	@ 0x3f
 80026c6:	409a      	lsls	r2, r3
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0216 	orr.w	r2, r2, #22
 80026da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d007      	beq.n	80026f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0208 	orr.w	r2, r2, #8
 80026f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	e005      	b.n	8002712 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800270e:	2302      	movs	r3, #2
 8002710:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002712:	7dfb      	ldrb	r3, [r7, #23]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002724:	2300      	movs	r3, #0
 8002726:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002728:	4b8e      	ldr	r3, [pc, #568]	@ (8002964 <HAL_DMA_IRQHandler+0x248>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a8e      	ldr	r2, [pc, #568]	@ (8002968 <HAL_DMA_IRQHandler+0x24c>)
 800272e:	fba2 2303 	umull	r2, r3, r2, r3
 8002732:	0a9b      	lsrs	r3, r3, #10
 8002734:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002746:	2208      	movs	r2, #8
 8002748:	409a      	lsls	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	4013      	ands	r3, r2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d01a      	beq.n	8002788 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d013      	beq.n	8002788 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f022 0204 	bic.w	r2, r2, #4
 800276e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002774:	2208      	movs	r2, #8
 8002776:	409a      	lsls	r2, r3
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002780:	f043 0201 	orr.w	r2, r3, #1
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278c:	2201      	movs	r2, #1
 800278e:	409a      	lsls	r2, r3
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d012      	beq.n	80027be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	2201      	movs	r2, #1
 80027ac:	409a      	lsls	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027b6:	f043 0202 	orr.w	r2, r3, #2
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027c2:	2204      	movs	r2, #4
 80027c4:	409a      	lsls	r2, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	4013      	ands	r3, r2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d012      	beq.n	80027f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027e0:	2204      	movs	r2, #4
 80027e2:	409a      	lsls	r2, r3
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ec:	f043 0204 	orr.w	r2, r3, #4
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	2210      	movs	r2, #16
 80027fa:	409a      	lsls	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4013      	ands	r3, r2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d043      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0308 	and.w	r3, r3, #8
 800280e:	2b00      	cmp	r3, #0
 8002810:	d03c      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002816:	2210      	movs	r2, #16
 8002818:	409a      	lsls	r2, r3
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d018      	beq.n	800285e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d108      	bne.n	800284c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283e:	2b00      	cmp	r3, #0
 8002840:	d024      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	4798      	blx	r3
 800284a:	e01f      	b.n	800288c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01b      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002858:	6878      	ldr	r0, [r7, #4]
 800285a:	4798      	blx	r3
 800285c:	e016      	b.n	800288c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002868:	2b00      	cmp	r3, #0
 800286a:	d107      	bne.n	800287c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0208 	bic.w	r2, r2, #8
 800287a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	2b00      	cmp	r3, #0
 8002882:	d003      	beq.n	800288c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002890:	2220      	movs	r2, #32
 8002892:	409a      	lsls	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4013      	ands	r3, r2
 8002898:	2b00      	cmp	r3, #0
 800289a:	f000 808f 	beq.w	80029bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0310 	and.w	r3, r3, #16
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 8087 	beq.w	80029bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b2:	2220      	movs	r2, #32
 80028b4:	409a      	lsls	r2, r3
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	d136      	bne.n	8002934 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f022 0216 	bic.w	r2, r2, #22
 80028d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	695a      	ldr	r2, [r3, #20]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d103      	bne.n	80028f6 <HAL_DMA_IRQHandler+0x1da>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d007      	beq.n	8002906 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0208 	bic.w	r2, r2, #8
 8002904:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800290a:	223f      	movs	r2, #63	@ 0x3f
 800290c:	409a      	lsls	r2, r3
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002926:	2b00      	cmp	r3, #0
 8002928:	d07e      	beq.n	8002a28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	4798      	blx	r3
        }
        return;
 8002932:	e079      	b.n	8002a28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d01d      	beq.n	800297e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10d      	bne.n	800296c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002954:	2b00      	cmp	r3, #0
 8002956:	d031      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	4798      	blx	r3
 8002960:	e02c      	b.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
 8002962:	bf00      	nop
 8002964:	2000005c 	.word	0x2000005c
 8002968:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d023      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
 800297c:	e01e      	b.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002988:	2b00      	cmp	r3, #0
 800298a:	d10f      	bne.n	80029ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0210 	bic.w	r2, r2, #16
 800299a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d032      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c8:	f003 0301 	and.w	r3, r3, #1
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d022      	beq.n	8002a16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2205      	movs	r2, #5
 80029d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0201 	bic.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	3301      	adds	r3, #1
 80029ec:	60bb      	str	r3, [r7, #8]
 80029ee:	697a      	ldr	r2, [r7, #20]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d307      	bcc.n	8002a04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d1f2      	bne.n	80029e8 <HAL_DMA_IRQHandler+0x2cc>
 8002a02:	e000      	b.n	8002a06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d005      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	4798      	blx	r3
 8002a26:	e000      	b.n	8002a2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a28:	bf00      	nop
    }
  }
}
 8002a2a:	3718      	adds	r7, #24
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b085      	sub	sp, #20
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b40      	cmp	r3, #64	@ 0x40
 8002a5c:	d108      	bne.n	8002a70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a6e:	e007      	b.n	8002a80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	68ba      	ldr	r2, [r7, #8]
 8002a76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	60da      	str	r2, [r3, #12]
}
 8002a80:	bf00      	nop
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	3b10      	subs	r3, #16
 8002a9c:	4a14      	ldr	r2, [pc, #80]	@ (8002af0 <DMA_CalcBaseAndBitshift+0x64>)
 8002a9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa2:	091b      	lsrs	r3, r3, #4
 8002aa4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aa6:	4a13      	ldr	r2, [pc, #76]	@ (8002af4 <DMA_CalcBaseAndBitshift+0x68>)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4413      	add	r3, r2
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2b03      	cmp	r3, #3
 8002ab8:	d909      	bls.n	8002ace <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ac2:	f023 0303 	bic.w	r3, r3, #3
 8002ac6:	1d1a      	adds	r2, r3, #4
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	659a      	str	r2, [r3, #88]	@ 0x58
 8002acc:	e007      	b.n	8002ade <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002ad6:	f023 0303 	bic.w	r3, r3, #3
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	aaaaaaab 	.word	0xaaaaaaab
 8002af4:	08009984 	.word	0x08009984

08002af8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d11f      	bne.n	8002b52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d856      	bhi.n	8002bc6 <DMA_CheckFifoParam+0xce>
 8002b18:	a201      	add	r2, pc, #4	@ (adr r2, 8002b20 <DMA_CheckFifoParam+0x28>)
 8002b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b1e:	bf00      	nop
 8002b20:	08002b31 	.word	0x08002b31
 8002b24:	08002b43 	.word	0x08002b43
 8002b28:	08002b31 	.word	0x08002b31
 8002b2c:	08002bc7 	.word	0x08002bc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d046      	beq.n	8002bca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b40:	e043      	b.n	8002bca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b4a:	d140      	bne.n	8002bce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b50:	e03d      	b.n	8002bce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b5a:	d121      	bne.n	8002ba0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	2b03      	cmp	r3, #3
 8002b60:	d837      	bhi.n	8002bd2 <DMA_CheckFifoParam+0xda>
 8002b62:	a201      	add	r2, pc, #4	@ (adr r2, 8002b68 <DMA_CheckFifoParam+0x70>)
 8002b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b68:	08002b79 	.word	0x08002b79
 8002b6c:	08002b7f 	.word	0x08002b7f
 8002b70:	08002b79 	.word	0x08002b79
 8002b74:	08002b91 	.word	0x08002b91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b7c:	e030      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d025      	beq.n	8002bd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b8e:	e022      	b.n	8002bd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b98:	d11f      	bne.n	8002bda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b9e:	e01c      	b.n	8002bda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d903      	bls.n	8002bae <DMA_CheckFifoParam+0xb6>
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	2b03      	cmp	r3, #3
 8002baa:	d003      	beq.n	8002bb4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bac:	e018      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	73fb      	strb	r3, [r7, #15]
      break;
 8002bb2:	e015      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d00e      	beq.n	8002bde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bc4:	e00b      	b.n	8002bde <DMA_CheckFifoParam+0xe6>
      break;
 8002bc6:	bf00      	nop
 8002bc8:	e00a      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bca:	bf00      	nop
 8002bcc:	e008      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bce:	bf00      	nop
 8002bd0:	e006      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd2:	bf00      	nop
 8002bd4:	e004      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bd6:	bf00      	nop
 8002bd8:	e002      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002bda:	bf00      	nop
 8002bdc:	e000      	b.n	8002be0 <DMA_CheckFifoParam+0xe8>
      break;
 8002bde:	bf00      	nop
    }
  } 
  
  return status; 
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop

08002bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b089      	sub	sp, #36	@ 0x24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	61fb      	str	r3, [r7, #28]
 8002c0a:	e159      	b.n	8002ec0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	fa02 f303 	lsl.w	r3, r2, r3
 8002c14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	f040 8148 	bne.w	8002eba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d005      	beq.n	8002c42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	d130      	bne.n	8002ca4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c48:	69fb      	ldr	r3, [r7, #28]
 8002c4a:	005b      	lsls	r3, r3, #1
 8002c4c:	2203      	movs	r2, #3
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4013      	ands	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	fa02 f303 	lsl.w	r3, r2, r3
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c78:	2201      	movs	r2, #1
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	69ba      	ldr	r2, [r7, #24]
 8002c84:	4013      	ands	r3, r2
 8002c86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	091b      	lsrs	r3, r3, #4
 8002c8e:	f003 0201 	and.w	r2, r3, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	69ba      	ldr	r2, [r7, #24]
 8002ca2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	2b03      	cmp	r3, #3
 8002cae:	d017      	beq.n	8002ce0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	2203      	movs	r2, #3
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	005b      	lsls	r3, r3, #1
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d123      	bne.n	8002d34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	08da      	lsrs	r2, r3, #3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3208      	adds	r2, #8
 8002cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	f003 0307 	and.w	r3, r3, #7
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	220f      	movs	r2, #15
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	691a      	ldr	r2, [r3, #16]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	08da      	lsrs	r2, r3, #3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	3208      	adds	r2, #8
 8002d2e:	69b9      	ldr	r1, [r7, #24]
 8002d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	2203      	movs	r2, #3
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	69ba      	ldr	r2, [r7, #24]
 8002d48:	4013      	ands	r3, r2
 8002d4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0203 	and.w	r2, r3, #3
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 80a2 	beq.w	8002eba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	60fb      	str	r3, [r7, #12]
 8002d7a:	4b57      	ldr	r3, [pc, #348]	@ (8002ed8 <HAL_GPIO_Init+0x2e8>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d7e:	4a56      	ldr	r2, [pc, #344]	@ (8002ed8 <HAL_GPIO_Init+0x2e8>)
 8002d80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d86:	4b54      	ldr	r3, [pc, #336]	@ (8002ed8 <HAL_GPIO_Init+0x2e8>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d92:	4a52      	ldr	r2, [pc, #328]	@ (8002edc <HAL_GPIO_Init+0x2ec>)
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	089b      	lsrs	r3, r3, #2
 8002d98:	3302      	adds	r3, #2
 8002d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	220f      	movs	r2, #15
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4013      	ands	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	4a49      	ldr	r2, [pc, #292]	@ (8002ee0 <HAL_GPIO_Init+0x2f0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d019      	beq.n	8002df2 <HAL_GPIO_Init+0x202>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a48      	ldr	r2, [pc, #288]	@ (8002ee4 <HAL_GPIO_Init+0x2f4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d013      	beq.n	8002dee <HAL_GPIO_Init+0x1fe>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a47      	ldr	r2, [pc, #284]	@ (8002ee8 <HAL_GPIO_Init+0x2f8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00d      	beq.n	8002dea <HAL_GPIO_Init+0x1fa>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a46      	ldr	r2, [pc, #280]	@ (8002eec <HAL_GPIO_Init+0x2fc>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d007      	beq.n	8002de6 <HAL_GPIO_Init+0x1f6>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a45      	ldr	r2, [pc, #276]	@ (8002ef0 <HAL_GPIO_Init+0x300>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d101      	bne.n	8002de2 <HAL_GPIO_Init+0x1f2>
 8002dde:	2304      	movs	r3, #4
 8002de0:	e008      	b.n	8002df4 <HAL_GPIO_Init+0x204>
 8002de2:	2307      	movs	r3, #7
 8002de4:	e006      	b.n	8002df4 <HAL_GPIO_Init+0x204>
 8002de6:	2303      	movs	r3, #3
 8002de8:	e004      	b.n	8002df4 <HAL_GPIO_Init+0x204>
 8002dea:	2302      	movs	r3, #2
 8002dec:	e002      	b.n	8002df4 <HAL_GPIO_Init+0x204>
 8002dee:	2301      	movs	r3, #1
 8002df0:	e000      	b.n	8002df4 <HAL_GPIO_Init+0x204>
 8002df2:	2300      	movs	r3, #0
 8002df4:	69fa      	ldr	r2, [r7, #28]
 8002df6:	f002 0203 	and.w	r2, r2, #3
 8002dfa:	0092      	lsls	r2, r2, #2
 8002dfc:	4093      	lsls	r3, r2
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e04:	4935      	ldr	r1, [pc, #212]	@ (8002edc <HAL_GPIO_Init+0x2ec>)
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	089b      	lsrs	r3, r3, #2
 8002e0a:	3302      	adds	r3, #2
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e12:	4b38      	ldr	r3, [pc, #224]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d003      	beq.n	8002e36 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e2e:	69ba      	ldr	r2, [r7, #24]
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e36:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e3c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e60:	4a24      	ldr	r2, [pc, #144]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e66:	4b23      	ldr	r3, [pc, #140]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	4013      	ands	r3, r2
 8002e74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e8a:	4a1a      	ldr	r2, [pc, #104]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e8c:	69bb      	ldr	r3, [r7, #24]
 8002e8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e90:	4b18      	ldr	r3, [pc, #96]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002eb4:	4a0f      	ldr	r2, [pc, #60]	@ (8002ef4 <HAL_GPIO_Init+0x304>)
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	61fb      	str	r3, [r7, #28]
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	2b0f      	cmp	r3, #15
 8002ec4:	f67f aea2 	bls.w	8002c0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ec8:	bf00      	nop
 8002eca:	bf00      	nop
 8002ecc:	3724      	adds	r7, #36	@ 0x24
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40013800 	.word	0x40013800
 8002ee0:	40020000 	.word	0x40020000
 8002ee4:	40020400 	.word	0x40020400
 8002ee8:	40020800 	.word	0x40020800
 8002eec:	40020c00 	.word	0x40020c00
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	40013c00 	.word	0x40013c00

08002ef8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
 8002f00:	460b      	mov	r3, r1
 8002f02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	691a      	ldr	r2, [r3, #16]
 8002f08:	887b      	ldrh	r3, [r7, #2]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d002      	beq.n	8002f16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f10:	2301      	movs	r3, #1
 8002f12:	73fb      	strb	r3, [r7, #15]
 8002f14:	e001      	b.n	8002f1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f16:	2300      	movs	r3, #0
 8002f18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr

08002f28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	807b      	strh	r3, [r7, #2]
 8002f34:	4613      	mov	r3, r2
 8002f36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f38:	787b      	ldrb	r3, [r7, #1]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d003      	beq.n	8002f46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f3e:	887a      	ldrh	r2, [r7, #2]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f44:	e003      	b.n	8002f4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f46:	887b      	ldrh	r3, [r7, #2]
 8002f48:	041a      	lsls	r2, r3, #16
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	619a      	str	r2, [r3, #24]
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
	...

08002f5c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d101      	bne.n	8002f6e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e128      	b.n	80031c0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a90      	ldr	r2, [pc, #576]	@ (80031c8 <HAL_I2S_Init+0x26c>)
 8002f86:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7fe ff8d 	bl	8001ea8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2202      	movs	r2, #2
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002fa4:	f023 030f 	bic.w	r3, r3, #15
 8002fa8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	695b      	ldr	r3, [r3, #20]
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d060      	beq.n	800307c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002fc2:	2310      	movs	r3, #16
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	e001      	b.n	8002fcc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002fc8:	2320      	movs	r3, #32
 8002fca:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	2b20      	cmp	r3, #32
 8002fd2:	d802      	bhi.n	8002fda <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002fda:	2001      	movs	r0, #1
 8002fdc:	f001 fabe 	bl	800455c <HAL_RCCEx_GetPeriphCLKFreq>
 8002fe0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fea:	d125      	bne.n	8003038 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d010      	beq.n	8003016 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003010:	3305      	adds	r3, #5
 8003012:	613b      	str	r3, [r7, #16]
 8003014:	e01f      	b.n	8003056 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	68fa      	ldr	r2, [r7, #12]
 800301c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003020:	4613      	mov	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4413      	add	r3, r2
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	461a      	mov	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003032:	3305      	adds	r3, #5
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	e00e      	b.n	8003056 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003040:	4613      	mov	r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	4413      	add	r3, r2
 8003046:	005b      	lsls	r3, r3, #1
 8003048:	461a      	mov	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003052:	3305      	adds	r3, #5
 8003054:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4a5c      	ldr	r2, [pc, #368]	@ (80031cc <HAL_I2S_Init+0x270>)
 800305a:	fba2 2303 	umull	r2, r3, r2, r3
 800305e:	08db      	lsrs	r3, r3, #3
 8003060:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800306a:	693a      	ldr	r2, [r7, #16]
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	085b      	lsrs	r3, r3, #1
 8003072:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003074:	69bb      	ldr	r3, [r7, #24]
 8003076:	021b      	lsls	r3, r3, #8
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	e003      	b.n	8003084 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800307c:	2302      	movs	r3, #2
 800307e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003084:	69fb      	ldr	r3, [r7, #28]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d902      	bls.n	8003090 <HAL_I2S_Init+0x134>
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	2bff      	cmp	r3, #255	@ 0xff
 800308e:	d907      	bls.n	80030a0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003094:	f043 0210 	orr.w	r2, r3, #16
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e08f      	b.n	80031c0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691a      	ldr	r2, [r3, #16]
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	ea42 0103 	orr.w	r1, r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	69fa      	ldr	r2, [r7, #28]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80030be:	f023 030f 	bic.w	r3, r3, #15
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6851      	ldr	r1, [r2, #4]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6892      	ldr	r2, [r2, #8]
 80030ca:	4311      	orrs	r1, r2
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	68d2      	ldr	r2, [r2, #12]
 80030d0:	4311      	orrs	r1, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6992      	ldr	r2, [r2, #24]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	431a      	orrs	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030e2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a1b      	ldr	r3, [r3, #32]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d161      	bne.n	80031b0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	4a38      	ldr	r2, [pc, #224]	@ (80031d0 <HAL_I2S_Init+0x274>)
 80030f0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a37      	ldr	r2, [pc, #220]	@ (80031d4 <HAL_I2S_Init+0x278>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d101      	bne.n	8003100 <HAL_I2S_Init+0x1a4>
 80030fc:	4b36      	ldr	r3, [pc, #216]	@ (80031d8 <HAL_I2S_Init+0x27c>)
 80030fe:	e001      	b.n	8003104 <HAL_I2S_Init+0x1a8>
 8003100:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003104:	69db      	ldr	r3, [r3, #28]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6812      	ldr	r2, [r2, #0]
 800310a:	4932      	ldr	r1, [pc, #200]	@ (80031d4 <HAL_I2S_Init+0x278>)
 800310c:	428a      	cmp	r2, r1
 800310e:	d101      	bne.n	8003114 <HAL_I2S_Init+0x1b8>
 8003110:	4a31      	ldr	r2, [pc, #196]	@ (80031d8 <HAL_I2S_Init+0x27c>)
 8003112:	e001      	b.n	8003118 <HAL_I2S_Init+0x1bc>
 8003114:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003118:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800311c:	f023 030f 	bic.w	r3, r3, #15
 8003120:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a2b      	ldr	r2, [pc, #172]	@ (80031d4 <HAL_I2S_Init+0x278>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d101      	bne.n	8003130 <HAL_I2S_Init+0x1d4>
 800312c:	4b2a      	ldr	r3, [pc, #168]	@ (80031d8 <HAL_I2S_Init+0x27c>)
 800312e:	e001      	b.n	8003134 <HAL_I2S_Init+0x1d8>
 8003130:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003134:	2202      	movs	r2, #2
 8003136:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a25      	ldr	r2, [pc, #148]	@ (80031d4 <HAL_I2S_Init+0x278>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d101      	bne.n	8003146 <HAL_I2S_Init+0x1ea>
 8003142:	4b25      	ldr	r3, [pc, #148]	@ (80031d8 <HAL_I2S_Init+0x27c>)
 8003144:	e001      	b.n	800314a <HAL_I2S_Init+0x1ee>
 8003146:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800314a:	69db      	ldr	r3, [r3, #28]
 800314c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003156:	d003      	beq.n	8003160 <HAL_I2S_Init+0x204>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d103      	bne.n	8003168 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003160:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	e001      	b.n	800316c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003168:	2300      	movs	r3, #0
 800316a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003176:	4313      	orrs	r3, r2
 8003178:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003180:	4313      	orrs	r3, r2
 8003182:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800318a:	4313      	orrs	r3, r2
 800318c:	b29a      	uxth	r2, r3
 800318e:	897b      	ldrh	r3, [r7, #10]
 8003190:	4313      	orrs	r3, r2
 8003192:	b29b      	uxth	r3, r3
 8003194:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003198:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a0d      	ldr	r2, [pc, #52]	@ (80031d4 <HAL_I2S_Init+0x278>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_I2S_Init+0x24c>
 80031a4:	4b0c      	ldr	r3, [pc, #48]	@ (80031d8 <HAL_I2S_Init+0x27c>)
 80031a6:	e001      	b.n	80031ac <HAL_I2S_Init+0x250>
 80031a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031ac:	897a      	ldrh	r2, [r7, #10]
 80031ae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3720      	adds	r7, #32
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	080034c9 	.word	0x080034c9
 80031cc:	cccccccd 	.word	0xcccccccd
 80031d0:	080035dd 	.word	0x080035dd
 80031d4:	40003800 	.word	0x40003800
 80031d8:	40003400 	.word	0x40003400

080031dc <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	4613      	mov	r3, r2
 80031e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <HAL_I2S_Transmit_DMA+0x1a>
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d101      	bne.n	80031fa <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e08a      	b.n	8003310 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b01      	cmp	r3, #1
 8003204:	d001      	beq.n	800320a <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8003206:	2302      	movs	r3, #2
 8003208:	e082      	b.n	8003310 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_I2S_Transmit_DMA+0x3e>
 8003216:	2302      	movs	r3, #2
 8003218:	e07a      	b.n	8003310 <HAL_I2S_Transmit_DMA+0x134>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2203      	movs	r2, #3
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	68ba      	ldr	r2, [r7, #8]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b03      	cmp	r3, #3
 8003246:	d002      	beq.n	800324e <HAL_I2S_Transmit_DMA+0x72>
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b05      	cmp	r3, #5
 800324c:	d10a      	bne.n	8003264 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 800324e:	88fb      	ldrh	r3, [r7, #6]
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	b29a      	uxth	r2, r3
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8003258:	88fb      	ldrh	r3, [r7, #6]
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003262:	e005      	b.n	8003270 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	88fa      	ldrh	r2, [r7, #6]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	88fa      	ldrh	r2, [r7, #6]
 800326e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003274:	4a28      	ldr	r2, [pc, #160]	@ (8003318 <HAL_I2S_Transmit_DMA+0x13c>)
 8003276:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800327c:	4a27      	ldr	r2, [pc, #156]	@ (800331c <HAL_I2S_Transmit_DMA+0x140>)
 800327e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003284:	4a26      	ldr	r2, [pc, #152]	@ (8003320 <HAL_I2S_Transmit_DMA+0x144>)
 8003286:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003290:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8003298:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 80032a0:	f7ff f9e4 	bl	800266c <HAL_DMA_Start_IT>
 80032a4:	4603      	mov	r3, r0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00f      	beq.n	80032ca <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ae:	f043 0208 	orr.w	r2, r3, #8
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e022      	b.n	8003310 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d107      	bne.n	80032f0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f042 0202 	orr.w	r2, r2, #2
 80032ee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	69db      	ldr	r3, [r3, #28]
 80032f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d107      	bne.n	800330e <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	69da      	ldr	r2, [r3, #28]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800330c:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 800330e:	2300      	movs	r3, #0
}
 8003310:	4618      	mov	r0, r3
 8003312:	3718      	adds	r7, #24
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	080033a7 	.word	0x080033a7
 800331c:	08003365 	.word	0x08003365
 8003320:	080033c3 	.word	0x080033c3

08003324 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
}
 8003334:	bf00      	nop
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}

0800333c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003370:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69db      	ldr	r3, [r3, #28]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10e      	bne.n	8003398 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f022 0202 	bic.w	r2, r2, #2
 8003388:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8003398:	68f8      	ldr	r0, [r7, #12]
 800339a:	f7fe fd11 	bl	8001dc0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800339e:	bf00      	nop
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b084      	sub	sp, #16
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	f7fe fcdb 	bl	8001d70 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80033ba:	bf00      	nop
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b084      	sub	sp, #16
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0203 	bic.w	r2, r2, #3
 80033de:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2200      	movs	r2, #0
 80033e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f8:	f043 0208 	orr.w	r2, r3, #8
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff ffa5 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341a:	881a      	ldrh	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003426:	1c9a      	adds	r2, r3, #2
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003430:	b29b      	uxth	r3, r3
 8003432:	3b01      	subs	r3, #1
 8003434:	b29a      	uxth	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343e:	b29b      	uxth	r3, r3
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10e      	bne.n	8003462 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003452:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f7fe fcaf 	bl	8001dc0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003462:	bf00      	nop
 8003464:	3708      	adds	r7, #8
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}

0800346a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800346a:	b580      	push	{r7, lr}
 800346c:	b082      	sub	sp, #8
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	68da      	ldr	r2, [r3, #12]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	b292      	uxth	r2, r2
 800347e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003484:	1c9a      	adds	r2, r3, #2
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800348e:	b29b      	uxth	r3, r3
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800349c:	b29b      	uxth	r3, r3
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10e      	bne.n	80034c0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685a      	ldr	r2, [r3, #4]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034b0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2201      	movs	r2, #1
 80034b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	f7ff ff3e 	bl	800333c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034c0:	bf00      	nop
 80034c2:	3708      	adds	r7, #8
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d13a      	bne.n	800355a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d109      	bne.n	8003502 <I2S_IRQHandler+0x3a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f8:	2b40      	cmp	r3, #64	@ 0x40
 80034fa:	d102      	bne.n	8003502 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f7ff ffb4 	bl	800346a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003508:	2b40      	cmp	r3, #64	@ 0x40
 800350a:	d126      	bne.n	800355a <I2S_IRQHandler+0x92>
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 0320 	and.w	r3, r3, #32
 8003516:	2b20      	cmp	r3, #32
 8003518:	d11f      	bne.n	800355a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	685a      	ldr	r2, [r3, #4]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003528:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800352a:	2300      	movs	r3, #0
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354c:	f043 0202 	orr.w	r2, r3, #2
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f7ff fefb 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b03      	cmp	r3, #3
 8003564:	d136      	bne.n	80035d4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	f003 0302 	and.w	r3, r3, #2
 800356c:	2b02      	cmp	r3, #2
 800356e:	d109      	bne.n	8003584 <I2S_IRQHandler+0xbc>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800357a:	2b80      	cmp	r3, #128	@ 0x80
 800357c:	d102      	bne.n	8003584 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f7ff ff45 	bl	800340e <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b08      	cmp	r3, #8
 800358c:	d122      	bne.n	80035d4 <I2S_IRQHandler+0x10c>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0320 	and.w	r3, r3, #32
 8003598:	2b20      	cmp	r3, #32
 800359a:	d11b      	bne.n	80035d4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685a      	ldr	r2, [r3, #4]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80035aa:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80035ac:	2300      	movs	r3, #0
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c6:	f043 0204 	orr.w	r2, r3, #4
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7ff febe 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035d4:	bf00      	nop
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b088      	sub	sp, #32
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a92      	ldr	r2, [pc, #584]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d101      	bne.n	80035fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80035f6:	4b92      	ldr	r3, [pc, #584]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035f8:	e001      	b.n	80035fe <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80035fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a8b      	ldr	r2, [pc, #556]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d101      	bne.n	8003618 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003614:	4b8a      	ldr	r3, [pc, #552]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003616:	e001      	b.n	800361c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003618:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003628:	d004      	beq.n	8003634 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b00      	cmp	r3, #0
 8003630:	f040 8099 	bne.w	8003766 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0302 	and.w	r3, r3, #2
 800363a:	2b02      	cmp	r3, #2
 800363c:	d107      	bne.n	800364e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f925 	bl	8003898 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	d107      	bne.n	8003668 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365e:	2b00      	cmp	r3, #0
 8003660:	d002      	beq.n	8003668 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f000 f9c8 	bl	80039f8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800366e:	2b40      	cmp	r3, #64	@ 0x40
 8003670:	d13a      	bne.n	80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b00      	cmp	r3, #0
 800367a:	d035      	beq.n	80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a6e      	ldr	r2, [pc, #440]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d101      	bne.n	800368a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003686:	4b6e      	ldr	r3, [pc, #440]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003688:	e001      	b.n	800368e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800368a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4969      	ldr	r1, [pc, #420]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003696:	428b      	cmp	r3, r1
 8003698:	d101      	bne.n	800369e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800369a:	4b69      	ldr	r3, [pc, #420]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800369c:	e001      	b.n	80036a2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800369e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036a2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80036a6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	685a      	ldr	r2, [r3, #4]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80036b6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036b8:	2300      	movs	r3, #0
 80036ba:	60fb      	str	r3, [r7, #12]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	60fb      	str	r3, [r7, #12]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	60fb      	str	r3, [r7, #12]
 80036cc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036da:	f043 0202 	orr.w	r2, r3, #2
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff fe34 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b08      	cmp	r3, #8
 80036f0:	f040 80c3 	bne.w	800387a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 80bd 	beq.w	800387a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800370e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a49      	ldr	r2, [pc, #292]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d101      	bne.n	800371e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800371a:	4b49      	ldr	r3, [pc, #292]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800371c:	e001      	b.n	8003722 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800371e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4944      	ldr	r1, [pc, #272]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800372a:	428b      	cmp	r3, r1
 800372c:	d101      	bne.n	8003732 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800372e:	4b44      	ldr	r3, [pc, #272]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003730:	e001      	b.n	8003736 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003732:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003736:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800373a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800373c:	2300      	movs	r3, #0
 800373e:	60bb      	str	r3, [r7, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	60bb      	str	r3, [r7, #8]
 8003748:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	f043 0204 	orr.w	r2, r3, #4
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7ff fdf6 	bl	8003350 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003764:	e089      	b.n	800387a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b02      	cmp	r3, #2
 800376e:	d107      	bne.n	8003780 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f8be 	bl	80038fc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b01      	cmp	r3, #1
 8003788:	d107      	bne.n	800379a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	d002      	beq.n	800379a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f000 f8fd 	bl	8003994 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a0:	2b40      	cmp	r3, #64	@ 0x40
 80037a2:	d12f      	bne.n	8003804 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d02a      	beq.n	8003804 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80037bc:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a1e      	ldr	r2, [pc, #120]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d101      	bne.n	80037cc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80037c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037ca:	e001      	b.n	80037d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80037cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4919      	ldr	r1, [pc, #100]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037d8:	428b      	cmp	r3, r1
 80037da:	d101      	bne.n	80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80037dc:	4b18      	ldr	r3, [pc, #96]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037de:	e001      	b.n	80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80037e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037e4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037e8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f6:	f043 0202 	orr.w	r2, r3, #2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f7ff fda6 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003804:	69bb      	ldr	r3, [r7, #24]
 8003806:	f003 0308 	and.w	r3, r3, #8
 800380a:	2b08      	cmp	r3, #8
 800380c:	d136      	bne.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	f003 0320 	and.w	r3, r3, #32
 8003814:	2b00      	cmp	r3, #0
 8003816:	d031      	beq.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a07      	ldr	r2, [pc, #28]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d101      	bne.n	8003826 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003822:	4b07      	ldr	r3, [pc, #28]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003824:	e001      	b.n	800382a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003826:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800382a:	685a      	ldr	r2, [r3, #4]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4902      	ldr	r1, [pc, #8]	@ (800383c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003832:	428b      	cmp	r3, r1
 8003834:	d106      	bne.n	8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003836:	4b02      	ldr	r3, [pc, #8]	@ (8003840 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003838:	e006      	b.n	8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800383a:	bf00      	nop
 800383c:	40003800 	.word	0x40003800
 8003840:	40003400 	.word	0x40003400
 8003844:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003848:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800384c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800385c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2201      	movs	r2, #1
 8003862:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386a:	f043 0204 	orr.w	r2, r3, #4
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7ff fd6c 	bl	8003350 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003878:	e000      	b.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800387a:	bf00      	nop
}
 800387c:	bf00      	nop
 800387e:	3720      	adds	r7, #32
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a4:	1c99      	adds	r1, r3, #2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6251      	str	r1, [r2, #36]	@ 0x24
 80038aa:	881a      	ldrh	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	3b01      	subs	r3, #1
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d113      	bne.n	80038f2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	685a      	ldr	r2, [r3, #4]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038d8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d106      	bne.n	80038f2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7ff ffc9 	bl	8003884 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038f2:	bf00      	nop
 80038f4:	3708      	adds	r7, #8
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003908:	1c99      	adds	r1, r3, #2
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	6251      	str	r1, [r2, #36]	@ 0x24
 800390e:	8819      	ldrh	r1, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a1d      	ldr	r2, [pc, #116]	@ (800398c <I2SEx_TxISR_I2SExt+0x90>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d101      	bne.n	800391e <I2SEx_TxISR_I2SExt+0x22>
 800391a:	4b1d      	ldr	r3, [pc, #116]	@ (8003990 <I2SEx_TxISR_I2SExt+0x94>)
 800391c:	e001      	b.n	8003922 <I2SEx_TxISR_I2SExt+0x26>
 800391e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003922:	460a      	mov	r2, r1
 8003924:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392a:	b29b      	uxth	r3, r3
 800392c:	3b01      	subs	r3, #1
 800392e:	b29a      	uxth	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003938:	b29b      	uxth	r3, r3
 800393a:	2b00      	cmp	r3, #0
 800393c:	d121      	bne.n	8003982 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a12      	ldr	r2, [pc, #72]	@ (800398c <I2SEx_TxISR_I2SExt+0x90>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d101      	bne.n	800394c <I2SEx_TxISR_I2SExt+0x50>
 8003948:	4b11      	ldr	r3, [pc, #68]	@ (8003990 <I2SEx_TxISR_I2SExt+0x94>)
 800394a:	e001      	b.n	8003950 <I2SEx_TxISR_I2SExt+0x54>
 800394c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	490d      	ldr	r1, [pc, #52]	@ (800398c <I2SEx_TxISR_I2SExt+0x90>)
 8003958:	428b      	cmp	r3, r1
 800395a:	d101      	bne.n	8003960 <I2SEx_TxISR_I2SExt+0x64>
 800395c:	4b0c      	ldr	r3, [pc, #48]	@ (8003990 <I2SEx_TxISR_I2SExt+0x94>)
 800395e:	e001      	b.n	8003964 <I2SEx_TxISR_I2SExt+0x68>
 8003960:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003964:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003968:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800396e:	b29b      	uxth	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2201      	movs	r2, #1
 8003978:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7ff ff81 	bl	8003884 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003982:	bf00      	nop
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40003800 	.word	0x40003800
 8003990:	40003400 	.word	0x40003400

08003994 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68d8      	ldr	r0, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	1c99      	adds	r1, r3, #2
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80039ac:	b282      	uxth	r2, r0
 80039ae:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	3b01      	subs	r3, #1
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d113      	bne.n	80039f0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80039d6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7ff ff4a 	bl	8003884 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039f0:	bf00      	nop
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a20      	ldr	r2, [pc, #128]	@ (8003a88 <I2SEx_RxISR_I2SExt+0x90>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d101      	bne.n	8003a0e <I2SEx_RxISR_I2SExt+0x16>
 8003a0a:	4b20      	ldr	r3, [pc, #128]	@ (8003a8c <I2SEx_RxISR_I2SExt+0x94>)
 8003a0c:	e001      	b.n	8003a12 <I2SEx_RxISR_I2SExt+0x1a>
 8003a0e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a12:	68d8      	ldr	r0, [r3, #12]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a18:	1c99      	adds	r1, r3, #2
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003a1e:	b282      	uxth	r2, r0
 8003a20:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d121      	bne.n	8003a7e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a12      	ldr	r2, [pc, #72]	@ (8003a88 <I2SEx_RxISR_I2SExt+0x90>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d101      	bne.n	8003a48 <I2SEx_RxISR_I2SExt+0x50>
 8003a44:	4b11      	ldr	r3, [pc, #68]	@ (8003a8c <I2SEx_RxISR_I2SExt+0x94>)
 8003a46:	e001      	b.n	8003a4c <I2SEx_RxISR_I2SExt+0x54>
 8003a48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a4c:	685a      	ldr	r2, [r3, #4]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	490d      	ldr	r1, [pc, #52]	@ (8003a88 <I2SEx_RxISR_I2SExt+0x90>)
 8003a54:	428b      	cmp	r3, r1
 8003a56:	d101      	bne.n	8003a5c <I2SEx_RxISR_I2SExt+0x64>
 8003a58:	4b0c      	ldr	r3, [pc, #48]	@ (8003a8c <I2SEx_RxISR_I2SExt+0x94>)
 8003a5a:	e001      	b.n	8003a60 <I2SEx_RxISR_I2SExt+0x68>
 8003a5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a60:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a64:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d106      	bne.n	8003a7e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f7ff ff03 	bl	8003884 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a7e:	bf00      	nop
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40003800 	.word	0x40003800
 8003a8c:	40003400 	.word	0x40003400

08003a90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e267      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d075      	beq.n	8003b9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003aae:	4b88      	ldr	r3, [pc, #544]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d00c      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aba:	4b85      	ldr	r3, [pc, #532]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003ac2:	2b08      	cmp	r3, #8
 8003ac4:	d112      	bne.n	8003aec <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ac6:	4b82      	ldr	r3, [pc, #520]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ace:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ad2:	d10b      	bne.n	8003aec <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ad4:	4b7e      	ldr	r3, [pc, #504]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d05b      	beq.n	8003b98 <HAL_RCC_OscConfig+0x108>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d157      	bne.n	8003b98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e242      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003af4:	d106      	bne.n	8003b04 <HAL_RCC_OscConfig+0x74>
 8003af6:	4b76      	ldr	r3, [pc, #472]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a75      	ldr	r2, [pc, #468]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003afc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	e01d      	b.n	8003b40 <HAL_RCC_OscConfig+0xb0>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b0c:	d10c      	bne.n	8003b28 <HAL_RCC_OscConfig+0x98>
 8003b0e:	4b70      	ldr	r3, [pc, #448]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a6f      	ldr	r2, [pc, #444]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b18:	6013      	str	r3, [r2, #0]
 8003b1a:	4b6d      	ldr	r3, [pc, #436]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a6c      	ldr	r2, [pc, #432]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b24:	6013      	str	r3, [r2, #0]
 8003b26:	e00b      	b.n	8003b40 <HAL_RCC_OscConfig+0xb0>
 8003b28:	4b69      	ldr	r3, [pc, #420]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a68      	ldr	r2, [pc, #416]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b32:	6013      	str	r3, [r2, #0]
 8003b34:	4b66      	ldr	r3, [pc, #408]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a65      	ldr	r2, [pc, #404]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d013      	beq.n	8003b70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7fe fbf4 	bl	8002334 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7fe fbf0 	bl	8002334 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	@ 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e207      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b62:	4b5b      	ldr	r3, [pc, #364]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d0f0      	beq.n	8003b50 <HAL_RCC_OscConfig+0xc0>
 8003b6e:	e014      	b.n	8003b9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fe fbe0 	bl	8002334 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b78:	f7fe fbdc 	bl	8002334 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	@ 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e1f3      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b8a:	4b51      	ldr	r3, [pc, #324]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1f0      	bne.n	8003b78 <HAL_RCC_OscConfig+0xe8>
 8003b96:	e000      	b.n	8003b9a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d063      	beq.n	8003c6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ba6:	4b4a      	ldr	r3, [pc, #296]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 030c 	and.w	r3, r3, #12
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00b      	beq.n	8003bca <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bb2:	4b47      	ldr	r3, [pc, #284]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003bba:	2b08      	cmp	r3, #8
 8003bbc:	d11c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bbe:	4b44      	ldr	r3, [pc, #272]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d116      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bca:	4b41      	ldr	r3, [pc, #260]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d005      	beq.n	8003be2 <HAL_RCC_OscConfig+0x152>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d001      	beq.n	8003be2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e1c7      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003be2:	4b3b      	ldr	r3, [pc, #236]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	4937      	ldr	r1, [pc, #220]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bf6:	e03a      	b.n	8003c6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c00:	4b34      	ldr	r3, [pc, #208]	@ (8003cd4 <HAL_RCC_OscConfig+0x244>)
 8003c02:	2201      	movs	r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c06:	f7fe fb95 	bl	8002334 <HAL_GetTick>
 8003c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c0c:	e008      	b.n	8003c20 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c0e:	f7fe fb91 	bl	8002334 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d901      	bls.n	8003c20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e1a8      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c20:	4b2b      	ldr	r3, [pc, #172]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d0f0      	beq.n	8003c0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c2c:	4b28      	ldr	r3, [pc, #160]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	691b      	ldr	r3, [r3, #16]
 8003c38:	00db      	lsls	r3, r3, #3
 8003c3a:	4925      	ldr	r1, [pc, #148]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	600b      	str	r3, [r1, #0]
 8003c40:	e015      	b.n	8003c6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c42:	4b24      	ldr	r3, [pc, #144]	@ (8003cd4 <HAL_RCC_OscConfig+0x244>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c48:	f7fe fb74 	bl	8002334 <HAL_GetTick>
 8003c4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c4e:	e008      	b.n	8003c62 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c50:	f7fe fb70 	bl	8002334 <HAL_GetTick>
 8003c54:	4602      	mov	r2, r0
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e187      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c62:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1f0      	bne.n	8003c50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0308 	and.w	r3, r3, #8
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d036      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	695b      	ldr	r3, [r3, #20]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d016      	beq.n	8003cb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c82:	4b15      	ldr	r3, [pc, #84]	@ (8003cd8 <HAL_RCC_OscConfig+0x248>)
 8003c84:	2201      	movs	r2, #1
 8003c86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fe fb54 	bl	8002334 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c8e:	e008      	b.n	8003ca2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c90:	f7fe fb50 	bl	8002334 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c9e:	2303      	movs	r3, #3
 8003ca0:	e167      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <HAL_RCC_OscConfig+0x240>)
 8003ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d0f0      	beq.n	8003c90 <HAL_RCC_OscConfig+0x200>
 8003cae:	e01b      	b.n	8003ce8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cb0:	4b09      	ldr	r3, [pc, #36]	@ (8003cd8 <HAL_RCC_OscConfig+0x248>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe fb3d 	bl	8002334 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cbc:	e00e      	b.n	8003cdc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cbe:	f7fe fb39 	bl	8002334 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d907      	bls.n	8003cdc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e150      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
 8003cd0:	40023800 	.word	0x40023800
 8003cd4:	42470000 	.word	0x42470000
 8003cd8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cdc:	4b88      	ldr	r3, [pc, #544]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003cde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1ea      	bne.n	8003cbe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f000 8097 	beq.w	8003e24 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cfa:	4b81      	ldr	r3, [pc, #516]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10f      	bne.n	8003d26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	60bb      	str	r3, [r7, #8]
 8003d0a:	4b7d      	ldr	r3, [pc, #500]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d16:	4b7a      	ldr	r3, [pc, #488]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d1e:	60bb      	str	r3, [r7, #8]
 8003d20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d22:	2301      	movs	r3, #1
 8003d24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d26:	4b77      	ldr	r3, [pc, #476]	@ (8003f04 <HAL_RCC_OscConfig+0x474>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d118      	bne.n	8003d64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d32:	4b74      	ldr	r3, [pc, #464]	@ (8003f04 <HAL_RCC_OscConfig+0x474>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a73      	ldr	r2, [pc, #460]	@ (8003f04 <HAL_RCC_OscConfig+0x474>)
 8003d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d3e:	f7fe faf9 	bl	8002334 <HAL_GetTick>
 8003d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d46:	f7fe faf5 	bl	8002334 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e10c      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d58:	4b6a      	ldr	r3, [pc, #424]	@ (8003f04 <HAL_RCC_OscConfig+0x474>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d0f0      	beq.n	8003d46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCC_OscConfig+0x2ea>
 8003d6c:	4b64      	ldr	r3, [pc, #400]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d70:	4a63      	ldr	r2, [pc, #396]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d72:	f043 0301 	orr.w	r3, r3, #1
 8003d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d78:	e01c      	b.n	8003db4 <HAL_RCC_OscConfig+0x324>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	2b05      	cmp	r3, #5
 8003d80:	d10c      	bne.n	8003d9c <HAL_RCC_OscConfig+0x30c>
 8003d82:	4b5f      	ldr	r3, [pc, #380]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d86:	4a5e      	ldr	r2, [pc, #376]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d88:	f043 0304 	orr.w	r3, r3, #4
 8003d8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d8e:	4b5c      	ldr	r3, [pc, #368]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d92:	4a5b      	ldr	r2, [pc, #364]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d94:	f043 0301 	orr.w	r3, r3, #1
 8003d98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d9a:	e00b      	b.n	8003db4 <HAL_RCC_OscConfig+0x324>
 8003d9c:	4b58      	ldr	r3, [pc, #352]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003d9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003da0:	4a57      	ldr	r2, [pc, #348]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003da8:	4b55      	ldr	r3, [pc, #340]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003daa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dac:	4a54      	ldr	r2, [pc, #336]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003dae:	f023 0304 	bic.w	r3, r3, #4
 8003db2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d015      	beq.n	8003de8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dbc:	f7fe faba 	bl	8002334 <HAL_GetTick>
 8003dc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dc2:	e00a      	b.n	8003dda <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc4:	f7fe fab6 	bl	8002334 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	693b      	ldr	r3, [r7, #16]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e0cb      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dda:	4b49      	ldr	r3, [pc, #292]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0ee      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x334>
 8003de6:	e014      	b.n	8003e12 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de8:	f7fe faa4 	bl	8002334 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dee:	e00a      	b.n	8003e06 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003df0:	f7fe faa0 	bl	8002334 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e0b5      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e06:	4b3e      	ldr	r3, [pc, #248]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1ee      	bne.n	8003df0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003e12:	7dfb      	ldrb	r3, [r7, #23]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d105      	bne.n	8003e24 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e18:	4b39      	ldr	r3, [pc, #228]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	4a38      	ldr	r2, [pc, #224]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e22:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80a1 	beq.w	8003f70 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e2e:	4b34      	ldr	r3, [pc, #208]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 030c 	and.w	r3, r3, #12
 8003e36:	2b08      	cmp	r3, #8
 8003e38:	d05c      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d141      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e42:	4b31      	ldr	r3, [pc, #196]	@ (8003f08 <HAL_RCC_OscConfig+0x478>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e48:	f7fe fa74 	bl	8002334 <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e50:	f7fe fa70 	bl	8002334 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e087      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e62:	4b27      	ldr	r3, [pc, #156]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69da      	ldr	r2, [r3, #28]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	431a      	orrs	r2, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e7c:	019b      	lsls	r3, r3, #6
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e84:	085b      	lsrs	r3, r3, #1
 8003e86:	3b01      	subs	r3, #1
 8003e88:	041b      	lsls	r3, r3, #16
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e90:	061b      	lsls	r3, r3, #24
 8003e92:	491b      	ldr	r1, [pc, #108]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e98:	4b1b      	ldr	r3, [pc, #108]	@ (8003f08 <HAL_RCC_OscConfig+0x478>)
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9e:	f7fe fa49 	bl	8002334 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea6:	f7fe fa45 	bl	8002334 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e05c      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eb8:	4b11      	ldr	r3, [pc, #68]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0f0      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x416>
 8003ec4:	e054      	b.n	8003f70 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ec6:	4b10      	ldr	r3, [pc, #64]	@ (8003f08 <HAL_RCC_OscConfig+0x478>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7fe fa32 	bl	8002334 <HAL_GetTick>
 8003ed0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ed2:	e008      	b.n	8003ee6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ed4:	f7fe fa2e 	bl	8002334 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d901      	bls.n	8003ee6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e045      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ee6:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <HAL_RCC_OscConfig+0x470>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1f0      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x444>
 8003ef2:	e03d      	b.n	8003f70 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d107      	bne.n	8003f0c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e038      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
 8003f00:	40023800 	.word	0x40023800
 8003f04:	40007000 	.word	0x40007000
 8003f08:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003f7c <HAL_RCC_OscConfig+0x4ec>)
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d028      	beq.n	8003f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d121      	bne.n	8003f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d11a      	bne.n	8003f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003f42:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d111      	bne.n	8003f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f52:	085b      	lsrs	r3, r3, #1
 8003f54:	3b01      	subs	r3, #1
 8003f56:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f58:	429a      	cmp	r2, r3
 8003f5a:	d107      	bne.n	8003f6c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3718      	adds	r7, #24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	40023800 	.word	0x40023800

08003f80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0cc      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f94:	4b68      	ldr	r3, [pc, #416]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d90c      	bls.n	8003fbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b65      	ldr	r3, [pc, #404]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	b2d2      	uxtb	r2, r2
 8003fa8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003faa:	4b63      	ldr	r3, [pc, #396]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0b8      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d020      	beq.n	800400a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d005      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fd4:	4b59      	ldr	r3, [pc, #356]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	4a58      	ldr	r2, [pc, #352]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8003fda:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003fde:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d005      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fec:	4b53      	ldr	r3, [pc, #332]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	4a52      	ldr	r2, [pc, #328]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ff6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ff8:	4b50      	ldr	r3, [pc, #320]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	494d      	ldr	r1, [pc, #308]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004006:	4313      	orrs	r3, r2
 8004008:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b00      	cmp	r3, #0
 8004014:	d044      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d107      	bne.n	800402e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800401e:	4b47      	ldr	r3, [pc, #284]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d119      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e07f      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2b02      	cmp	r3, #2
 8004034:	d003      	beq.n	800403e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800403a:	2b03      	cmp	r3, #3
 800403c:	d107      	bne.n	800404e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800403e:	4b3f      	ldr	r3, [pc, #252]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e06f      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800404e:	4b3b      	ldr	r3, [pc, #236]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e067      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800405e:	4b37      	ldr	r3, [pc, #220]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f023 0203 	bic.w	r2, r3, #3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	4934      	ldr	r1, [pc, #208]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 800406c:	4313      	orrs	r3, r2
 800406e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004070:	f7fe f960 	bl	8002334 <HAL_GetTick>
 8004074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004076:	e00a      	b.n	800408e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004078:	f7fe f95c 	bl	8002334 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004086:	4293      	cmp	r3, r2
 8004088:	d901      	bls.n	800408e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e04f      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	4b2b      	ldr	r3, [pc, #172]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 020c 	and.w	r2, r3, #12
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	429a      	cmp	r2, r3
 800409e:	d1eb      	bne.n	8004078 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80040a0:	4b25      	ldr	r3, [pc, #148]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	683a      	ldr	r2, [r7, #0]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d20c      	bcs.n	80040c8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ae:	4b22      	ldr	r3, [pc, #136]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040b6:	4b20      	ldr	r3, [pc, #128]	@ (8004138 <HAL_RCC_ClockConfig+0x1b8>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0307 	and.w	r3, r3, #7
 80040be:	683a      	ldr	r2, [r7, #0]
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d001      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e032      	b.n	800412e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d008      	beq.n	80040e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040d4:	4b19      	ldr	r3, [pc, #100]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	4916      	ldr	r1, [pc, #88]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	4313      	orrs	r3, r2
 80040e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d009      	beq.n	8004106 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040f2:	4b12      	ldr	r3, [pc, #72]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	490e      	ldr	r1, [pc, #56]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 8004102:	4313      	orrs	r3, r2
 8004104:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004106:	f000 f821 	bl	800414c <HAL_RCC_GetSysClockFreq>
 800410a:	4602      	mov	r2, r0
 800410c:	4b0b      	ldr	r3, [pc, #44]	@ (800413c <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	091b      	lsrs	r3, r3, #4
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	490a      	ldr	r1, [pc, #40]	@ (8004140 <HAL_RCC_ClockConfig+0x1c0>)
 8004118:	5ccb      	ldrb	r3, [r1, r3]
 800411a:	fa22 f303 	lsr.w	r3, r2, r3
 800411e:	4a09      	ldr	r2, [pc, #36]	@ (8004144 <HAL_RCC_ClockConfig+0x1c4>)
 8004120:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004122:	4b09      	ldr	r3, [pc, #36]	@ (8004148 <HAL_RCC_ClockConfig+0x1c8>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f7fd ff5e 	bl	8001fe8 <HAL_InitTick>

  return HAL_OK;
 800412c:	2300      	movs	r3, #0
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40023c00 	.word	0x40023c00
 800413c:	40023800 	.word	0x40023800
 8004140:	0800996c 	.word	0x0800996c
 8004144:	2000005c 	.word	0x2000005c
 8004148:	20000060 	.word	0x20000060

0800414c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800414c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004150:	b090      	sub	sp, #64	@ 0x40
 8004152:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004154:	2300      	movs	r3, #0
 8004156:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004158:	2300      	movs	r3, #0
 800415a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800415c:	2300      	movs	r3, #0
 800415e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004160:	2300      	movs	r3, #0
 8004162:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004164:	4b59      	ldr	r3, [pc, #356]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004166:	689b      	ldr	r3, [r3, #8]
 8004168:	f003 030c 	and.w	r3, r3, #12
 800416c:	2b08      	cmp	r3, #8
 800416e:	d00d      	beq.n	800418c <HAL_RCC_GetSysClockFreq+0x40>
 8004170:	2b08      	cmp	r3, #8
 8004172:	f200 80a1 	bhi.w	80042b8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004176:	2b00      	cmp	r3, #0
 8004178:	d002      	beq.n	8004180 <HAL_RCC_GetSysClockFreq+0x34>
 800417a:	2b04      	cmp	r3, #4
 800417c:	d003      	beq.n	8004186 <HAL_RCC_GetSysClockFreq+0x3a>
 800417e:	e09b      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004180:	4b53      	ldr	r3, [pc, #332]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004182:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004184:	e09b      	b.n	80042be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004186:	4b53      	ldr	r3, [pc, #332]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004188:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800418a:	e098      	b.n	80042be <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800418c:	4b4f      	ldr	r3, [pc, #316]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004194:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004196:	4b4d      	ldr	r3, [pc, #308]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d028      	beq.n	80041f4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041a2:	4b4a      	ldr	r3, [pc, #296]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	099b      	lsrs	r3, r3, #6
 80041a8:	2200      	movs	r2, #0
 80041aa:	623b      	str	r3, [r7, #32]
 80041ac:	627a      	str	r2, [r7, #36]	@ 0x24
 80041ae:	6a3b      	ldr	r3, [r7, #32]
 80041b0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041b4:	2100      	movs	r1, #0
 80041b6:	4b47      	ldr	r3, [pc, #284]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80041b8:	fb03 f201 	mul.w	r2, r3, r1
 80041bc:	2300      	movs	r3, #0
 80041be:	fb00 f303 	mul.w	r3, r0, r3
 80041c2:	4413      	add	r3, r2
 80041c4:	4a43      	ldr	r2, [pc, #268]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0x188>)
 80041c6:	fba0 1202 	umull	r1, r2, r0, r2
 80041ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041cc:	460a      	mov	r2, r1
 80041ce:	62ba      	str	r2, [r7, #40]	@ 0x28
 80041d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041d2:	4413      	add	r3, r2
 80041d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d8:	2200      	movs	r2, #0
 80041da:	61bb      	str	r3, [r7, #24]
 80041dc:	61fa      	str	r2, [r7, #28]
 80041de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80041e6:	f7fc fc89 	bl	8000afc <__aeabi_uldivmod>
 80041ea:	4602      	mov	r2, r0
 80041ec:	460b      	mov	r3, r1
 80041ee:	4613      	mov	r3, r2
 80041f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041f2:	e053      	b.n	800429c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041f4:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	099b      	lsrs	r3, r3, #6
 80041fa:	2200      	movs	r2, #0
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	617a      	str	r2, [r7, #20]
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004206:	f04f 0b00 	mov.w	fp, #0
 800420a:	4652      	mov	r2, sl
 800420c:	465b      	mov	r3, fp
 800420e:	f04f 0000 	mov.w	r0, #0
 8004212:	f04f 0100 	mov.w	r1, #0
 8004216:	0159      	lsls	r1, r3, #5
 8004218:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800421c:	0150      	lsls	r0, r2, #5
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	ebb2 080a 	subs.w	r8, r2, sl
 8004226:	eb63 090b 	sbc.w	r9, r3, fp
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004236:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800423a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800423e:	ebb2 0408 	subs.w	r4, r2, r8
 8004242:	eb63 0509 	sbc.w	r5, r3, r9
 8004246:	f04f 0200 	mov.w	r2, #0
 800424a:	f04f 0300 	mov.w	r3, #0
 800424e:	00eb      	lsls	r3, r5, #3
 8004250:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004254:	00e2      	lsls	r2, r4, #3
 8004256:	4614      	mov	r4, r2
 8004258:	461d      	mov	r5, r3
 800425a:	eb14 030a 	adds.w	r3, r4, sl
 800425e:	603b      	str	r3, [r7, #0]
 8004260:	eb45 030b 	adc.w	r3, r5, fp
 8004264:	607b      	str	r3, [r7, #4]
 8004266:	f04f 0200 	mov.w	r2, #0
 800426a:	f04f 0300 	mov.w	r3, #0
 800426e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004272:	4629      	mov	r1, r5
 8004274:	028b      	lsls	r3, r1, #10
 8004276:	4621      	mov	r1, r4
 8004278:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800427c:	4621      	mov	r1, r4
 800427e:	028a      	lsls	r2, r1, #10
 8004280:	4610      	mov	r0, r2
 8004282:	4619      	mov	r1, r3
 8004284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004286:	2200      	movs	r2, #0
 8004288:	60bb      	str	r3, [r7, #8]
 800428a:	60fa      	str	r2, [r7, #12]
 800428c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004290:	f7fc fc34 	bl	8000afc <__aeabi_uldivmod>
 8004294:	4602      	mov	r2, r0
 8004296:	460b      	mov	r3, r1
 8004298:	4613      	mov	r3, r2
 800429a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800429c:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x180>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	0c1b      	lsrs	r3, r3, #16
 80042a2:	f003 0303 	and.w	r3, r3, #3
 80042a6:	3301      	adds	r3, #1
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80042ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80042b6:	e002      	b.n	80042be <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042b8:	4b05      	ldr	r3, [pc, #20]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0x184>)
 80042ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80042bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3740      	adds	r7, #64	@ 0x40
 80042c4:	46bd      	mov	sp, r7
 80042c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042ca:	bf00      	nop
 80042cc:	40023800 	.word	0x40023800
 80042d0:	00f42400 	.word	0x00f42400
 80042d4:	017d7840 	.word	0x017d7840

080042d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042dc:	4b03      	ldr	r3, [pc, #12]	@ (80042ec <HAL_RCC_GetHCLKFreq+0x14>)
 80042de:	681b      	ldr	r3, [r3, #0]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	46bd      	mov	sp, r7
 80042e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e8:	4770      	bx	lr
 80042ea:	bf00      	nop
 80042ec:	2000005c 	.word	0x2000005c

080042f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042f4:	f7ff fff0 	bl	80042d8 <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	@ (8004310 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	0b5b      	lsrs	r3, r3, #13
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	@ (8004314 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40023800 	.word	0x40023800
 8004314:	0800997c 	.word	0x0800997c

08004318 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	220f      	movs	r2, #15
 8004326:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004328:	4b12      	ldr	r3, [pc, #72]	@ (8004374 <HAL_RCC_GetClockConfig+0x5c>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	f003 0203 	and.w	r2, r3, #3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004334:	4b0f      	ldr	r3, [pc, #60]	@ (8004374 <HAL_RCC_GetClockConfig+0x5c>)
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004340:	4b0c      	ldr	r3, [pc, #48]	@ (8004374 <HAL_RCC_GetClockConfig+0x5c>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800434c:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <HAL_RCC_GetClockConfig+0x5c>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	08db      	lsrs	r3, r3, #3
 8004352:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800435a:	4b07      	ldr	r3, [pc, #28]	@ (8004378 <HAL_RCC_GetClockConfig+0x60>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0207 	and.w	r2, r3, #7
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	601a      	str	r2, [r3, #0]
}
 8004366:	bf00      	nop
 8004368:	370c      	adds	r7, #12
 800436a:	46bd      	mov	sp, r7
 800436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	40023800 	.word	0x40023800
 8004378:	40023c00 	.word	0x40023c00

0800437c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d105      	bne.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d038      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80043a4:	4b68      	ldr	r3, [pc, #416]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043aa:	f7fd ffc3 	bl	8002334 <HAL_GetTick>
 80043ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043b0:	e008      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043b2:	f7fd ffbf 	bl	8002334 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e0bd      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80043c4:	4b61      	ldr	r3, [pc, #388]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d1f0      	bne.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	685a      	ldr	r2, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	019b      	lsls	r3, r3, #6
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	071b      	lsls	r3, r3, #28
 80043e2:	495a      	ldr	r1, [pc, #360]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80043ea:	4b57      	ldr	r3, [pc, #348]	@ (8004548 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043f0:	f7fd ffa0 	bl	8002334 <HAL_GetTick>
 80043f4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80043f8:	f7fd ff9c 	bl	8002334 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	697b      	ldr	r3, [r7, #20]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e09a      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800440a:	4b50      	ldr	r3, [pc, #320]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 0302 	and.w	r3, r3, #2
 800441e:	2b00      	cmp	r3, #0
 8004420:	f000 8083 	beq.w	800452a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	2300      	movs	r3, #0
 8004426:	60fb      	str	r3, [r7, #12]
 8004428:	4b48      	ldr	r3, [pc, #288]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800442a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442c:	4a47      	ldr	r2, [pc, #284]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800442e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004432:	6413      	str	r3, [r2, #64]	@ 0x40
 8004434:	4b45      	ldr	r3, [pc, #276]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800443c:	60fb      	str	r3, [r7, #12]
 800443e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004440:	4b43      	ldr	r3, [pc, #268]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a42      	ldr	r2, [pc, #264]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800444c:	f7fd ff72 	bl	8002334 <HAL_GetTick>
 8004450:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004452:	e008      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004454:	f7fd ff6e 	bl	8002334 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d901      	bls.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e06c      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004466:	4b3a      	ldr	r3, [pc, #232]	@ (8004550 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800446e:	2b00      	cmp	r3, #0
 8004470:	d0f0      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004472:	4b36      	ldr	r3, [pc, #216]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800447a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d02f      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	429a      	cmp	r2, r3
 800448e:	d028      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004490:	4b2e      	ldr	r3, [pc, #184]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004498:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800449a:	4b2e      	ldr	r3, [pc, #184]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800449c:	2201      	movs	r2, #1
 800449e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044a0:	4b2c      	ldr	r3, [pc, #176]	@ (8004554 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80044a6:	4a29      	ldr	r2, [pc, #164]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044ac:	4b27      	ldr	r3, [pc, #156]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d114      	bne.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80044b8:	f7fd ff3c 	bl	8002334 <HAL_GetTick>
 80044bc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044be:	e00a      	b.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c0:	f7fd ff38 	bl	8002334 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	1ad3      	subs	r3, r2, r3
 80044ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d901      	bls.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e034      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044d6:	4b1d      	ldr	r3, [pc, #116]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d0ee      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ee:	d10d      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x190>
 80044f0:	4b16      	ldr	r3, [pc, #88]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004504:	4911      	ldr	r1, [pc, #68]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004506:	4313      	orrs	r3, r2
 8004508:	608b      	str	r3, [r1, #8]
 800450a:	e005      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800450c:	4b0f      	ldr	r3, [pc, #60]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800450e:	689b      	ldr	r3, [r3, #8]
 8004510:	4a0e      	ldr	r2, [pc, #56]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004512:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004516:	6093      	str	r3, [r2, #8]
 8004518:	4b0c      	ldr	r3, [pc, #48]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800451a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004524:	4909      	ldr	r1, [pc, #36]	@ (800454c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004526:	4313      	orrs	r3, r2
 8004528:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d003      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	7d1a      	ldrb	r2, [r3, #20]
 800453a:	4b07      	ldr	r3, [pc, #28]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800453c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3718      	adds	r7, #24
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	42470068 	.word	0x42470068
 800454c:	40023800 	.word	0x40023800
 8004550:	40007000 	.word	0x40007000
 8004554:	42470e40 	.word	0x42470e40
 8004558:	424711e0 	.word	0x424711e0

0800455c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800455c:	b480      	push	{r7}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004570:	2300      	movs	r3, #0
 8004572:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d141      	bne.n	80045fe <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800457a:	4b25      	ldr	r3, [pc, #148]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004582:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d006      	beq.n	8004598 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004590:	d131      	bne.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004592:	4b20      	ldr	r3, [pc, #128]	@ (8004614 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004594:	617b      	str	r3, [r7, #20]
          break;
 8004596:	e031      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004598:	4b1d      	ldr	r3, [pc, #116]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a4:	d109      	bne.n	80045ba <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80045a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045b0:	4a19      	ldr	r2, [pc, #100]	@ (8004618 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80045b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b6:	613b      	str	r3, [r7, #16]
 80045b8:	e008      	b.n	80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80045ba:	4b15      	ldr	r3, [pc, #84]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045c4:	4a15      	ldr	r2, [pc, #84]	@ (800461c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80045c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ca:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80045cc:	4b10      	ldr	r3, [pc, #64]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045d2:	099b      	lsrs	r3, r3, #6
 80045d4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	fb02 f303 	mul.w	r3, r2, r3
 80045de:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80045e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004610 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e6:	0f1b      	lsrs	r3, r3, #28
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f2:	617b      	str	r3, [r7, #20]
          break;
 80045f4:	e002      	b.n	80045fc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80045f6:	2300      	movs	r3, #0
 80045f8:	617b      	str	r3, [r7, #20]
          break;
 80045fa:	bf00      	nop
        }
      }
      break;
 80045fc:	e000      	b.n	8004600 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80045fe:	bf00      	nop
    }
  }
  return frequency;
 8004600:	697b      	ldr	r3, [r7, #20]
}
 8004602:	4618      	mov	r0, r3
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr
 800460e:	bf00      	nop
 8004610:	40023800 	.word	0x40023800
 8004614:	00bb8000 	.word	0x00bb8000
 8004618:	017d7840 	.word	0x017d7840
 800461c:	00f42400 	.word	0x00f42400

08004620 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d101      	bne.n	8004632 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e041      	b.n	80046b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b00      	cmp	r3, #0
 800463c:	d106      	bne.n	800464c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f000 f839 	bl	80046be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2202      	movs	r2, #2
 8004650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3304      	adds	r3, #4
 800465c:	4619      	mov	r1, r3
 800465e:	4610      	mov	r0, r2
 8004660:	f000 f9b2 	bl	80049c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3708      	adds	r7, #8
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80046be:	b480      	push	{r7}
 80046c0:	b083      	sub	sp, #12
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80046c6:	bf00      	nop
 80046c8:	370c      	adds	r7, #12
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d001      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e044      	b.n	8004776 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0201 	orr.w	r2, r2, #1
 8004702:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a1e      	ldr	r2, [pc, #120]	@ (8004784 <HAL_TIM_Base_Start_IT+0xb0>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d018      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x6c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004716:	d013      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x6c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1a      	ldr	r2, [pc, #104]	@ (8004788 <HAL_TIM_Base_Start_IT+0xb4>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00e      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x6c>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a19      	ldr	r2, [pc, #100]	@ (800478c <HAL_TIM_Base_Start_IT+0xb8>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d009      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x6c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a17      	ldr	r2, [pc, #92]	@ (8004790 <HAL_TIM_Base_Start_IT+0xbc>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_TIM_Base_Start_IT+0x6c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a16      	ldr	r2, [pc, #88]	@ (8004794 <HAL_TIM_Base_Start_IT+0xc0>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d111      	bne.n	8004764 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d010      	beq.n	8004774 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0201 	orr.w	r2, r2, #1
 8004760:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004762:	e007      	b.n	8004774 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f042 0201 	orr.w	r2, r2, #1
 8004772:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40010000 	.word	0x40010000
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800
 8004790:	40000c00 	.word	0x40000c00
 8004794:	40014000 	.word	0x40014000

08004798 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d020      	beq.n	80047fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f003 0302 	and.w	r3, r3, #2
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d01b      	beq.n	80047fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f06f 0202 	mvn.w	r2, #2
 80047cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	f003 0303 	and.w	r3, r3, #3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f8d2 	bl	800498c <HAL_TIM_IC_CaptureCallback>
 80047e8:	e005      	b.n	80047f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f8c4 	bl	8004978 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f0:	6878      	ldr	r0, [r7, #4]
 80047f2:	f000 f8d5 	bl	80049a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f003 0304 	and.w	r3, r3, #4
 8004802:	2b00      	cmp	r3, #0
 8004804:	d020      	beq.n	8004848 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d01b      	beq.n	8004848 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f06f 0204 	mvn.w	r2, #4
 8004818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f8ac 	bl	800498c <HAL_TIM_IC_CaptureCallback>
 8004834:	e005      	b.n	8004842 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f89e 	bl	8004978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f8af 	bl	80049a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d020      	beq.n	8004894 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f003 0308 	and.w	r3, r3, #8
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01b      	beq.n	8004894 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0208 	mvn.w	r2, #8
 8004864:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2204      	movs	r2, #4
 800486a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	f003 0303 	and.w	r3, r3, #3
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f886 	bl	800498c <HAL_TIM_IC_CaptureCallback>
 8004880:	e005      	b.n	800488e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f878 	bl	8004978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f889 	bl	80049a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	f003 0310 	and.w	r3, r3, #16
 800489a:	2b00      	cmp	r3, #0
 800489c:	d020      	beq.n	80048e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f003 0310 	and.w	r3, r3, #16
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d01b      	beq.n	80048e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f06f 0210 	mvn.w	r2, #16
 80048b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2208      	movs	r2, #8
 80048b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	69db      	ldr	r3, [r3, #28]
 80048be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d003      	beq.n	80048ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f860 	bl	800498c <HAL_TIM_IC_CaptureCallback>
 80048cc:	e005      	b.n	80048da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 f852 	bl	8004978 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 f863 	bl	80049a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	f003 0301 	and.w	r3, r3, #1
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00c      	beq.n	8004904 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d007      	beq.n	8004904 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f06f 0201 	mvn.w	r2, #1
 80048fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f7fc ffb6 	bl	8001870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800490a:	2b00      	cmp	r3, #0
 800490c:	d00c      	beq.n	8004928 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004914:	2b00      	cmp	r3, #0
 8004916:	d007      	beq.n	8004928 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f000 f8e0 	bl	8004ae8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00c      	beq.n	800494c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004938:	2b00      	cmp	r3, #0
 800493a:	d007      	beq.n	800494c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f834 	bl	80049b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	f003 0320 	and.w	r3, r3, #32
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00c      	beq.n	8004970 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b00      	cmp	r3, #0
 800495e:	d007      	beq.n	8004970 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f06f 0220 	mvn.w	r2, #32
 8004968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 f8b2 	bl	8004ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004970:	bf00      	nop
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004980:	bf00      	nop
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr

080049a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b083      	sub	sp, #12
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049bc:	bf00      	nop
 80049be:	370c      	adds	r7, #12
 80049c0:	46bd      	mov	sp, r7
 80049c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c6:	4770      	bx	lr

080049c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a37      	ldr	r2, [pc, #220]	@ (8004ab8 <TIM_Base_SetConfig+0xf0>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d00f      	beq.n	8004a00 <TIM_Base_SetConfig+0x38>
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049e6:	d00b      	beq.n	8004a00 <TIM_Base_SetConfig+0x38>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	4a34      	ldr	r2, [pc, #208]	@ (8004abc <TIM_Base_SetConfig+0xf4>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d007      	beq.n	8004a00 <TIM_Base_SetConfig+0x38>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	4a33      	ldr	r2, [pc, #204]	@ (8004ac0 <TIM_Base_SetConfig+0xf8>)
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d003      	beq.n	8004a00 <TIM_Base_SetConfig+0x38>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	4a32      	ldr	r2, [pc, #200]	@ (8004ac4 <TIM_Base_SetConfig+0xfc>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d108      	bne.n	8004a12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a28      	ldr	r2, [pc, #160]	@ (8004ab8 <TIM_Base_SetConfig+0xf0>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d01b      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a20:	d017      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a25      	ldr	r2, [pc, #148]	@ (8004abc <TIM_Base_SetConfig+0xf4>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d013      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a24      	ldr	r2, [pc, #144]	@ (8004ac0 <TIM_Base_SetConfig+0xf8>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d00f      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a23      	ldr	r2, [pc, #140]	@ (8004ac4 <TIM_Base_SetConfig+0xfc>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d00b      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a22      	ldr	r2, [pc, #136]	@ (8004ac8 <TIM_Base_SetConfig+0x100>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d007      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a21      	ldr	r2, [pc, #132]	@ (8004acc <TIM_Base_SetConfig+0x104>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d003      	beq.n	8004a52 <TIM_Base_SetConfig+0x8a>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ad0 <TIM_Base_SetConfig+0x108>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d108      	bne.n	8004a64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	689a      	ldr	r2, [r3, #8]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4a0c      	ldr	r2, [pc, #48]	@ (8004ab8 <TIM_Base_SetConfig+0xf0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d103      	bne.n	8004a92 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f043 0204 	orr.w	r2, r3, #4
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	601a      	str	r2, [r3, #0]
}
 8004aaa:	bf00      	nop
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr
 8004ab6:	bf00      	nop
 8004ab8:	40010000 	.word	0x40010000
 8004abc:	40000400 	.word	0x40000400
 8004ac0:	40000800 	.word	0x40000800
 8004ac4:	40000c00 	.word	0x40000c00
 8004ac8:	40014000 	.word	0x40014000
 8004acc:	40014400 	.word	0x40014400
 8004ad0:	40014800 	.word	0x40014800

08004ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <__NVIC_SetPriority>:
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	4603      	mov	r3, r0
 8004b04:	6039      	str	r1, [r7, #0]
 8004b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	db0a      	blt.n	8004b26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	490c      	ldr	r1, [pc, #48]	@ (8004b48 <__NVIC_SetPriority+0x4c>)
 8004b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b1a:	0112      	lsls	r2, r2, #4
 8004b1c:	b2d2      	uxtb	r2, r2
 8004b1e:	440b      	add	r3, r1
 8004b20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004b24:	e00a      	b.n	8004b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	b2da      	uxtb	r2, r3
 8004b2a:	4908      	ldr	r1, [pc, #32]	@ (8004b4c <__NVIC_SetPriority+0x50>)
 8004b2c:	79fb      	ldrb	r3, [r7, #7]
 8004b2e:	f003 030f 	and.w	r3, r3, #15
 8004b32:	3b04      	subs	r3, #4
 8004b34:	0112      	lsls	r2, r2, #4
 8004b36:	b2d2      	uxtb	r2, r2
 8004b38:	440b      	add	r3, r1
 8004b3a:	761a      	strb	r2, [r3, #24]
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	e000e100 	.word	0xe000e100
 8004b4c:	e000ed00 	.word	0xe000ed00

08004b50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004b54:	4b05      	ldr	r3, [pc, #20]	@ (8004b6c <SysTick_Handler+0x1c>)
 8004b56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004b58:	f001 fed0 	bl	80068fc <xTaskGetSchedulerState>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d001      	beq.n	8004b66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004b62:	f002 ff11 	bl	8007988 <xPortSysTickHandler>
  }
}
 8004b66:	bf00      	nop
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	e000e010 	.word	0xe000e010

08004b70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b74:	2100      	movs	r1, #0
 8004b76:	f06f 0004 	mvn.w	r0, #4
 8004b7a:	f7ff ffbf 	bl	8004afc <__NVIC_SetPriority>
#endif
}
 8004b7e:	bf00      	nop
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b8a:	f3ef 8305 	mrs	r3, IPSR
 8004b8e:	603b      	str	r3, [r7, #0]
  return(result);
 8004b90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d003      	beq.n	8004b9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b96:	f06f 0305 	mvn.w	r3, #5
 8004b9a:	607b      	str	r3, [r7, #4]
 8004b9c:	e00c      	b.n	8004bb8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <osKernelInitialize+0x44>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d105      	bne.n	8004bb2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004ba6:	4b08      	ldr	r3, [pc, #32]	@ (8004bc8 <osKernelInitialize+0x44>)
 8004ba8:	2201      	movs	r2, #1
 8004baa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004bac:	2300      	movs	r3, #0
 8004bae:	607b      	str	r3, [r7, #4]
 8004bb0:	e002      	b.n	8004bb8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004bb8:	687b      	ldr	r3, [r7, #4]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
 8004bc6:	bf00      	nop
 8004bc8:	20003a2c 	.word	0x20003a2c

08004bcc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bd2:	f3ef 8305 	mrs	r3, IPSR
 8004bd6:	603b      	str	r3, [r7, #0]
  return(result);
 8004bd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004bde:	f06f 0305 	mvn.w	r3, #5
 8004be2:	607b      	str	r3, [r7, #4]
 8004be4:	e010      	b.n	8004c08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004be6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <osKernelStart+0x48>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	2b01      	cmp	r3, #1
 8004bec:	d109      	bne.n	8004c02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004bee:	f7ff ffbf 	bl	8004b70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004bf2:	4b08      	ldr	r3, [pc, #32]	@ (8004c14 <osKernelStart+0x48>)
 8004bf4:	2202      	movs	r2, #2
 8004bf6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004bf8:	f001 fa0c 	bl	8006014 <vTaskStartScheduler>
      stat = osOK;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	607b      	str	r3, [r7, #4]
 8004c00:	e002      	b.n	8004c08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c02:	f04f 33ff 	mov.w	r3, #4294967295
 8004c06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c08:	687b      	ldr	r3, [r7, #4]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20003a2c 	.word	0x20003a2c

08004c18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08e      	sub	sp, #56	@ 0x38
 8004c1c:	af04      	add	r7, sp, #16
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004c24:	2300      	movs	r3, #0
 8004c26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c28:	f3ef 8305 	mrs	r3, IPSR
 8004c2c:	617b      	str	r3, [r7, #20]
  return(result);
 8004c2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d17e      	bne.n	8004d32 <osThreadNew+0x11a>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d07b      	beq.n	8004d32 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004c3a:	2380      	movs	r3, #128	@ 0x80
 8004c3c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004c3e:	2318      	movs	r3, #24
 8004c40:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004c46:	f04f 33ff 	mov.w	r3, #4294967295
 8004c4a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d045      	beq.n	8004cde <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <osThreadNew+0x48>
        name = attr->name;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d002      	beq.n	8004c6e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d008      	beq.n	8004c86 <osThreadNew+0x6e>
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	2b38      	cmp	r3, #56	@ 0x38
 8004c78:	d805      	bhi.n	8004c86 <osThreadNew+0x6e>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f003 0301 	and.w	r3, r3, #1
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d001      	beq.n	8004c8a <osThreadNew+0x72>
        return (NULL);
 8004c86:	2300      	movs	r3, #0
 8004c88:	e054      	b.n	8004d34 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	089b      	lsrs	r3, r3, #2
 8004c98:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d00e      	beq.n	8004cc0 <osThreadNew+0xa8>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	2ba7      	cmp	r3, #167	@ 0xa7
 8004ca8:	d90a      	bls.n	8004cc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d006      	beq.n	8004cc0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d002      	beq.n	8004cc0 <osThreadNew+0xa8>
        mem = 1;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	61bb      	str	r3, [r7, #24]
 8004cbe:	e010      	b.n	8004ce2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d10c      	bne.n	8004ce2 <osThreadNew+0xca>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d108      	bne.n	8004ce2 <osThreadNew+0xca>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d104      	bne.n	8004ce2 <osThreadNew+0xca>
          mem = 0;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	61bb      	str	r3, [r7, #24]
 8004cdc:	e001      	b.n	8004ce2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d110      	bne.n	8004d0a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004cec:	687a      	ldr	r2, [r7, #4]
 8004cee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004cf0:	9202      	str	r2, [sp, #8]
 8004cf2:	9301      	str	r3, [sp, #4]
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	6a3a      	ldr	r2, [r7, #32]
 8004cfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f000 ff94 	bl	8005c2c <xTaskCreateStatic>
 8004d04:	4603      	mov	r3, r0
 8004d06:	613b      	str	r3, [r7, #16]
 8004d08:	e013      	b.n	8004d32 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d110      	bne.n	8004d32 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004d10:	6a3b      	ldr	r3, [r7, #32]
 8004d12:	b29a      	uxth	r2, r3
 8004d14:	f107 0310 	add.w	r3, r7, #16
 8004d18:	9301      	str	r3, [sp, #4]
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 ffe2 	bl	8005cec <xTaskCreate>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d001      	beq.n	8004d32 <osThreadNew+0x11a>
            hTask = NULL;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004d32:	693b      	ldr	r3, [r7, #16]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3728      	adds	r7, #40	@ 0x28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	4a07      	ldr	r2, [pc, #28]	@ (8004d68 <vApplicationGetIdleTaskMemory+0x2c>)
 8004d4c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	4a06      	ldr	r2, [pc, #24]	@ (8004d6c <vApplicationGetIdleTaskMemory+0x30>)
 8004d52:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2280      	movs	r2, #128	@ 0x80
 8004d58:	601a      	str	r2, [r3, #0]
}
 8004d5a:	bf00      	nop
 8004d5c:	3714      	adds	r7, #20
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	20003a30 	.word	0x20003a30
 8004d6c:	20003ad8 	.word	0x20003ad8

08004d70 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	60f8      	str	r0, [r7, #12]
 8004d78:	60b9      	str	r1, [r7, #8]
 8004d7a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a07      	ldr	r2, [pc, #28]	@ (8004d9c <vApplicationGetTimerTaskMemory+0x2c>)
 8004d80:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4a06      	ldr	r2, [pc, #24]	@ (8004da0 <vApplicationGetTimerTaskMemory+0x30>)
 8004d86:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004d8e:	601a      	str	r2, [r3, #0]
}
 8004d90:	bf00      	nop
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr
 8004d9c:	20003cd8 	.word	0x20003cd8
 8004da0:	20003d80 	.word	0x20003d80

08004da4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f103 0208 	add.w	r2, r3, #8
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dbc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f103 0208 	add.w	r2, r3, #8
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f103 0208 	add.w	r2, r3, #8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004df2:	bf00      	nop
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr

08004dfe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b085      	sub	sp, #20
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
 8004e06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	689a      	ldr	r2, [r3, #8]
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	683a      	ldr	r2, [r7, #0]
 8004e22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	687a      	ldr	r2, [r7, #4]
 8004e2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	601a      	str	r2, [r3, #0]
}
 8004e3a:	bf00      	nop
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e46:	b480      	push	{r7}
 8004e48:	b085      	sub	sp, #20
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e5c:	d103      	bne.n	8004e66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	e00c      	b.n	8004e80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3308      	adds	r3, #8
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	e002      	b.n	8004e74 <vListInsert+0x2e>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	60fb      	str	r3, [r7, #12]
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	68ba      	ldr	r2, [r7, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d2f6      	bcs.n	8004e6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	685a      	ldr	r2, [r3, #4]
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	683a      	ldr	r2, [r7, #0]
 8004e8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	683a      	ldr	r2, [r7, #0]
 8004e9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	601a      	str	r2, [r3, #0]
}
 8004eac:	bf00      	nop
 8004eae:	3714      	adds	r7, #20
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb6:	4770      	bx	lr

08004eb8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	691b      	ldr	r3, [r3, #16]
 8004ec4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	6892      	ldr	r2, [r2, #8]
 8004ece:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	6852      	ldr	r2, [r2, #4]
 8004ed8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d103      	bne.n	8004eec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	689a      	ldr	r2, [r3, #8]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	1e5a      	subs	r2, r3, #1
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <xQueueGenericReset+0x2c>
	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	60bb      	str	r3, [r7, #8]
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f38:	f002 fc96 	bl	8007868 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f44:	68f9      	ldr	r1, [r7, #12]
 8004f46:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	441a      	add	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	68f9      	ldr	r1, [r7, #12]
 8004f6c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004f6e:	fb01 f303 	mul.w	r3, r1, r3
 8004f72:	441a      	add	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	22ff      	movs	r2, #255	@ 0xff
 8004f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	22ff      	movs	r2, #255	@ 0xff
 8004f84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d114      	bne.n	8004fb8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d01a      	beq.n	8004fcc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3310      	adds	r3, #16
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f001 fad8 	bl	8006550 <xTaskRemoveFromEventList>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d012      	beq.n	8004fcc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8004fdc <xQueueGenericReset+0xd0>)
 8004fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fac:	601a      	str	r2, [r3, #0]
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	e009      	b.n	8004fcc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	3310      	adds	r3, #16
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff fef1 	bl	8004da4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	3324      	adds	r3, #36	@ 0x24
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7ff feec 	bl	8004da4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004fcc:	f002 fc7e 	bl	80078cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004fd0:	2301      	movs	r3, #1
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	e000ed04 	.word	0xe000ed04

08004fe0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b08e      	sub	sp, #56	@ 0x38
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
 8004fec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10b      	bne.n	800500c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005006:	bf00      	nop
 8005008:	bf00      	nop
 800500a:	e7fd      	b.n	8005008 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10b      	bne.n	800502a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	e7fd      	b.n	8005026 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <xQueueGenericCreateStatic+0x56>
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <xQueueGenericCreateStatic+0x5a>
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <xQueueGenericCreateStatic+0x5c>
 800503a:	2300      	movs	r3, #0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	623b      	str	r3, [r7, #32]
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d102      	bne.n	8005064 <xQueueGenericCreateStatic+0x84>
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <xQueueGenericCreateStatic+0x88>
 8005064:	2301      	movs	r3, #1
 8005066:	e000      	b.n	800506a <xQueueGenericCreateStatic+0x8a>
 8005068:	2300      	movs	r3, #0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d10b      	bne.n	8005086 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	61fb      	str	r3, [r7, #28]
}
 8005080:	bf00      	nop
 8005082:	bf00      	nop
 8005084:	e7fd      	b.n	8005082 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005086:	2350      	movs	r3, #80	@ 0x50
 8005088:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b50      	cmp	r3, #80	@ 0x50
 800508e:	d00b      	beq.n	80050a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005094:	f383 8811 	msr	BASEPRI, r3
 8005098:	f3bf 8f6f 	isb	sy
 800509c:	f3bf 8f4f 	dsb	sy
 80050a0:	61bb      	str	r3, [r7, #24]
}
 80050a2:	bf00      	nop
 80050a4:	bf00      	nop
 80050a6:	e7fd      	b.n	80050a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80050a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80050ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00d      	beq.n	80050d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80050b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80050c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	4613      	mov	r3, r2
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 f840 	bl	8005150 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80050d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3730      	adds	r7, #48	@ 0x30
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}

080050da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80050da:	b580      	push	{r7, lr}
 80050dc:	b08a      	sub	sp, #40	@ 0x28
 80050de:	af02      	add	r7, sp, #8
 80050e0:	60f8      	str	r0, [r7, #12]
 80050e2:	60b9      	str	r1, [r7, #8]
 80050e4:	4613      	mov	r3, r2
 80050e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d10b      	bne.n	8005106 <xQueueGenericCreate+0x2c>
	__asm volatile
 80050ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f2:	f383 8811 	msr	BASEPRI, r3
 80050f6:	f3bf 8f6f 	isb	sy
 80050fa:	f3bf 8f4f 	dsb	sy
 80050fe:	613b      	str	r3, [r7, #16]
}
 8005100:	bf00      	nop
 8005102:	bf00      	nop
 8005104:	e7fd      	b.n	8005102 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	68ba      	ldr	r2, [r7, #8]
 800510a:	fb02 f303 	mul.w	r3, r2, r3
 800510e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	3350      	adds	r3, #80	@ 0x50
 8005114:	4618      	mov	r0, r3
 8005116:	f002 fcc9 	bl	8007aac <pvPortMalloc>
 800511a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800511c:	69bb      	ldr	r3, [r7, #24]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d011      	beq.n	8005146 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	3350      	adds	r3, #80	@ 0x50
 800512a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	2200      	movs	r2, #0
 8005130:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005134:	79fa      	ldrb	r2, [r7, #7]
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	4613      	mov	r3, r2
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	68b9      	ldr	r1, [r7, #8]
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 f805 	bl	8005150 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005146:	69bb      	ldr	r3, [r7, #24]
	}
 8005148:	4618      	mov	r0, r3
 800514a:	3720      	adds	r7, #32
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b084      	sub	sp, #16
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d103      	bne.n	800516c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	69ba      	ldr	r2, [r7, #24]
 8005168:	601a      	str	r2, [r3, #0]
 800516a:	e002      	b.n	8005172 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005178:	69bb      	ldr	r3, [r7, #24]
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800517e:	2101      	movs	r1, #1
 8005180:	69b8      	ldr	r0, [r7, #24]
 8005182:	f7ff fec3 	bl	8004f0c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	78fa      	ldrb	r2, [r7, #3]
 800518a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800518e:	bf00      	nop
 8005190:	3710      	adds	r7, #16
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005196:	b580      	push	{r7, lr}
 8005198:	b082      	sub	sp, #8
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00e      	beq.n	80051c2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80051b6:	2300      	movs	r3, #0
 80051b8:	2200      	movs	r2, #0
 80051ba:	2100      	movs	r1, #0
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f81d 	bl	80051fc <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80051c2:	bf00      	nop
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b086      	sub	sp, #24
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	4603      	mov	r3, r0
 80051d2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80051d4:	2301      	movs	r3, #1
 80051d6:	617b      	str	r3, [r7, #20]
 80051d8:	2300      	movs	r3, #0
 80051da:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80051dc:	79fb      	ldrb	r3, [r7, #7]
 80051de:	461a      	mov	r2, r3
 80051e0:	6939      	ldr	r1, [r7, #16]
 80051e2:	6978      	ldr	r0, [r7, #20]
 80051e4:	f7ff ff79 	bl	80050da <xQueueGenericCreate>
 80051e8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f7ff ffd3 	bl	8005196 <prvInitialiseMutex>

		return xNewQueue;
 80051f0:	68fb      	ldr	r3, [r7, #12]
	}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3718      	adds	r7, #24
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
	...

080051fc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b08e      	sub	sp, #56	@ 0x38
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800520a:	2300      	movs	r3, #0
 800520c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005214:	2b00      	cmp	r3, #0
 8005216:	d10b      	bne.n	8005230 <xQueueGenericSend+0x34>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800522a:	bf00      	nop
 800522c:	bf00      	nop
 800522e:	e7fd      	b.n	800522c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d103      	bne.n	800523e <xQueueGenericSend+0x42>
 8005236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <xQueueGenericSend+0x46>
 800523e:	2301      	movs	r3, #1
 8005240:	e000      	b.n	8005244 <xQueueGenericSend+0x48>
 8005242:	2300      	movs	r3, #0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <xQueueGenericSend+0x64>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800525a:	bf00      	nop
 800525c:	bf00      	nop
 800525e:	e7fd      	b.n	800525c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	2b02      	cmp	r3, #2
 8005264:	d103      	bne.n	800526e <xQueueGenericSend+0x72>
 8005266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800526a:	2b01      	cmp	r3, #1
 800526c:	d101      	bne.n	8005272 <xQueueGenericSend+0x76>
 800526e:	2301      	movs	r3, #1
 8005270:	e000      	b.n	8005274 <xQueueGenericSend+0x78>
 8005272:	2300      	movs	r3, #0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d10b      	bne.n	8005290 <xQueueGenericSend+0x94>
	__asm volatile
 8005278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800527c:	f383 8811 	msr	BASEPRI, r3
 8005280:	f3bf 8f6f 	isb	sy
 8005284:	f3bf 8f4f 	dsb	sy
 8005288:	623b      	str	r3, [r7, #32]
}
 800528a:	bf00      	nop
 800528c:	bf00      	nop
 800528e:	e7fd      	b.n	800528c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005290:	f001 fb34 	bl	80068fc <xTaskGetSchedulerState>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d102      	bne.n	80052a0 <xQueueGenericSend+0xa4>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <xQueueGenericSend+0xa8>
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <xQueueGenericSend+0xaa>
 80052a4:	2300      	movs	r3, #0
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d10b      	bne.n	80052c2 <xQueueGenericSend+0xc6>
	__asm volatile
 80052aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	61fb      	str	r3, [r7, #28]
}
 80052bc:	bf00      	nop
 80052be:	bf00      	nop
 80052c0:	e7fd      	b.n	80052be <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80052c2:	f002 fad1 	bl	8007868 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d302      	bcc.n	80052d8 <xQueueGenericSend+0xdc>
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d129      	bne.n	800532c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052de:	f000 fb37 	bl	8005950 <prvCopyDataToQueue>
 80052e2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d010      	beq.n	800530e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	3324      	adds	r3, #36	@ 0x24
 80052f0:	4618      	mov	r0, r3
 80052f2:	f001 f92d 	bl	8006550 <xTaskRemoveFromEventList>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d013      	beq.n	8005324 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80052fc:	4b3f      	ldr	r3, [pc, #252]	@ (80053fc <xQueueGenericSend+0x200>)
 80052fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005302:	601a      	str	r2, [r3, #0]
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	f3bf 8f6f 	isb	sy
 800530c:	e00a      	b.n	8005324 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800530e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005310:	2b00      	cmp	r3, #0
 8005312:	d007      	beq.n	8005324 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005314:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <xQueueGenericSend+0x200>)
 8005316:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005324:	f002 fad2 	bl	80078cc <vPortExitCritical>
				return pdPASS;
 8005328:	2301      	movs	r3, #1
 800532a:	e063      	b.n	80053f4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d103      	bne.n	800533a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005332:	f002 facb 	bl	80078cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005336:	2300      	movs	r3, #0
 8005338:	e05c      	b.n	80053f4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800533a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800533c:	2b00      	cmp	r3, #0
 800533e:	d106      	bne.n	800534e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005340:	f107 0314 	add.w	r3, r7, #20
 8005344:	4618      	mov	r0, r3
 8005346:	f001 f967 	bl	8006618 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800534a:	2301      	movs	r3, #1
 800534c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800534e:	f002 fabd 	bl	80078cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005352:	f000 fecf 	bl	80060f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005356:	f002 fa87 	bl	8007868 <vPortEnterCritical>
 800535a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800535c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005360:	b25b      	sxtb	r3, r3
 8005362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005366:	d103      	bne.n	8005370 <xQueueGenericSend+0x174>
 8005368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005372:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005376:	b25b      	sxtb	r3, r3
 8005378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800537c:	d103      	bne.n	8005386 <xQueueGenericSend+0x18a>
 800537e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005380:	2200      	movs	r2, #0
 8005382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005386:	f002 faa1 	bl	80078cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800538a:	1d3a      	adds	r2, r7, #4
 800538c:	f107 0314 	add.w	r3, r7, #20
 8005390:	4611      	mov	r1, r2
 8005392:	4618      	mov	r0, r3
 8005394:	f001 f956 	bl	8006644 <xTaskCheckForTimeOut>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d124      	bne.n	80053e8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800539e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053a0:	f000 fbce 	bl	8005b40 <prvIsQueueFull>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d018      	beq.n	80053dc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80053aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053ac:	3310      	adds	r3, #16
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	4611      	mov	r1, r2
 80053b2:	4618      	mov	r0, r3
 80053b4:	f001 f87a 	bl	80064ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80053b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053ba:	f000 fb59 	bl	8005a70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80053be:	f000 fea7 	bl	8006110 <xTaskResumeAll>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f47f af7c 	bne.w	80052c2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80053ca:	4b0c      	ldr	r3, [pc, #48]	@ (80053fc <xQueueGenericSend+0x200>)
 80053cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053d0:	601a      	str	r2, [r3, #0]
 80053d2:	f3bf 8f4f 	dsb	sy
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	e772      	b.n	80052c2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80053dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053de:	f000 fb47 	bl	8005a70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80053e2:	f000 fe95 	bl	8006110 <xTaskResumeAll>
 80053e6:	e76c      	b.n	80052c2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80053e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80053ea:	f000 fb41 	bl	8005a70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80053ee:	f000 fe8f 	bl	8006110 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80053f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3738      	adds	r7, #56	@ 0x38
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	e000ed04 	.word	0xe000ed04

08005400 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b090      	sub	sp, #64	@ 0x40
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d10b      	bne.n	8005430 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541c:	f383 8811 	msr	BASEPRI, r3
 8005420:	f3bf 8f6f 	isb	sy
 8005424:	f3bf 8f4f 	dsb	sy
 8005428:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800542a:	bf00      	nop
 800542c:	bf00      	nop
 800542e:	e7fd      	b.n	800542c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <xQueueGenericSendFromISR+0x3e>
 8005436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <xQueueGenericSendFromISR+0x42>
 800543e:	2301      	movs	r3, #1
 8005440:	e000      	b.n	8005444 <xQueueGenericSendFromISR+0x44>
 8005442:	2300      	movs	r3, #0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b02      	cmp	r3, #2
 8005464:	d103      	bne.n	800546e <xQueueGenericSendFromISR+0x6e>
 8005466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800546a:	2b01      	cmp	r3, #1
 800546c:	d101      	bne.n	8005472 <xQueueGenericSendFromISR+0x72>
 800546e:	2301      	movs	r3, #1
 8005470:	e000      	b.n	8005474 <xQueueGenericSendFromISR+0x74>
 8005472:	2300      	movs	r3, #0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10b      	bne.n	8005490 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547c:	f383 8811 	msr	BASEPRI, r3
 8005480:	f3bf 8f6f 	isb	sy
 8005484:	f3bf 8f4f 	dsb	sy
 8005488:	623b      	str	r3, [r7, #32]
}
 800548a:	bf00      	nop
 800548c:	bf00      	nop
 800548e:	e7fd      	b.n	800548c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005490:	f002 faca 	bl	8007a28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005494:	f3ef 8211 	mrs	r2, BASEPRI
 8005498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800549c:	f383 8811 	msr	BASEPRI, r3
 80054a0:	f3bf 8f6f 	isb	sy
 80054a4:	f3bf 8f4f 	dsb	sy
 80054a8:	61fa      	str	r2, [r7, #28]
 80054aa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80054ac:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054ae:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d302      	bcc.n	80054c2 <xQueueGenericSendFromISR+0xc2>
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d12f      	bne.n	8005522 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80054c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80054c8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80054d8:	f000 fa3a 	bl	8005950 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80054dc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e4:	d112      	bne.n	800550c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d016      	beq.n	800551c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054f0:	3324      	adds	r3, #36	@ 0x24
 80054f2:	4618      	mov	r0, r3
 80054f4:	f001 f82c 	bl	8006550 <xTaskRemoveFromEventList>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00e      	beq.n	800551c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00b      	beq.n	800551c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2201      	movs	r2, #1
 8005508:	601a      	str	r2, [r3, #0]
 800550a:	e007      	b.n	800551c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800550c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005510:	3301      	adds	r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	b25a      	sxtb	r2, r3
 8005516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800551c:	2301      	movs	r3, #1
 800551e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005520:	e001      	b.n	8005526 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005522:	2300      	movs	r3, #0
 8005524:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005528:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005530:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005534:	4618      	mov	r0, r3
 8005536:	3740      	adds	r7, #64	@ 0x40
 8005538:	46bd      	mov	sp, r7
 800553a:	bd80      	pop	{r7, pc}

0800553c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b08c      	sub	sp, #48	@ 0x30
 8005540:	af00      	add	r7, sp, #0
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	60b9      	str	r1, [r7, #8]
 8005546:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005548:	2300      	movs	r3, #0
 800554a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10b      	bne.n	800556e <xQueueReceive+0x32>
	__asm volatile
 8005556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800555a:	f383 8811 	msr	BASEPRI, r3
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f3bf 8f4f 	dsb	sy
 8005566:	623b      	str	r3, [r7, #32]
}
 8005568:	bf00      	nop
 800556a:	bf00      	nop
 800556c:	e7fd      	b.n	800556a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d103      	bne.n	800557c <xQueueReceive+0x40>
 8005574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005578:	2b00      	cmp	r3, #0
 800557a:	d101      	bne.n	8005580 <xQueueReceive+0x44>
 800557c:	2301      	movs	r3, #1
 800557e:	e000      	b.n	8005582 <xQueueReceive+0x46>
 8005580:	2300      	movs	r3, #0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10b      	bne.n	800559e <xQueueReceive+0x62>
	__asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558a:	f383 8811 	msr	BASEPRI, r3
 800558e:	f3bf 8f6f 	isb	sy
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	61fb      	str	r3, [r7, #28]
}
 8005598:	bf00      	nop
 800559a:	bf00      	nop
 800559c:	e7fd      	b.n	800559a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800559e:	f001 f9ad 	bl	80068fc <xTaskGetSchedulerState>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d102      	bne.n	80055ae <xQueueReceive+0x72>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <xQueueReceive+0x76>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e000      	b.n	80055b4 <xQueueReceive+0x78>
 80055b2:	2300      	movs	r3, #0
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d10b      	bne.n	80055d0 <xQueueReceive+0x94>
	__asm volatile
 80055b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055bc:	f383 8811 	msr	BASEPRI, r3
 80055c0:	f3bf 8f6f 	isb	sy
 80055c4:	f3bf 8f4f 	dsb	sy
 80055c8:	61bb      	str	r3, [r7, #24]
}
 80055ca:	bf00      	nop
 80055cc:	bf00      	nop
 80055ce:	e7fd      	b.n	80055cc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80055d0:	f002 f94a 	bl	8007868 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01f      	beq.n	8005620 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055e0:	68b9      	ldr	r1, [r7, #8]
 80055e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055e4:	f000 fa1e 	bl	8005a24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80055e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ea:	1e5a      	subs	r2, r3, #1
 80055ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ee:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d00f      	beq.n	8005618 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	3310      	adds	r3, #16
 80055fc:	4618      	mov	r0, r3
 80055fe:	f000 ffa7 	bl	8006550 <xTaskRemoveFromEventList>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d007      	beq.n	8005618 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005608:	4b3c      	ldr	r3, [pc, #240]	@ (80056fc <xQueueReceive+0x1c0>)
 800560a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005618:	f002 f958 	bl	80078cc <vPortExitCritical>
				return pdPASS;
 800561c:	2301      	movs	r3, #1
 800561e:	e069      	b.n	80056f4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d103      	bne.n	800562e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005626:	f002 f951 	bl	80078cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800562a:	2300      	movs	r3, #0
 800562c:	e062      	b.n	80056f4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800562e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005630:	2b00      	cmp	r3, #0
 8005632:	d106      	bne.n	8005642 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005634:	f107 0310 	add.w	r3, r7, #16
 8005638:	4618      	mov	r0, r3
 800563a:	f000 ffed 	bl	8006618 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800563e:	2301      	movs	r3, #1
 8005640:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005642:	f002 f943 	bl	80078cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005646:	f000 fd55 	bl	80060f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800564a:	f002 f90d 	bl	8007868 <vPortEnterCritical>
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005654:	b25b      	sxtb	r3, r3
 8005656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800565a:	d103      	bne.n	8005664 <xQueueReceive+0x128>
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	2200      	movs	r2, #0
 8005660:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005666:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800566a:	b25b      	sxtb	r3, r3
 800566c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005670:	d103      	bne.n	800567a <xQueueReceive+0x13e>
 8005672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800567a:	f002 f927 	bl	80078cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800567e:	1d3a      	adds	r2, r7, #4
 8005680:	f107 0310 	add.w	r3, r7, #16
 8005684:	4611      	mov	r1, r2
 8005686:	4618      	mov	r0, r3
 8005688:	f000 ffdc 	bl	8006644 <xTaskCheckForTimeOut>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d123      	bne.n	80056da <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005694:	f000 fa3e 	bl	8005b14 <prvIsQueueEmpty>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d017      	beq.n	80056ce <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800569e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a0:	3324      	adds	r3, #36	@ 0x24
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	4611      	mov	r1, r2
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 ff00 	bl	80064ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80056ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056ae:	f000 f9df 	bl	8005a70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80056b2:	f000 fd2d 	bl	8006110 <xTaskResumeAll>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d189      	bne.n	80055d0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80056bc:	4b0f      	ldr	r3, [pc, #60]	@ (80056fc <xQueueReceive+0x1c0>)
 80056be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056c2:	601a      	str	r2, [r3, #0]
 80056c4:	f3bf 8f4f 	dsb	sy
 80056c8:	f3bf 8f6f 	isb	sy
 80056cc:	e780      	b.n	80055d0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80056ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056d0:	f000 f9ce 	bl	8005a70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80056d4:	f000 fd1c 	bl	8006110 <xTaskResumeAll>
 80056d8:	e77a      	b.n	80055d0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80056da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056dc:	f000 f9c8 	bl	8005a70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80056e0:	f000 fd16 	bl	8006110 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056e6:	f000 fa15 	bl	8005b14 <prvIsQueueEmpty>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f43f af6f 	beq.w	80055d0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80056f2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3730      	adds	r7, #48	@ 0x30
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	e000ed04 	.word	0xe000ed04

08005700 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b08e      	sub	sp, #56	@ 0x38
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800570a:	2300      	movs	r3, #0
 800570c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005712:	2300      	movs	r3, #0
 8005714:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10b      	bne.n	8005734 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800571c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005720:	f383 8811 	msr	BASEPRI, r3
 8005724:	f3bf 8f6f 	isb	sy
 8005728:	f3bf 8f4f 	dsb	sy
 800572c:	623b      	str	r3, [r7, #32]
}
 800572e:	bf00      	nop
 8005730:	bf00      	nop
 8005732:	e7fd      	b.n	8005730 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d00b      	beq.n	8005754 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	61fb      	str	r3, [r7, #28]
}
 800574e:	bf00      	nop
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005754:	f001 f8d2 	bl	80068fc <xTaskGetSchedulerState>
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d102      	bne.n	8005764 <xQueueSemaphoreTake+0x64>
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <xQueueSemaphoreTake+0x68>
 8005764:	2301      	movs	r3, #1
 8005766:	e000      	b.n	800576a <xQueueSemaphoreTake+0x6a>
 8005768:	2300      	movs	r3, #0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10b      	bne.n	8005786 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	61bb      	str	r3, [r7, #24]
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	e7fd      	b.n	8005782 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005786:	f002 f86f 	bl	8007868 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800578a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800578c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800578e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005792:	2b00      	cmp	r3, #0
 8005794:	d024      	beq.n	80057e0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005798:	1e5a      	subs	r2, r3, #1
 800579a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800579e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d104      	bne.n	80057b0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80057a6:	f001 fa23 	bl	8006bf0 <pvTaskIncrementMutexHeldCount>
 80057aa:	4602      	mov	r2, r0
 80057ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ae:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00f      	beq.n	80057d8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ba:	3310      	adds	r3, #16
 80057bc:	4618      	mov	r0, r3
 80057be:	f000 fec7 	bl	8006550 <xTaskRemoveFromEventList>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d007      	beq.n	80057d8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80057c8:	4b54      	ldr	r3, [pc, #336]	@ (800591c <xQueueSemaphoreTake+0x21c>)
 80057ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057ce:	601a      	str	r2, [r3, #0]
 80057d0:	f3bf 8f4f 	dsb	sy
 80057d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80057d8:	f002 f878 	bl	80078cc <vPortExitCritical>
				return pdPASS;
 80057dc:	2301      	movs	r3, #1
 80057de:	e098      	b.n	8005912 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d112      	bne.n	800580c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80057e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00b      	beq.n	8005804 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80057ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f0:	f383 8811 	msr	BASEPRI, r3
 80057f4:	f3bf 8f6f 	isb	sy
 80057f8:	f3bf 8f4f 	dsb	sy
 80057fc:	617b      	str	r3, [r7, #20]
}
 80057fe:	bf00      	nop
 8005800:	bf00      	nop
 8005802:	e7fd      	b.n	8005800 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005804:	f002 f862 	bl	80078cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005808:	2300      	movs	r3, #0
 800580a:	e082      	b.n	8005912 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800580c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800580e:	2b00      	cmp	r3, #0
 8005810:	d106      	bne.n	8005820 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005812:	f107 030c 	add.w	r3, r7, #12
 8005816:	4618      	mov	r0, r3
 8005818:	f000 fefe 	bl	8006618 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800581c:	2301      	movs	r3, #1
 800581e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005820:	f002 f854 	bl	80078cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005824:	f000 fc66 	bl	80060f4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005828:	f002 f81e 	bl	8007868 <vPortEnterCritical>
 800582c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005832:	b25b      	sxtb	r3, r3
 8005834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005838:	d103      	bne.n	8005842 <xQueueSemaphoreTake+0x142>
 800583a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005844:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005848:	b25b      	sxtb	r3, r3
 800584a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800584e:	d103      	bne.n	8005858 <xQueueSemaphoreTake+0x158>
 8005850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005852:	2200      	movs	r2, #0
 8005854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005858:	f002 f838 	bl	80078cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800585c:	463a      	mov	r2, r7
 800585e:	f107 030c 	add.w	r3, r7, #12
 8005862:	4611      	mov	r1, r2
 8005864:	4618      	mov	r0, r3
 8005866:	f000 feed 	bl	8006644 <xTaskCheckForTimeOut>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d132      	bne.n	80058d6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005870:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005872:	f000 f94f 	bl	8005b14 <prvIsQueueEmpty>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d026      	beq.n	80058ca <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800587c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d109      	bne.n	8005898 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005884:	f001 fff0 	bl	8007868 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4618      	mov	r0, r3
 800588e:	f001 f853 	bl	8006938 <xTaskPriorityInherit>
 8005892:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005894:	f002 f81a 	bl	80078cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005898:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589a:	3324      	adds	r3, #36	@ 0x24
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	4611      	mov	r1, r2
 80058a0:	4618      	mov	r0, r3
 80058a2:	f000 fe03 	bl	80064ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058a8:	f000 f8e2 	bl	8005a70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058ac:	f000 fc30 	bl	8006110 <xTaskResumeAll>
 80058b0:	4603      	mov	r3, r0
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f47f af67 	bne.w	8005786 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80058b8:	4b18      	ldr	r3, [pc, #96]	@ (800591c <xQueueSemaphoreTake+0x21c>)
 80058ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058be:	601a      	str	r2, [r3, #0]
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	f3bf 8f6f 	isb	sy
 80058c8:	e75d      	b.n	8005786 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80058ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058cc:	f000 f8d0 	bl	8005a70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058d0:	f000 fc1e 	bl	8006110 <xTaskResumeAll>
 80058d4:	e757      	b.n	8005786 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80058d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058d8:	f000 f8ca 	bl	8005a70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058dc:	f000 fc18 	bl	8006110 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058e2:	f000 f917 	bl	8005b14 <prvIsQueueEmpty>
 80058e6:	4603      	mov	r3, r0
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f43f af4c 	beq.w	8005786 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80058ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00d      	beq.n	8005910 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80058f4:	f001 ffb8 	bl	8007868 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80058f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058fa:	f000 f811 	bl	8005920 <prvGetDisinheritPriorityAfterTimeout>
 80058fe:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005906:	4618      	mov	r0, r3
 8005908:	f001 f8ee 	bl	8006ae8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800590c:	f001 ffde 	bl	80078cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005910:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005912:	4618      	mov	r0, r3
 8005914:	3738      	adds	r7, #56	@ 0x38
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
 800591a:	bf00      	nop
 800591c:	e000ed04 	.word	0xe000ed04

08005920 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800592c:	2b00      	cmp	r3, #0
 800592e:	d006      	beq.n	800593e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800593a:	60fb      	str	r3, [r7, #12]
 800593c:	e001      	b.n	8005942 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800593e:	2300      	movs	r3, #0
 8005940:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005942:	68fb      	ldr	r3, [r7, #12]
	}
 8005944:	4618      	mov	r0, r3
 8005946:	3714      	adds	r7, #20
 8005948:	46bd      	mov	sp, r7
 800594a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594e:	4770      	bx	lr

08005950 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005964:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10d      	bne.n	800598a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d14d      	bne.n	8005a12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	4618      	mov	r0, r3
 800597c:	f001 f844 	bl	8006a08 <xTaskPriorityDisinherit>
 8005980:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2200      	movs	r2, #0
 8005986:	609a      	str	r2, [r3, #8]
 8005988:	e043      	b.n	8005a12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d119      	bne.n	80059c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6858      	ldr	r0, [r3, #4]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005998:	461a      	mov	r2, r3
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	f002 fc65 	bl	800826a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	685a      	ldr	r2, [r3, #4]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	441a      	add	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	685a      	ldr	r2, [r3, #4]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d32b      	bcc.n	8005a12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	605a      	str	r2, [r3, #4]
 80059c2:	e026      	b.n	8005a12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	68d8      	ldr	r0, [r3, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059cc:	461a      	mov	r2, r3
 80059ce:	68b9      	ldr	r1, [r7, #8]
 80059d0:	f002 fc4b 	bl	800826a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	68da      	ldr	r2, [r3, #12]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059dc:	425b      	negs	r3, r3
 80059de:	441a      	add	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	68da      	ldr	r2, [r3, #12]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d207      	bcs.n	8005a00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f8:	425b      	negs	r3, r3
 80059fa:	441a      	add	r2, r3
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2b02      	cmp	r3, #2
 8005a04:	d105      	bne.n	8005a12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d002      	beq.n	8005a12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005a1a:	697b      	ldr	r3, [r7, #20]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d018      	beq.n	8005a68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68da      	ldr	r2, [r3, #12]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3e:	441a      	add	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d303      	bcc.n	8005a58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	68d9      	ldr	r1, [r3, #12]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a60:	461a      	mov	r2, r3
 8005a62:	6838      	ldr	r0, [r7, #0]
 8005a64:	f002 fc01 	bl	800826a <memcpy>
	}
}
 8005a68:	bf00      	nop
 8005a6a:	3708      	adds	r7, #8
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a78:	f001 fef6 	bl	8007868 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a84:	e011      	b.n	8005aaa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d012      	beq.n	8005ab4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	3324      	adds	r3, #36	@ 0x24
 8005a92:	4618      	mov	r0, r3
 8005a94:	f000 fd5c 	bl	8006550 <xTaskRemoveFromEventList>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a9e:	f000 fe35 	bl	800670c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b2db      	uxtb	r3, r3
 8005aa8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	dce9      	bgt.n	8005a86 <prvUnlockQueue+0x16>
 8005ab2:	e000      	b.n	8005ab6 <prvUnlockQueue+0x46>
					break;
 8005ab4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	22ff      	movs	r2, #255	@ 0xff
 8005aba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005abe:	f001 ff05 	bl	80078cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005ac2:	f001 fed1 	bl	8007868 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005acc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ace:	e011      	b.n	8005af4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d012      	beq.n	8005afe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	3310      	adds	r3, #16
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 fd37 	bl	8006550 <xTaskRemoveFromEventList>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005ae8:	f000 fe10 	bl	800670c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005aec:	7bbb      	ldrb	r3, [r7, #14]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005af4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	dce9      	bgt.n	8005ad0 <prvUnlockQueue+0x60>
 8005afc:	e000      	b.n	8005b00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005afe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	22ff      	movs	r2, #255	@ 0xff
 8005b04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005b08:	f001 fee0 	bl	80078cc <vPortExitCritical>
}
 8005b0c:	bf00      	nop
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b1c:	f001 fea4 	bl	8007868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	e001      	b.n	8005b32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005b2e:	2300      	movs	r3, #0
 8005b30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b32:	f001 fecb 	bl	80078cc <vPortExitCritical>

	return xReturn;
 8005b36:	68fb      	ldr	r3, [r7, #12]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3710      	adds	r7, #16
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b48:	f001 fe8e 	bl	8007868 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d102      	bne.n	8005b5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	60fb      	str	r3, [r7, #12]
 8005b5c:	e001      	b.n	8005b62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b62:	f001 feb3 	bl	80078cc <vPortExitCritical>

	return xReturn;
 8005b66:	68fb      	ldr	r3, [r7, #12]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005b70:	b480      	push	{r7}
 8005b72:	b085      	sub	sp, #20
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	60fb      	str	r3, [r7, #12]
 8005b7e:	e014      	b.n	8005baa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005b80:	4a0f      	ldr	r2, [pc, #60]	@ (8005bc0 <vQueueAddToRegistry+0x50>)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005b8c:	490c      	ldr	r1, [pc, #48]	@ (8005bc0 <vQueueAddToRegistry+0x50>)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b96:	4a0a      	ldr	r2, [pc, #40]	@ (8005bc0 <vQueueAddToRegistry+0x50>)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	4413      	add	r3, r2
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005ba2:	e006      	b.n	8005bb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	60fb      	str	r3, [r7, #12]
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2b07      	cmp	r3, #7
 8005bae:	d9e7      	bls.n	8005b80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005bb0:	bf00      	nop
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	20004180 	.word	0x20004180

08005bc4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b086      	sub	sp, #24
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	60f8      	str	r0, [r7, #12]
 8005bcc:	60b9      	str	r1, [r7, #8]
 8005bce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005bd4:	f001 fe48 	bl	8007868 <vPortEnterCritical>
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bde:	b25b      	sxtb	r3, r3
 8005be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be4:	d103      	bne.n	8005bee <vQueueWaitForMessageRestricted+0x2a>
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bf4:	b25b      	sxtb	r3, r3
 8005bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfa:	d103      	bne.n	8005c04 <vQueueWaitForMessageRestricted+0x40>
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c04:	f001 fe62 	bl	80078cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d106      	bne.n	8005c1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	3324      	adds	r3, #36	@ 0x24
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	68b9      	ldr	r1, [r7, #8]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f000 fc6d 	bl	80064f8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005c1e:	6978      	ldr	r0, [r7, #20]
 8005c20:	f7ff ff26 	bl	8005a70 <prvUnlockQueue>
	}
 8005c24:	bf00      	nop
 8005c26:	3718      	adds	r7, #24
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b08e      	sub	sp, #56	@ 0x38
 8005c30:	af04      	add	r7, sp, #16
 8005c32:	60f8      	str	r0, [r7, #12]
 8005c34:	60b9      	str	r1, [r7, #8]
 8005c36:	607a      	str	r2, [r7, #4]
 8005c38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d10b      	bne.n	8005c58 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	623b      	str	r3, [r7, #32]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10b      	bne.n	8005c76 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	61fb      	str	r3, [r7, #28]
}
 8005c70:	bf00      	nop
 8005c72:	bf00      	nop
 8005c74:	e7fd      	b.n	8005c72 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005c76:	23a8      	movs	r3, #168	@ 0xa8
 8005c78:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	2ba8      	cmp	r3, #168	@ 0xa8
 8005c7e:	d00b      	beq.n	8005c98 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c84:	f383 8811 	msr	BASEPRI, r3
 8005c88:	f3bf 8f6f 	isb	sy
 8005c8c:	f3bf 8f4f 	dsb	sy
 8005c90:	61bb      	str	r3, [r7, #24]
}
 8005c92:	bf00      	nop
 8005c94:	bf00      	nop
 8005c96:	e7fd      	b.n	8005c94 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c98:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d01e      	beq.n	8005cde <xTaskCreateStatic+0xb2>
 8005ca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d01b      	beq.n	8005cde <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005cae:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005cb8:	2300      	movs	r3, #0
 8005cba:	9303      	str	r3, [sp, #12]
 8005cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cbe:	9302      	str	r3, [sp, #8]
 8005cc0:	f107 0314 	add.w	r3, r7, #20
 8005cc4:	9301      	str	r3, [sp, #4]
 8005cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	68b9      	ldr	r1, [r7, #8]
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 f851 	bl	8005d78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005cd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005cd8:	f000 f8f6 	bl	8005ec8 <prvAddNewTaskToReadyList>
 8005cdc:	e001      	b.n	8005ce2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005ce2:	697b      	ldr	r3, [r7, #20]
	}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3728      	adds	r7, #40	@ 0x28
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08c      	sub	sp, #48	@ 0x30
 8005cf0:	af04      	add	r7, sp, #16
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005cfc:	88fb      	ldrh	r3, [r7, #6]
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4618      	mov	r0, r3
 8005d02:	f001 fed3 	bl	8007aac <pvPortMalloc>
 8005d06:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005d08:	697b      	ldr	r3, [r7, #20]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00e      	beq.n	8005d2c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005d0e:	20a8      	movs	r0, #168	@ 0xa8
 8005d10:	f001 fecc 	bl	8007aac <pvPortMalloc>
 8005d14:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005d16:	69fb      	ldr	r3, [r7, #28]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d003      	beq.n	8005d24 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005d1c:	69fb      	ldr	r3, [r7, #28]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d22:	e005      	b.n	8005d30 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005d24:	6978      	ldr	r0, [r7, #20]
 8005d26:	f001 ff8f 	bl	8007c48 <vPortFree>
 8005d2a:	e001      	b.n	8005d30 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005d30:	69fb      	ldr	r3, [r7, #28]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d017      	beq.n	8005d66 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005d3e:	88fa      	ldrh	r2, [r7, #6]
 8005d40:	2300      	movs	r3, #0
 8005d42:	9303      	str	r3, [sp, #12]
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	9302      	str	r3, [sp, #8]
 8005d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d4a:	9301      	str	r3, [sp, #4]
 8005d4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d4e:	9300      	str	r3, [sp, #0]
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	68b9      	ldr	r1, [r7, #8]
 8005d54:	68f8      	ldr	r0, [r7, #12]
 8005d56:	f000 f80f 	bl	8005d78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d5a:	69f8      	ldr	r0, [r7, #28]
 8005d5c:	f000 f8b4 	bl	8005ec8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005d60:	2301      	movs	r3, #1
 8005d62:	61bb      	str	r3, [r7, #24]
 8005d64:	e002      	b.n	8005d6c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d66:	f04f 33ff 	mov.w	r3, #4294967295
 8005d6a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005d6c:	69bb      	ldr	r3, [r7, #24]
	}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3720      	adds	r7, #32
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b088      	sub	sp, #32
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	60f8      	str	r0, [r7, #12]
 8005d80:	60b9      	str	r1, [r7, #8]
 8005d82:	607a      	str	r2, [r7, #4]
 8005d84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d88:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	461a      	mov	r2, r3
 8005d90:	21a5      	movs	r1, #165	@ 0xa5
 8005d92:	f002 f990 	bl	80080b6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005da0:	3b01      	subs	r3, #1
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	f023 0307 	bic.w	r3, r3, #7
 8005dae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	f003 0307 	and.w	r3, r3, #7
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	617b      	str	r3, [r7, #20]
}
 8005dcc:	bf00      	nop
 8005dce:	bf00      	nop
 8005dd0:	e7fd      	b.n	8005dce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01f      	beq.n	8005e18 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005dd8:	2300      	movs	r3, #0
 8005dda:	61fb      	str	r3, [r7, #28]
 8005ddc:	e012      	b.n	8005e04 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	4413      	add	r3, r2
 8005de4:	7819      	ldrb	r1, [r3, #0]
 8005de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de8:	69fb      	ldr	r3, [r7, #28]
 8005dea:	4413      	add	r3, r2
 8005dec:	3334      	adds	r3, #52	@ 0x34
 8005dee:	460a      	mov	r2, r1
 8005df0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005df2:	68ba      	ldr	r2, [r7, #8]
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	4413      	add	r3, r2
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d006      	beq.n	8005e0c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	3301      	adds	r3, #1
 8005e02:	61fb      	str	r3, [r7, #28]
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	2b0f      	cmp	r3, #15
 8005e08:	d9e9      	bls.n	8005dde <prvInitialiseNewTask+0x66>
 8005e0a:	e000      	b.n	8005e0e <prvInitialiseNewTask+0x96>
			{
				break;
 8005e0c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e16:	e003      	b.n	8005e20 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	2b37      	cmp	r3, #55	@ 0x37
 8005e24:	d901      	bls.n	8005e2a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005e26:	2337      	movs	r3, #55	@ 0x37
 8005e28:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005e34:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e38:	2200      	movs	r2, #0
 8005e3a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e3e:	3304      	adds	r3, #4
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7fe ffcf 	bl	8004de4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005e46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e48:	3318      	adds	r3, #24
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7fe ffca 	bl	8004de4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e54:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e58:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e64:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e78:	3354      	adds	r3, #84	@ 0x54
 8005e7a:	224c      	movs	r2, #76	@ 0x4c
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f002 f919 	bl	80080b6 <memset>
 8005e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e86:	4a0d      	ldr	r2, [pc, #52]	@ (8005ebc <prvInitialiseNewTask+0x144>)
 8005e88:	659a      	str	r2, [r3, #88]	@ 0x58
 8005e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8005ec0 <prvInitialiseNewTask+0x148>)
 8005e8e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e92:	4a0c      	ldr	r2, [pc, #48]	@ (8005ec4 <prvInitialiseNewTask+0x14c>)
 8005e94:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	68f9      	ldr	r1, [r7, #12]
 8005e9a:	69b8      	ldr	r0, [r7, #24]
 8005e9c:	f001 fbb0 	bl	8007600 <pxPortInitialiseStack>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005eb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005eb2:	bf00      	nop
 8005eb4:	3720      	adds	r7, #32
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	20008414 	.word	0x20008414
 8005ec0:	2000847c 	.word	0x2000847c
 8005ec4:	200084e4 	.word	0x200084e4

08005ec8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b082      	sub	sp, #8
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005ed0:	f001 fcca 	bl	8007868 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005ed4:	4b2d      	ldr	r3, [pc, #180]	@ (8005f8c <prvAddNewTaskToReadyList+0xc4>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	3301      	adds	r3, #1
 8005eda:	4a2c      	ldr	r2, [pc, #176]	@ (8005f8c <prvAddNewTaskToReadyList+0xc4>)
 8005edc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005ede:	4b2c      	ldr	r3, [pc, #176]	@ (8005f90 <prvAddNewTaskToReadyList+0xc8>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005ee6:	4a2a      	ldr	r2, [pc, #168]	@ (8005f90 <prvAddNewTaskToReadyList+0xc8>)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005eec:	4b27      	ldr	r3, [pc, #156]	@ (8005f8c <prvAddNewTaskToReadyList+0xc4>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d110      	bne.n	8005f16 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ef4:	f000 fc2e 	bl	8006754 <prvInitialiseTaskLists>
 8005ef8:	e00d      	b.n	8005f16 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005efa:	4b26      	ldr	r3, [pc, #152]	@ (8005f94 <prvAddNewTaskToReadyList+0xcc>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d109      	bne.n	8005f16 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005f02:	4b23      	ldr	r3, [pc, #140]	@ (8005f90 <prvAddNewTaskToReadyList+0xc8>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d802      	bhi.n	8005f16 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005f10:	4a1f      	ldr	r2, [pc, #124]	@ (8005f90 <prvAddNewTaskToReadyList+0xc8>)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005f16:	4b20      	ldr	r3, [pc, #128]	@ (8005f98 <prvAddNewTaskToReadyList+0xd0>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	4a1e      	ldr	r2, [pc, #120]	@ (8005f98 <prvAddNewTaskToReadyList+0xd0>)
 8005f1e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005f20:	4b1d      	ldr	r3, [pc, #116]	@ (8005f98 <prvAddNewTaskToReadyList+0xd0>)
 8005f22:	681a      	ldr	r2, [r3, #0]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005f9c <prvAddNewTaskToReadyList+0xd4>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d903      	bls.n	8005f3c <prvAddNewTaskToReadyList+0x74>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f38:	4a18      	ldr	r2, [pc, #96]	@ (8005f9c <prvAddNewTaskToReadyList+0xd4>)
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4a15      	ldr	r2, [pc, #84]	@ (8005fa0 <prvAddNewTaskToReadyList+0xd8>)
 8005f4a:	441a      	add	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	4619      	mov	r1, r3
 8005f52:	4610      	mov	r0, r2
 8005f54:	f7fe ff53 	bl	8004dfe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005f58:	f001 fcb8 	bl	80078cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005f5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005f94 <prvAddNewTaskToReadyList+0xcc>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00e      	beq.n	8005f82 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005f64:	4b0a      	ldr	r3, [pc, #40]	@ (8005f90 <prvAddNewTaskToReadyList+0xc8>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d207      	bcs.n	8005f82 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005f72:	4b0c      	ldr	r3, [pc, #48]	@ (8005fa4 <prvAddNewTaskToReadyList+0xdc>)
 8005f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f78:	601a      	str	r2, [r3, #0]
 8005f7a:	f3bf 8f4f 	dsb	sy
 8005f7e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f82:	bf00      	nop
 8005f84:	3708      	adds	r7, #8
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
 8005f8a:	bf00      	nop
 8005f8c:	20004694 	.word	0x20004694
 8005f90:	200041c0 	.word	0x200041c0
 8005f94:	200046a0 	.word	0x200046a0
 8005f98:	200046b0 	.word	0x200046b0
 8005f9c:	2000469c 	.word	0x2000469c
 8005fa0:	200041c4 	.word	0x200041c4
 8005fa4:	e000ed04 	.word	0xe000ed04

08005fa8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d018      	beq.n	8005fec <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005fba:	4b14      	ldr	r3, [pc, #80]	@ (800600c <vTaskDelay+0x64>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00b      	beq.n	8005fda <vTaskDelay+0x32>
	__asm volatile
 8005fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	60bb      	str	r3, [r7, #8]
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	e7fd      	b.n	8005fd6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005fda:	f000 f88b 	bl	80060f4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005fde:	2100      	movs	r1, #0
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 ff5f 	bl	8006ea4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005fe6:	f000 f893 	bl	8006110 <xTaskResumeAll>
 8005fea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d107      	bne.n	8006002 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005ff2:	4b07      	ldr	r3, [pc, #28]	@ (8006010 <vTaskDelay+0x68>)
 8005ff4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ff8:	601a      	str	r2, [r3, #0]
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006002:	bf00      	nop
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	200046bc 	.word	0x200046bc
 8006010:	e000ed04 	.word	0xe000ed04

08006014 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b08a      	sub	sp, #40	@ 0x28
 8006018:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800601a:	2300      	movs	r3, #0
 800601c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800601e:	2300      	movs	r3, #0
 8006020:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006022:	463a      	mov	r2, r7
 8006024:	1d39      	adds	r1, r7, #4
 8006026:	f107 0308 	add.w	r3, r7, #8
 800602a:	4618      	mov	r0, r3
 800602c:	f7fe fe86 	bl	8004d3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	9202      	str	r2, [sp, #8]
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	2300      	movs	r3, #0
 800603c:	9300      	str	r3, [sp, #0]
 800603e:	2300      	movs	r3, #0
 8006040:	460a      	mov	r2, r1
 8006042:	4924      	ldr	r1, [pc, #144]	@ (80060d4 <vTaskStartScheduler+0xc0>)
 8006044:	4824      	ldr	r0, [pc, #144]	@ (80060d8 <vTaskStartScheduler+0xc4>)
 8006046:	f7ff fdf1 	bl	8005c2c <xTaskCreateStatic>
 800604a:	4603      	mov	r3, r0
 800604c:	4a23      	ldr	r2, [pc, #140]	@ (80060dc <vTaskStartScheduler+0xc8>)
 800604e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006050:	4b22      	ldr	r3, [pc, #136]	@ (80060dc <vTaskStartScheduler+0xc8>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d002      	beq.n	800605e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006058:	2301      	movs	r3, #1
 800605a:	617b      	str	r3, [r7, #20]
 800605c:	e001      	b.n	8006062 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800605e:	2300      	movs	r3, #0
 8006060:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	2b01      	cmp	r3, #1
 8006066:	d102      	bne.n	800606e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006068:	f000 ff70 	bl	8006f4c <xTimerCreateTimerTask>
 800606c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d11b      	bne.n	80060ac <vTaskStartScheduler+0x98>
	__asm volatile
 8006074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006078:	f383 8811 	msr	BASEPRI, r3
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	f3bf 8f4f 	dsb	sy
 8006084:	613b      	str	r3, [r7, #16]
}
 8006086:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006088:	4b15      	ldr	r3, [pc, #84]	@ (80060e0 <vTaskStartScheduler+0xcc>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	3354      	adds	r3, #84	@ 0x54
 800608e:	4a15      	ldr	r2, [pc, #84]	@ (80060e4 <vTaskStartScheduler+0xd0>)
 8006090:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006092:	4b15      	ldr	r3, [pc, #84]	@ (80060e8 <vTaskStartScheduler+0xd4>)
 8006094:	f04f 32ff 	mov.w	r2, #4294967295
 8006098:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800609a:	4b14      	ldr	r3, [pc, #80]	@ (80060ec <vTaskStartScheduler+0xd8>)
 800609c:	2201      	movs	r2, #1
 800609e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80060a0:	4b13      	ldr	r3, [pc, #76]	@ (80060f0 <vTaskStartScheduler+0xdc>)
 80060a2:	2200      	movs	r2, #0
 80060a4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80060a6:	f001 fb3b 	bl	8007720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80060aa:	e00f      	b.n	80060cc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b2:	d10b      	bne.n	80060cc <vTaskStartScheduler+0xb8>
	__asm volatile
 80060b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	60fb      	str	r3, [r7, #12]
}
 80060c6:	bf00      	nop
 80060c8:	bf00      	nop
 80060ca:	e7fd      	b.n	80060c8 <vTaskStartScheduler+0xb4>
}
 80060cc:	bf00      	nop
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}
 80060d4:	08009900 	.word	0x08009900
 80060d8:	08006725 	.word	0x08006725
 80060dc:	200046b8 	.word	0x200046b8
 80060e0:	200041c0 	.word	0x200041c0
 80060e4:	20000078 	.word	0x20000078
 80060e8:	200046b4 	.word	0x200046b4
 80060ec:	200046a0 	.word	0x200046a0
 80060f0:	20004698 	.word	0x20004698

080060f4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80060f4:	b480      	push	{r7}
 80060f6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80060f8:	4b04      	ldr	r3, [pc, #16]	@ (800610c <vTaskSuspendAll+0x18>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	3301      	adds	r3, #1
 80060fe:	4a03      	ldr	r2, [pc, #12]	@ (800610c <vTaskSuspendAll+0x18>)
 8006100:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006102:	bf00      	nop
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr
 800610c:	200046bc 	.word	0x200046bc

08006110 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006116:	2300      	movs	r3, #0
 8006118:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800611a:	2300      	movs	r3, #0
 800611c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800611e:	4b42      	ldr	r3, [pc, #264]	@ (8006228 <xTaskResumeAll+0x118>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d10b      	bne.n	800613e <xTaskResumeAll+0x2e>
	__asm volatile
 8006126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612a:	f383 8811 	msr	BASEPRI, r3
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	f3bf 8f4f 	dsb	sy
 8006136:	603b      	str	r3, [r7, #0]
}
 8006138:	bf00      	nop
 800613a:	bf00      	nop
 800613c:	e7fd      	b.n	800613a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800613e:	f001 fb93 	bl	8007868 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006142:	4b39      	ldr	r3, [pc, #228]	@ (8006228 <xTaskResumeAll+0x118>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3b01      	subs	r3, #1
 8006148:	4a37      	ldr	r2, [pc, #220]	@ (8006228 <xTaskResumeAll+0x118>)
 800614a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800614c:	4b36      	ldr	r3, [pc, #216]	@ (8006228 <xTaskResumeAll+0x118>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d162      	bne.n	800621a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006154:	4b35      	ldr	r3, [pc, #212]	@ (800622c <xTaskResumeAll+0x11c>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d05e      	beq.n	800621a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800615c:	e02f      	b.n	80061be <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800615e:	4b34      	ldr	r3, [pc, #208]	@ (8006230 <xTaskResumeAll+0x120>)
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	3318      	adds	r3, #24
 800616a:	4618      	mov	r0, r3
 800616c:	f7fe fea4 	bl	8004eb8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	3304      	adds	r3, #4
 8006174:	4618      	mov	r0, r3
 8006176:	f7fe fe9f 	bl	8004eb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800617e:	4b2d      	ldr	r3, [pc, #180]	@ (8006234 <xTaskResumeAll+0x124>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	429a      	cmp	r2, r3
 8006184:	d903      	bls.n	800618e <xTaskResumeAll+0x7e>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618a:	4a2a      	ldr	r2, [pc, #168]	@ (8006234 <xTaskResumeAll+0x124>)
 800618c:	6013      	str	r3, [r2, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006192:	4613      	mov	r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	4413      	add	r3, r2
 8006198:	009b      	lsls	r3, r3, #2
 800619a:	4a27      	ldr	r2, [pc, #156]	@ (8006238 <xTaskResumeAll+0x128>)
 800619c:	441a      	add	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	3304      	adds	r3, #4
 80061a2:	4619      	mov	r1, r3
 80061a4:	4610      	mov	r0, r2
 80061a6:	f7fe fe2a 	bl	8004dfe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ae:	4b23      	ldr	r3, [pc, #140]	@ (800623c <xTaskResumeAll+0x12c>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d302      	bcc.n	80061be <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80061b8:	4b21      	ldr	r3, [pc, #132]	@ (8006240 <xTaskResumeAll+0x130>)
 80061ba:	2201      	movs	r2, #1
 80061bc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061be:	4b1c      	ldr	r3, [pc, #112]	@ (8006230 <xTaskResumeAll+0x120>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1cb      	bne.n	800615e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d001      	beq.n	80061d0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80061cc:	f000 fb66 	bl	800689c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80061d0:	4b1c      	ldr	r3, [pc, #112]	@ (8006244 <xTaskResumeAll+0x134>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d010      	beq.n	80061fe <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80061dc:	f000 f846 	bl	800626c <xTaskIncrementTick>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d002      	beq.n	80061ec <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80061e6:	4b16      	ldr	r3, [pc, #88]	@ (8006240 <xTaskResumeAll+0x130>)
 80061e8:	2201      	movs	r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	3b01      	subs	r3, #1
 80061f0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d1f1      	bne.n	80061dc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80061f8:	4b12      	ldr	r3, [pc, #72]	@ (8006244 <xTaskResumeAll+0x134>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80061fe:	4b10      	ldr	r3, [pc, #64]	@ (8006240 <xTaskResumeAll+0x130>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d009      	beq.n	800621a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006206:	2301      	movs	r3, #1
 8006208:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800620a:	4b0f      	ldr	r3, [pc, #60]	@ (8006248 <xTaskResumeAll+0x138>)
 800620c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006210:	601a      	str	r2, [r3, #0]
 8006212:	f3bf 8f4f 	dsb	sy
 8006216:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800621a:	f001 fb57 	bl	80078cc <vPortExitCritical>

	return xAlreadyYielded;
 800621e:	68bb      	ldr	r3, [r7, #8]
}
 8006220:	4618      	mov	r0, r3
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	200046bc 	.word	0x200046bc
 800622c:	20004694 	.word	0x20004694
 8006230:	20004654 	.word	0x20004654
 8006234:	2000469c 	.word	0x2000469c
 8006238:	200041c4 	.word	0x200041c4
 800623c:	200041c0 	.word	0x200041c0
 8006240:	200046a8 	.word	0x200046a8
 8006244:	200046a4 	.word	0x200046a4
 8006248:	e000ed04 	.word	0xe000ed04

0800624c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006252:	4b05      	ldr	r3, [pc, #20]	@ (8006268 <xTaskGetTickCount+0x1c>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006258:	687b      	ldr	r3, [r7, #4]
}
 800625a:	4618      	mov	r0, r3
 800625c:	370c      	adds	r7, #12
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	20004698 	.word	0x20004698

0800626c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b086      	sub	sp, #24
 8006270:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006276:	4b4f      	ldr	r3, [pc, #316]	@ (80063b4 <xTaskIncrementTick+0x148>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2b00      	cmp	r3, #0
 800627c:	f040 8090 	bne.w	80063a0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006280:	4b4d      	ldr	r3, [pc, #308]	@ (80063b8 <xTaskIncrementTick+0x14c>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	3301      	adds	r3, #1
 8006286:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006288:	4a4b      	ldr	r2, [pc, #300]	@ (80063b8 <xTaskIncrementTick+0x14c>)
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d121      	bne.n	80062d8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006294:	4b49      	ldr	r3, [pc, #292]	@ (80063bc <xTaskIncrementTick+0x150>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00b      	beq.n	80062b6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	603b      	str	r3, [r7, #0]
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	e7fd      	b.n	80062b2 <xTaskIncrementTick+0x46>
 80062b6:	4b41      	ldr	r3, [pc, #260]	@ (80063bc <xTaskIncrementTick+0x150>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	60fb      	str	r3, [r7, #12]
 80062bc:	4b40      	ldr	r3, [pc, #256]	@ (80063c0 <xTaskIncrementTick+0x154>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a3e      	ldr	r2, [pc, #248]	@ (80063bc <xTaskIncrementTick+0x150>)
 80062c2:	6013      	str	r3, [r2, #0]
 80062c4:	4a3e      	ldr	r2, [pc, #248]	@ (80063c0 <xTaskIncrementTick+0x154>)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6013      	str	r3, [r2, #0]
 80062ca:	4b3e      	ldr	r3, [pc, #248]	@ (80063c4 <xTaskIncrementTick+0x158>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	3301      	adds	r3, #1
 80062d0:	4a3c      	ldr	r2, [pc, #240]	@ (80063c4 <xTaskIncrementTick+0x158>)
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	f000 fae2 	bl	800689c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80062d8:	4b3b      	ldr	r3, [pc, #236]	@ (80063c8 <xTaskIncrementTick+0x15c>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	429a      	cmp	r2, r3
 80062e0:	d349      	bcc.n	8006376 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062e2:	4b36      	ldr	r3, [pc, #216]	@ (80063bc <xTaskIncrementTick+0x150>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d104      	bne.n	80062f6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062ec:	4b36      	ldr	r3, [pc, #216]	@ (80063c8 <xTaskIncrementTick+0x15c>)
 80062ee:	f04f 32ff 	mov.w	r2, #4294967295
 80062f2:	601a      	str	r2, [r3, #0]
					break;
 80062f4:	e03f      	b.n	8006376 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062f6:	4b31      	ldr	r3, [pc, #196]	@ (80063bc <xTaskIncrementTick+0x150>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006306:	693a      	ldr	r2, [r7, #16]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	429a      	cmp	r2, r3
 800630c:	d203      	bcs.n	8006316 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800630e:	4a2e      	ldr	r2, [pc, #184]	@ (80063c8 <xTaskIncrementTick+0x15c>)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006314:	e02f      	b.n	8006376 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006316:	68bb      	ldr	r3, [r7, #8]
 8006318:	3304      	adds	r3, #4
 800631a:	4618      	mov	r0, r3
 800631c:	f7fe fdcc 	bl	8004eb8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006324:	2b00      	cmp	r3, #0
 8006326:	d004      	beq.n	8006332 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	3318      	adds	r3, #24
 800632c:	4618      	mov	r0, r3
 800632e:	f7fe fdc3 	bl	8004eb8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006336:	4b25      	ldr	r3, [pc, #148]	@ (80063cc <xTaskIncrementTick+0x160>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	429a      	cmp	r2, r3
 800633c:	d903      	bls.n	8006346 <xTaskIncrementTick+0xda>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006342:	4a22      	ldr	r2, [pc, #136]	@ (80063cc <xTaskIncrementTick+0x160>)
 8006344:	6013      	str	r3, [r2, #0]
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	009b      	lsls	r3, r3, #2
 8006352:	4a1f      	ldr	r2, [pc, #124]	@ (80063d0 <xTaskIncrementTick+0x164>)
 8006354:	441a      	add	r2, r3
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	3304      	adds	r3, #4
 800635a:	4619      	mov	r1, r3
 800635c:	4610      	mov	r0, r2
 800635e:	f7fe fd4e 	bl	8004dfe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006366:	4b1b      	ldr	r3, [pc, #108]	@ (80063d4 <xTaskIncrementTick+0x168>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636c:	429a      	cmp	r2, r3
 800636e:	d3b8      	bcc.n	80062e2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006370:	2301      	movs	r3, #1
 8006372:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006374:	e7b5      	b.n	80062e2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006376:	4b17      	ldr	r3, [pc, #92]	@ (80063d4 <xTaskIncrementTick+0x168>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800637c:	4914      	ldr	r1, [pc, #80]	@ (80063d0 <xTaskIncrementTick+0x164>)
 800637e:	4613      	mov	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	440b      	add	r3, r1
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d901      	bls.n	8006392 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800638e:	2301      	movs	r3, #1
 8006390:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006392:	4b11      	ldr	r3, [pc, #68]	@ (80063d8 <xTaskIncrementTick+0x16c>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d007      	beq.n	80063aa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800639a:	2301      	movs	r3, #1
 800639c:	617b      	str	r3, [r7, #20]
 800639e:	e004      	b.n	80063aa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80063a0:	4b0e      	ldr	r3, [pc, #56]	@ (80063dc <xTaskIncrementTick+0x170>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	3301      	adds	r3, #1
 80063a6:	4a0d      	ldr	r2, [pc, #52]	@ (80063dc <xTaskIncrementTick+0x170>)
 80063a8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80063aa:	697b      	ldr	r3, [r7, #20]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	200046bc 	.word	0x200046bc
 80063b8:	20004698 	.word	0x20004698
 80063bc:	2000464c 	.word	0x2000464c
 80063c0:	20004650 	.word	0x20004650
 80063c4:	200046ac 	.word	0x200046ac
 80063c8:	200046b4 	.word	0x200046b4
 80063cc:	2000469c 	.word	0x2000469c
 80063d0:	200041c4 	.word	0x200041c4
 80063d4:	200041c0 	.word	0x200041c0
 80063d8:	200046a8 	.word	0x200046a8
 80063dc:	200046a4 	.word	0x200046a4

080063e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80063e6:	4b2b      	ldr	r3, [pc, #172]	@ (8006494 <vTaskSwitchContext+0xb4>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80063ee:	4b2a      	ldr	r3, [pc, #168]	@ (8006498 <vTaskSwitchContext+0xb8>)
 80063f0:	2201      	movs	r2, #1
 80063f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80063f4:	e047      	b.n	8006486 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80063f6:	4b28      	ldr	r3, [pc, #160]	@ (8006498 <vTaskSwitchContext+0xb8>)
 80063f8:	2200      	movs	r2, #0
 80063fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063fc:	4b27      	ldr	r3, [pc, #156]	@ (800649c <vTaskSwitchContext+0xbc>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	e011      	b.n	8006428 <vTaskSwitchContext+0x48>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10b      	bne.n	8006422 <vTaskSwitchContext+0x42>
	__asm volatile
 800640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640e:	f383 8811 	msr	BASEPRI, r3
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	f3bf 8f4f 	dsb	sy
 800641a:	607b      	str	r3, [r7, #4]
}
 800641c:	bf00      	nop
 800641e:	bf00      	nop
 8006420:	e7fd      	b.n	800641e <vTaskSwitchContext+0x3e>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	3b01      	subs	r3, #1
 8006426:	60fb      	str	r3, [r7, #12]
 8006428:	491d      	ldr	r1, [pc, #116]	@ (80064a0 <vTaskSwitchContext+0xc0>)
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	440b      	add	r3, r1
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d0e3      	beq.n	8006404 <vTaskSwitchContext+0x24>
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	4613      	mov	r3, r2
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	4413      	add	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	4a16      	ldr	r2, [pc, #88]	@ (80064a0 <vTaskSwitchContext+0xc0>)
 8006448:	4413      	add	r3, r2
 800644a:	60bb      	str	r3, [r7, #8]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	685a      	ldr	r2, [r3, #4]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	605a      	str	r2, [r3, #4]
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	3308      	adds	r3, #8
 800645e:	429a      	cmp	r2, r3
 8006460:	d104      	bne.n	800646c <vTaskSwitchContext+0x8c>
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	685a      	ldr	r2, [r3, #4]
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	605a      	str	r2, [r3, #4]
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	4a0c      	ldr	r2, [pc, #48]	@ (80064a4 <vTaskSwitchContext+0xc4>)
 8006474:	6013      	str	r3, [r2, #0]
 8006476:	4a09      	ldr	r2, [pc, #36]	@ (800649c <vTaskSwitchContext+0xbc>)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800647c:	4b09      	ldr	r3, [pc, #36]	@ (80064a4 <vTaskSwitchContext+0xc4>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	3354      	adds	r3, #84	@ 0x54
 8006482:	4a09      	ldr	r2, [pc, #36]	@ (80064a8 <vTaskSwitchContext+0xc8>)
 8006484:	6013      	str	r3, [r2, #0]
}
 8006486:	bf00      	nop
 8006488:	3714      	adds	r7, #20
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	200046bc 	.word	0x200046bc
 8006498:	200046a8 	.word	0x200046a8
 800649c:	2000469c 	.word	0x2000469c
 80064a0:	200041c4 	.word	0x200041c4
 80064a4:	200041c0 	.word	0x200041c0
 80064a8:	20000078 	.word	0x20000078

080064ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
 80064b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d10b      	bne.n	80064d4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80064bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c0:	f383 8811 	msr	BASEPRI, r3
 80064c4:	f3bf 8f6f 	isb	sy
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	60fb      	str	r3, [r7, #12]
}
 80064ce:	bf00      	nop
 80064d0:	bf00      	nop
 80064d2:	e7fd      	b.n	80064d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80064d4:	4b07      	ldr	r3, [pc, #28]	@ (80064f4 <vTaskPlaceOnEventList+0x48>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	3318      	adds	r3, #24
 80064da:	4619      	mov	r1, r3
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7fe fcb2 	bl	8004e46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80064e2:	2101      	movs	r1, #1
 80064e4:	6838      	ldr	r0, [r7, #0]
 80064e6:	f000 fcdd 	bl	8006ea4 <prvAddCurrentTaskToDelayedList>
}
 80064ea:	bf00      	nop
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	200041c0 	.word	0x200041c0

080064f8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b086      	sub	sp, #24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10b      	bne.n	8006522 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800650a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800650e:	f383 8811 	msr	BASEPRI, r3
 8006512:	f3bf 8f6f 	isb	sy
 8006516:	f3bf 8f4f 	dsb	sy
 800651a:	617b      	str	r3, [r7, #20]
}
 800651c:	bf00      	nop
 800651e:	bf00      	nop
 8006520:	e7fd      	b.n	800651e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006522:	4b0a      	ldr	r3, [pc, #40]	@ (800654c <vTaskPlaceOnEventListRestricted+0x54>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	3318      	adds	r3, #24
 8006528:	4619      	mov	r1, r3
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f7fe fc67 	bl	8004dfe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d002      	beq.n	800653c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006536:	f04f 33ff 	mov.w	r3, #4294967295
 800653a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800653c:	6879      	ldr	r1, [r7, #4]
 800653e:	68b8      	ldr	r0, [r7, #8]
 8006540:	f000 fcb0 	bl	8006ea4 <prvAddCurrentTaskToDelayedList>
	}
 8006544:	bf00      	nop
 8006546:	3718      	adds	r7, #24
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	200041c0 	.word	0x200041c0

08006550 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b086      	sub	sp, #24
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10b      	bne.n	800657e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800656a:	f383 8811 	msr	BASEPRI, r3
 800656e:	f3bf 8f6f 	isb	sy
 8006572:	f3bf 8f4f 	dsb	sy
 8006576:	60fb      	str	r3, [r7, #12]
}
 8006578:	bf00      	nop
 800657a:	bf00      	nop
 800657c:	e7fd      	b.n	800657a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	3318      	adds	r3, #24
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe fc98 	bl	8004eb8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006588:	4b1d      	ldr	r3, [pc, #116]	@ (8006600 <xTaskRemoveFromEventList+0xb0>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d11d      	bne.n	80065cc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	3304      	adds	r3, #4
 8006594:	4618      	mov	r0, r3
 8006596:	f7fe fc8f 	bl	8004eb8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800659e:	4b19      	ldr	r3, [pc, #100]	@ (8006604 <xTaskRemoveFromEventList+0xb4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	429a      	cmp	r2, r3
 80065a4:	d903      	bls.n	80065ae <xTaskRemoveFromEventList+0x5e>
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065aa:	4a16      	ldr	r2, [pc, #88]	@ (8006604 <xTaskRemoveFromEventList+0xb4>)
 80065ac:	6013      	str	r3, [r2, #0]
 80065ae:	693b      	ldr	r3, [r7, #16]
 80065b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b2:	4613      	mov	r3, r2
 80065b4:	009b      	lsls	r3, r3, #2
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	4a13      	ldr	r2, [pc, #76]	@ (8006608 <xTaskRemoveFromEventList+0xb8>)
 80065bc:	441a      	add	r2, r3
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	3304      	adds	r3, #4
 80065c2:	4619      	mov	r1, r3
 80065c4:	4610      	mov	r0, r2
 80065c6:	f7fe fc1a 	bl	8004dfe <vListInsertEnd>
 80065ca:	e005      	b.n	80065d8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	3318      	adds	r3, #24
 80065d0:	4619      	mov	r1, r3
 80065d2:	480e      	ldr	r0, [pc, #56]	@ (800660c <xTaskRemoveFromEventList+0xbc>)
 80065d4:	f7fe fc13 	bl	8004dfe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006610 <xTaskRemoveFromEventList+0xc0>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e2:	429a      	cmp	r2, r3
 80065e4:	d905      	bls.n	80065f2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80065e6:	2301      	movs	r3, #1
 80065e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80065ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006614 <xTaskRemoveFromEventList+0xc4>)
 80065ec:	2201      	movs	r2, #1
 80065ee:	601a      	str	r2, [r3, #0]
 80065f0:	e001      	b.n	80065f6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80065f2:	2300      	movs	r3, #0
 80065f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80065f6:	697b      	ldr	r3, [r7, #20]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	200046bc 	.word	0x200046bc
 8006604:	2000469c 	.word	0x2000469c
 8006608:	200041c4 	.word	0x200041c4
 800660c:	20004654 	.word	0x20004654
 8006610:	200041c0 	.word	0x200041c0
 8006614:	200046a8 	.word	0x200046a8

08006618 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006620:	4b06      	ldr	r3, [pc, #24]	@ (800663c <vTaskInternalSetTimeOutState+0x24>)
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006628:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <vTaskInternalSetTimeOutState+0x28>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	605a      	str	r2, [r3, #4]
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	200046ac 	.word	0x200046ac
 8006640:	20004698 	.word	0x20004698

08006644 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b088      	sub	sp, #32
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	613b      	str	r3, [r7, #16]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d10b      	bne.n	800668a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006676:	f383 8811 	msr	BASEPRI, r3
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	f3bf 8f4f 	dsb	sy
 8006682:	60fb      	str	r3, [r7, #12]
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop
 8006688:	e7fd      	b.n	8006686 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800668a:	f001 f8ed 	bl	8007868 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800668e:	4b1d      	ldr	r3, [pc, #116]	@ (8006704 <xTaskCheckForTimeOut+0xc0>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	1ad3      	subs	r3, r2, r3
 800669c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066a6:	d102      	bne.n	80066ae <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80066a8:	2300      	movs	r3, #0
 80066aa:	61fb      	str	r3, [r7, #28]
 80066ac:	e023      	b.n	80066f6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	4b15      	ldr	r3, [pc, #84]	@ (8006708 <xTaskCheckForTimeOut+0xc4>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d007      	beq.n	80066ca <xTaskCheckForTimeOut+0x86>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	69ba      	ldr	r2, [r7, #24]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d302      	bcc.n	80066ca <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80066c4:	2301      	movs	r3, #1
 80066c6:	61fb      	str	r3, [r7, #28]
 80066c8:	e015      	b.n	80066f6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d20b      	bcs.n	80066ec <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681a      	ldr	r2, [r3, #0]
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1ad2      	subs	r2, r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7ff ff99 	bl	8006618 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80066e6:	2300      	movs	r3, #0
 80066e8:	61fb      	str	r3, [r7, #28]
 80066ea:	e004      	b.n	80066f6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	2200      	movs	r2, #0
 80066f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80066f2:	2301      	movs	r3, #1
 80066f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80066f6:	f001 f8e9 	bl	80078cc <vPortExitCritical>

	return xReturn;
 80066fa:	69fb      	ldr	r3, [r7, #28]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3720      	adds	r7, #32
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}
 8006704:	20004698 	.word	0x20004698
 8006708:	200046ac 	.word	0x200046ac

0800670c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800670c:	b480      	push	{r7}
 800670e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006710:	4b03      	ldr	r3, [pc, #12]	@ (8006720 <vTaskMissedYield+0x14>)
 8006712:	2201      	movs	r2, #1
 8006714:	601a      	str	r2, [r3, #0]
}
 8006716:	bf00      	nop
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr
 8006720:	200046a8 	.word	0x200046a8

08006724 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800672c:	f000 f852 	bl	80067d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006730:	4b06      	ldr	r3, [pc, #24]	@ (800674c <prvIdleTask+0x28>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b01      	cmp	r3, #1
 8006736:	d9f9      	bls.n	800672c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006738:	4b05      	ldr	r3, [pc, #20]	@ (8006750 <prvIdleTask+0x2c>)
 800673a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800673e:	601a      	str	r2, [r3, #0]
 8006740:	f3bf 8f4f 	dsb	sy
 8006744:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006748:	e7f0      	b.n	800672c <prvIdleTask+0x8>
 800674a:	bf00      	nop
 800674c:	200041c4 	.word	0x200041c4
 8006750:	e000ed04 	.word	0xe000ed04

08006754 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b082      	sub	sp, #8
 8006758:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800675a:	2300      	movs	r3, #0
 800675c:	607b      	str	r3, [r7, #4]
 800675e:	e00c      	b.n	800677a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	4613      	mov	r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	4413      	add	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4a12      	ldr	r2, [pc, #72]	@ (80067b4 <prvInitialiseTaskLists+0x60>)
 800676c:	4413      	add	r3, r2
 800676e:	4618      	mov	r0, r3
 8006770:	f7fe fb18 	bl	8004da4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	3301      	adds	r3, #1
 8006778:	607b      	str	r3, [r7, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2b37      	cmp	r3, #55	@ 0x37
 800677e:	d9ef      	bls.n	8006760 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006780:	480d      	ldr	r0, [pc, #52]	@ (80067b8 <prvInitialiseTaskLists+0x64>)
 8006782:	f7fe fb0f 	bl	8004da4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006786:	480d      	ldr	r0, [pc, #52]	@ (80067bc <prvInitialiseTaskLists+0x68>)
 8006788:	f7fe fb0c 	bl	8004da4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800678c:	480c      	ldr	r0, [pc, #48]	@ (80067c0 <prvInitialiseTaskLists+0x6c>)
 800678e:	f7fe fb09 	bl	8004da4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006792:	480c      	ldr	r0, [pc, #48]	@ (80067c4 <prvInitialiseTaskLists+0x70>)
 8006794:	f7fe fb06 	bl	8004da4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006798:	480b      	ldr	r0, [pc, #44]	@ (80067c8 <prvInitialiseTaskLists+0x74>)
 800679a:	f7fe fb03 	bl	8004da4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800679e:	4b0b      	ldr	r3, [pc, #44]	@ (80067cc <prvInitialiseTaskLists+0x78>)
 80067a0:	4a05      	ldr	r2, [pc, #20]	@ (80067b8 <prvInitialiseTaskLists+0x64>)
 80067a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80067a4:	4b0a      	ldr	r3, [pc, #40]	@ (80067d0 <prvInitialiseTaskLists+0x7c>)
 80067a6:	4a05      	ldr	r2, [pc, #20]	@ (80067bc <prvInitialiseTaskLists+0x68>)
 80067a8:	601a      	str	r2, [r3, #0]
}
 80067aa:	bf00      	nop
 80067ac:	3708      	adds	r7, #8
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	200041c4 	.word	0x200041c4
 80067b8:	20004624 	.word	0x20004624
 80067bc:	20004638 	.word	0x20004638
 80067c0:	20004654 	.word	0x20004654
 80067c4:	20004668 	.word	0x20004668
 80067c8:	20004680 	.word	0x20004680
 80067cc:	2000464c 	.word	0x2000464c
 80067d0:	20004650 	.word	0x20004650

080067d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80067da:	e019      	b.n	8006810 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80067dc:	f001 f844 	bl	8007868 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067e0:	4b10      	ldr	r3, [pc, #64]	@ (8006824 <prvCheckTasksWaitingTermination+0x50>)
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	3304      	adds	r3, #4
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fe fb63 	bl	8004eb8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80067f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006828 <prvCheckTasksWaitingTermination+0x54>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	4a0b      	ldr	r2, [pc, #44]	@ (8006828 <prvCheckTasksWaitingTermination+0x54>)
 80067fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80067fc:	4b0b      	ldr	r3, [pc, #44]	@ (800682c <prvCheckTasksWaitingTermination+0x58>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3b01      	subs	r3, #1
 8006802:	4a0a      	ldr	r2, [pc, #40]	@ (800682c <prvCheckTasksWaitingTermination+0x58>)
 8006804:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006806:	f001 f861 	bl	80078cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f810 	bl	8006830 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006810:	4b06      	ldr	r3, [pc, #24]	@ (800682c <prvCheckTasksWaitingTermination+0x58>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d1e1      	bne.n	80067dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006818:	bf00      	nop
 800681a:	bf00      	nop
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	20004668 	.word	0x20004668
 8006828:	20004694 	.word	0x20004694
 800682c:	2000467c 	.word	0x2000467c

08006830 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3354      	adds	r3, #84	@ 0x54
 800683c:	4618      	mov	r0, r3
 800683e:	f001 fc53 	bl	80080e8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006848:	2b00      	cmp	r3, #0
 800684a:	d108      	bne.n	800685e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006850:	4618      	mov	r0, r3
 8006852:	f001 f9f9 	bl	8007c48 <vPortFree>
				vPortFree( pxTCB );
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f001 f9f6 	bl	8007c48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800685c:	e019      	b.n	8006892 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006864:	2b01      	cmp	r3, #1
 8006866:	d103      	bne.n	8006870 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f001 f9ed 	bl	8007c48 <vPortFree>
	}
 800686e:	e010      	b.n	8006892 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006876:	2b02      	cmp	r3, #2
 8006878:	d00b      	beq.n	8006892 <prvDeleteTCB+0x62>
	__asm volatile
 800687a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687e:	f383 8811 	msr	BASEPRI, r3
 8006882:	f3bf 8f6f 	isb	sy
 8006886:	f3bf 8f4f 	dsb	sy
 800688a:	60fb      	str	r3, [r7, #12]
}
 800688c:	bf00      	nop
 800688e:	bf00      	nop
 8006890:	e7fd      	b.n	800688e <prvDeleteTCB+0x5e>
	}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
	...

0800689c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a2:	4b0c      	ldr	r3, [pc, #48]	@ (80068d4 <prvResetNextTaskUnblockTime+0x38>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d104      	bne.n	80068b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80068ac:	4b0a      	ldr	r3, [pc, #40]	@ (80068d8 <prvResetNextTaskUnblockTime+0x3c>)
 80068ae:	f04f 32ff 	mov.w	r2, #4294967295
 80068b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80068b4:	e008      	b.n	80068c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068b6:	4b07      	ldr	r3, [pc, #28]	@ (80068d4 <prvResetNextTaskUnblockTime+0x38>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	4a04      	ldr	r2, [pc, #16]	@ (80068d8 <prvResetNextTaskUnblockTime+0x3c>)
 80068c6:	6013      	str	r3, [r2, #0]
}
 80068c8:	bf00      	nop
 80068ca:	370c      	adds	r7, #12
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr
 80068d4:	2000464c 	.word	0x2000464c
 80068d8:	200046b4 	.word	0x200046b4

080068dc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80068dc:	b480      	push	{r7}
 80068de:	b083      	sub	sp, #12
 80068e0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80068e2:	4b05      	ldr	r3, [pc, #20]	@ (80068f8 <xTaskGetCurrentTaskHandle+0x1c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	607b      	str	r3, [r7, #4]

		return xReturn;
 80068e8:	687b      	ldr	r3, [r7, #4]
	}
 80068ea:	4618      	mov	r0, r3
 80068ec:	370c      	adds	r7, #12
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr
 80068f6:	bf00      	nop
 80068f8:	200041c0 	.word	0x200041c0

080068fc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006902:	4b0b      	ldr	r3, [pc, #44]	@ (8006930 <xTaskGetSchedulerState+0x34>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d102      	bne.n	8006910 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800690a:	2301      	movs	r3, #1
 800690c:	607b      	str	r3, [r7, #4]
 800690e:	e008      	b.n	8006922 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006910:	4b08      	ldr	r3, [pc, #32]	@ (8006934 <xTaskGetSchedulerState+0x38>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d102      	bne.n	800691e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006918:	2302      	movs	r3, #2
 800691a:	607b      	str	r3, [r7, #4]
 800691c:	e001      	b.n	8006922 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800691e:	2300      	movs	r3, #0
 8006920:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006922:	687b      	ldr	r3, [r7, #4]
	}
 8006924:	4618      	mov	r0, r3
 8006926:	370c      	adds	r7, #12
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr
 8006930:	200046a0 	.word	0x200046a0
 8006934:	200046bc 	.word	0x200046bc

08006938 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006944:	2300      	movs	r3, #0
 8006946:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d051      	beq.n	80069f2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006952:	4b2a      	ldr	r3, [pc, #168]	@ (80069fc <xTaskPriorityInherit+0xc4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006958:	429a      	cmp	r2, r3
 800695a:	d241      	bcs.n	80069e0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	699b      	ldr	r3, [r3, #24]
 8006960:	2b00      	cmp	r3, #0
 8006962:	db06      	blt.n	8006972 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006964:	4b25      	ldr	r3, [pc, #148]	@ (80069fc <xTaskPriorityInherit+0xc4>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	6959      	ldr	r1, [r3, #20]
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800697a:	4613      	mov	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4413      	add	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4a1f      	ldr	r2, [pc, #124]	@ (8006a00 <xTaskPriorityInherit+0xc8>)
 8006984:	4413      	add	r3, r2
 8006986:	4299      	cmp	r1, r3
 8006988:	d122      	bne.n	80069d0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	3304      	adds	r3, #4
 800698e:	4618      	mov	r0, r3
 8006990:	f7fe fa92 	bl	8004eb8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006994:	4b19      	ldr	r3, [pc, #100]	@ (80069fc <xTaskPriorityInherit+0xc4>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069a2:	4b18      	ldr	r3, [pc, #96]	@ (8006a04 <xTaskPriorityInherit+0xcc>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	429a      	cmp	r2, r3
 80069a8:	d903      	bls.n	80069b2 <xTaskPriorityInherit+0x7a>
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ae:	4a15      	ldr	r2, [pc, #84]	@ (8006a04 <xTaskPriorityInherit+0xcc>)
 80069b0:	6013      	str	r3, [r2, #0]
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069b6:	4613      	mov	r3, r2
 80069b8:	009b      	lsls	r3, r3, #2
 80069ba:	4413      	add	r3, r2
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	4a10      	ldr	r2, [pc, #64]	@ (8006a00 <xTaskPriorityInherit+0xc8>)
 80069c0:	441a      	add	r2, r3
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	3304      	adds	r3, #4
 80069c6:	4619      	mov	r1, r3
 80069c8:	4610      	mov	r0, r2
 80069ca:	f7fe fa18 	bl	8004dfe <vListInsertEnd>
 80069ce:	e004      	b.n	80069da <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80069d0:	4b0a      	ldr	r3, [pc, #40]	@ (80069fc <xTaskPriorityInherit+0xc4>)
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80069da:	2301      	movs	r3, #1
 80069dc:	60fb      	str	r3, [r7, #12]
 80069de:	e008      	b.n	80069f2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80069e4:	4b05      	ldr	r3, [pc, #20]	@ (80069fc <xTaskPriorityInherit+0xc4>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d201      	bcs.n	80069f2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80069ee:	2301      	movs	r3, #1
 80069f0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80069f2:	68fb      	ldr	r3, [r7, #12]
	}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}
 80069fc:	200041c0 	.word	0x200041c0
 8006a00:	200041c4 	.word	0x200041c4
 8006a04:	2000469c 	.word	0x2000469c

08006a08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b086      	sub	sp, #24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a14:	2300      	movs	r3, #0
 8006a16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d058      	beq.n	8006ad0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a1e:	4b2f      	ldr	r3, [pc, #188]	@ (8006adc <xTaskPriorityDisinherit+0xd4>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	693a      	ldr	r2, [r7, #16]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d00b      	beq.n	8006a40 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2c:	f383 8811 	msr	BASEPRI, r3
 8006a30:	f3bf 8f6f 	isb	sy
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	60fb      	str	r3, [r7, #12]
}
 8006a3a:	bf00      	nop
 8006a3c:	bf00      	nop
 8006a3e:	e7fd      	b.n	8006a3c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10b      	bne.n	8006a60 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a4c:	f383 8811 	msr	BASEPRI, r3
 8006a50:	f3bf 8f6f 	isb	sy
 8006a54:	f3bf 8f4f 	dsb	sy
 8006a58:	60bb      	str	r3, [r7, #8]
}
 8006a5a:	bf00      	nop
 8006a5c:	bf00      	nop
 8006a5e:	e7fd      	b.n	8006a5c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a64:	1e5a      	subs	r2, r3, #1
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d02c      	beq.n	8006ad0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d128      	bne.n	8006ad0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	3304      	adds	r3, #4
 8006a82:	4618      	mov	r0, r3
 8006a84:	f7fe fa18 	bl	8004eb8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a94:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8006ae0 <xTaskPriorityDisinherit+0xd8>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d903      	bls.n	8006ab0 <xTaskPriorityDisinherit+0xa8>
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	4a0c      	ldr	r2, [pc, #48]	@ (8006ae0 <xTaskPriorityDisinherit+0xd8>)
 8006aae:	6013      	str	r3, [r2, #0]
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab4:	4613      	mov	r3, r2
 8006ab6:	009b      	lsls	r3, r3, #2
 8006ab8:	4413      	add	r3, r2
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	4a09      	ldr	r2, [pc, #36]	@ (8006ae4 <xTaskPriorityDisinherit+0xdc>)
 8006abe:	441a      	add	r2, r3
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	3304      	adds	r3, #4
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	4610      	mov	r0, r2
 8006ac8:	f7fe f999 	bl	8004dfe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006acc:	2301      	movs	r3, #1
 8006ace:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ad0:	697b      	ldr	r3, [r7, #20]
	}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	200041c0 	.word	0x200041c0
 8006ae0:	2000469c 	.word	0x2000469c
 8006ae4:	200041c4 	.word	0x200041c4

08006ae8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006af6:	2301      	movs	r3, #1
 8006af8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d06c      	beq.n	8006bda <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10b      	bne.n	8006b20 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b0c:	f383 8811 	msr	BASEPRI, r3
 8006b10:	f3bf 8f6f 	isb	sy
 8006b14:	f3bf 8f4f 	dsb	sy
 8006b18:	60fb      	str	r3, [r7, #12]
}
 8006b1a:	bf00      	nop
 8006b1c:	bf00      	nop
 8006b1e:	e7fd      	b.n	8006b1c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b24:	683a      	ldr	r2, [r7, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d902      	bls.n	8006b30 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	61fb      	str	r3, [r7, #28]
 8006b2e:	e002      	b.n	8006b36 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006b30:	69bb      	ldr	r3, [r7, #24]
 8006b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b34:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d04c      	beq.n	8006bda <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b44:	697a      	ldr	r2, [r7, #20]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d147      	bne.n	8006bda <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006b4a:	4b26      	ldr	r3, [pc, #152]	@ (8006be4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	69ba      	ldr	r2, [r7, #24]
 8006b50:	429a      	cmp	r2, r3
 8006b52:	d10b      	bne.n	8006b6c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	60bb      	str	r3, [r7, #8]
}
 8006b66:	bf00      	nop
 8006b68:	bf00      	nop
 8006b6a:	e7fd      	b.n	8006b68 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b70:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	69fa      	ldr	r2, [r7, #28]
 8006b76:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006b78:	69bb      	ldr	r3, [r7, #24]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	db04      	blt.n	8006b8a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b86:	69bb      	ldr	r3, [r7, #24]
 8006b88:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	6959      	ldr	r1, [r3, #20]
 8006b8e:	693a      	ldr	r2, [r7, #16]
 8006b90:	4613      	mov	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4413      	add	r3, r2
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	4a13      	ldr	r2, [pc, #76]	@ (8006be8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006b9a:	4413      	add	r3, r2
 8006b9c:	4299      	cmp	r1, r3
 8006b9e:	d11c      	bne.n	8006bda <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7fe f987 	bl	8004eb8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006baa:	69bb      	ldr	r3, [r7, #24]
 8006bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bae:	4b0f      	ldr	r3, [pc, #60]	@ (8006bec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d903      	bls.n	8006bbe <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bba:	4a0c      	ldr	r2, [pc, #48]	@ (8006bec <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4a07      	ldr	r2, [pc, #28]	@ (8006be8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006bcc:	441a      	add	r2, r3
 8006bce:	69bb      	ldr	r3, [r7, #24]
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	4619      	mov	r1, r3
 8006bd4:	4610      	mov	r0, r2
 8006bd6:	f7fe f912 	bl	8004dfe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006bda:	bf00      	nop
 8006bdc:	3720      	adds	r7, #32
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop
 8006be4:	200041c0 	.word	0x200041c0
 8006be8:	200041c4 	.word	0x200041c4
 8006bec:	2000469c 	.word	0x2000469c

08006bf0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006bf0:	b480      	push	{r7}
 8006bf2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006bf4:	4b07      	ldr	r3, [pc, #28]	@ (8006c14 <pvTaskIncrementMutexHeldCount+0x24>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d004      	beq.n	8006c06 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006bfc:	4b05      	ldr	r3, [pc, #20]	@ (8006c14 <pvTaskIncrementMutexHeldCount+0x24>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006c02:	3201      	adds	r2, #1
 8006c04:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006c06:	4b03      	ldr	r3, [pc, #12]	@ (8006c14 <pvTaskIncrementMutexHeldCount+0x24>)
 8006c08:	681b      	ldr	r3, [r3, #0]
	}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c12:	4770      	bx	lr
 8006c14:	200041c0 	.word	0x200041c0

08006c18 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]
 8006c24:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8006c26:	f000 fe1f 	bl	8007868 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006c2a:	4b29      	ldr	r3, [pc, #164]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b02      	cmp	r3, #2
 8006c36:	d01c      	beq.n	8006c72 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8006c38:	4b25      	ldr	r3, [pc, #148]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	43d2      	mvns	r2, r2
 8006c44:	400a      	ands	r2, r1
 8006c46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8006c4a:	4b21      	ldr	r3, [pc, #132]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d00b      	beq.n	8006c72 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006c5a:	2101      	movs	r1, #1
 8006c5c:	6838      	ldr	r0, [r7, #0]
 8006c5e:	f000 f921 	bl	8006ea4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8006c62:	4b1c      	ldr	r3, [pc, #112]	@ (8006cd4 <xTaskNotifyWait+0xbc>)
 8006c64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	f3bf 8f4f 	dsb	sy
 8006c6e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006c72:	f000 fe2b 	bl	80078cc <vPortExitCritical>

		taskENTER_CRITICAL();
 8006c76:	f000 fdf7 	bl	8007868 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d005      	beq.n	8006c8c <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8006c80:	4b13      	ldr	r3, [pc, #76]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8006c8c:	4b10      	ldr	r3, [pc, #64]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d002      	beq.n	8006ca0 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	617b      	str	r3, [r7, #20]
 8006c9e:	e00a      	b.n	8006cb6 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8006ca8:	68ba      	ldr	r2, [r7, #8]
 8006caa:	43d2      	mvns	r2, r2
 8006cac:	400a      	ands	r2, r1
 8006cae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006cb6:	4b06      	ldr	r3, [pc, #24]	@ (8006cd0 <xTaskNotifyWait+0xb8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8006cc0:	f000 fe04 	bl	80078cc <vPortExitCritical>

		return xReturn;
 8006cc4:	697b      	ldr	r3, [r7, #20]
	}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3718      	adds	r7, #24
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	200041c0 	.word	0x200041c0
 8006cd4:	e000ed04 	.word	0xe000ed04

08006cd8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b08e      	sub	sp, #56	@ 0x38
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	60f8      	str	r0, [r7, #12]
 8006ce0:	60b9      	str	r1, [r7, #8]
 8006ce2:	603b      	str	r3, [r7, #0]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10b      	bne.n	8006d0a <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8006cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf6:	f383 8811 	msr	BASEPRI, r3
 8006cfa:	f3bf 8f6f 	isb	sy
 8006cfe:	f3bf 8f4f 	dsb	sy
 8006d02:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop
 8006d08:	e7fd      	b.n	8006d06 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d0a:	f000 fe8d 	bl	8007a28 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8006d12:	f3ef 8211 	mrs	r2, BASEPRI
 8006d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d1a:	f383 8811 	msr	BASEPRI, r3
 8006d1e:	f3bf 8f6f 	isb	sy
 8006d22:	f3bf 8f4f 	dsb	sy
 8006d26:	623a      	str	r2, [r7, #32]
 8006d28:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8006d2a:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d004      	beq.n	8006d3e <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d36:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d40:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8006d44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8006d50:	79fb      	ldrb	r3, [r7, #7]
 8006d52:	2b04      	cmp	r3, #4
 8006d54:	d82e      	bhi.n	8006db4 <xTaskGenericNotifyFromISR+0xdc>
 8006d56:	a201      	add	r2, pc, #4	@ (adr r2, 8006d5c <xTaskGenericNotifyFromISR+0x84>)
 8006d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d5c:	08006dd9 	.word	0x08006dd9
 8006d60:	08006d71 	.word	0x08006d71
 8006d64:	08006d83 	.word	0x08006d83
 8006d68:	08006d93 	.word	0x08006d93
 8006d6c:	08006d9d 	.word	0x08006d9d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d72:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	431a      	orrs	r2, r3
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006d80:	e02d      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8006d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d8c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006d90:	e025      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d94:	68ba      	ldr	r2, [r7, #8]
 8006d96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8006d9a:	e020      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006d9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006da0:	2b02      	cmp	r3, #2
 8006da2:	d004      	beq.n	8006dae <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006da6:	68ba      	ldr	r2, [r7, #8]
 8006da8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8006dac:	e017      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8006dae:	2300      	movs	r3, #0
 8006db0:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006db2:	e014      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006db4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dbe:	d00d      	beq.n	8006ddc <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	61bb      	str	r3, [r7, #24]
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	e7fd      	b.n	8006dd4 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8006dd8:	bf00      	nop
 8006dda:	e000      	b.n	8006dde <xTaskGenericNotifyFromISR+0x106>
					break;
 8006ddc:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006dde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d147      	bne.n	8006e76 <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d00b      	beq.n	8006e06 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8006dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df2:	f383 8811 	msr	BASEPRI, r3
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	f3bf 8f4f 	dsb	sy
 8006dfe:	617b      	str	r3, [r7, #20]
}
 8006e00:	bf00      	nop
 8006e02:	bf00      	nop
 8006e04:	e7fd      	b.n	8006e02 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e06:	4b21      	ldr	r3, [pc, #132]	@ (8006e8c <xTaskGenericNotifyFromISR+0x1b4>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d11d      	bne.n	8006e4a <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e10:	3304      	adds	r3, #4
 8006e12:	4618      	mov	r0, r3
 8006e14:	f7fe f850 	bl	8004eb8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8006e90 <xTaskGenericNotifyFromISR+0x1b8>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d903      	bls.n	8006e2c <xTaskGenericNotifyFromISR+0x154>
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e28:	4a19      	ldr	r2, [pc, #100]	@ (8006e90 <xTaskGenericNotifyFromISR+0x1b8>)
 8006e2a:	6013      	str	r3, [r2, #0]
 8006e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e30:	4613      	mov	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4413      	add	r3, r2
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4a16      	ldr	r2, [pc, #88]	@ (8006e94 <xTaskGenericNotifyFromISR+0x1bc>)
 8006e3a:	441a      	add	r2, r3
 8006e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e3e:	3304      	adds	r3, #4
 8006e40:	4619      	mov	r1, r3
 8006e42:	4610      	mov	r0, r2
 8006e44:	f7fd ffdb 	bl	8004dfe <vListInsertEnd>
 8006e48:	e005      	b.n	8006e56 <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e4c:	3318      	adds	r3, #24
 8006e4e:	4619      	mov	r1, r3
 8006e50:	4811      	ldr	r0, [pc, #68]	@ (8006e98 <xTaskGenericNotifyFromISR+0x1c0>)
 8006e52:	f7fd ffd4 	bl	8004dfe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5a:	4b10      	ldr	r3, [pc, #64]	@ (8006e9c <xTaskGenericNotifyFromISR+0x1c4>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d908      	bls.n	8006e76 <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006e64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d002      	beq.n	8006e70 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006e6a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8006e70:	4b0b      	ldr	r3, [pc, #44]	@ (8006ea0 <xTaskGenericNotifyFromISR+0x1c8>)
 8006e72:	2201      	movs	r2, #1
 8006e74:	601a      	str	r2, [r3, #0]
 8006e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e78:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006e7a:	693b      	ldr	r3, [r7, #16]
 8006e7c:	f383 8811 	msr	BASEPRI, r3
}
 8006e80:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3738      	adds	r7, #56	@ 0x38
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	200046bc 	.word	0x200046bc
 8006e90:	2000469c 	.word	0x2000469c
 8006e94:	200041c4 	.word	0x200041c4
 8006e98:	20004654 	.word	0x20004654
 8006e9c:	200041c0 	.word	0x200041c0
 8006ea0:	200046a8 	.word	0x200046a8

08006ea4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006eae:	4b21      	ldr	r3, [pc, #132]	@ (8006f34 <prvAddCurrentTaskToDelayedList+0x90>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006eb4:	4b20      	ldr	r3, [pc, #128]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3304      	adds	r3, #4
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7fd fffc 	bl	8004eb8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec6:	d10a      	bne.n	8006ede <prvAddCurrentTaskToDelayedList+0x3a>
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d007      	beq.n	8006ede <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ece:	4b1a      	ldr	r3, [pc, #104]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4819      	ldr	r0, [pc, #100]	@ (8006f3c <prvAddCurrentTaskToDelayedList+0x98>)
 8006ed8:	f7fd ff91 	bl	8004dfe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006edc:	e026      	b.n	8006f2c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006ede:	68fa      	ldr	r2, [r7, #12]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	4413      	add	r3, r2
 8006ee4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006ee6:	4b14      	ldr	r3, [pc, #80]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d209      	bcs.n	8006f0a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006ef6:	4b12      	ldr	r3, [pc, #72]	@ (8006f40 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	4b0f      	ldr	r3, [pc, #60]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3304      	adds	r3, #4
 8006f00:	4619      	mov	r1, r3
 8006f02:	4610      	mov	r0, r2
 8006f04:	f7fd ff9f 	bl	8004e46 <vListInsert>
}
 8006f08:	e010      	b.n	8006f2c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f0a:	4b0e      	ldr	r3, [pc, #56]	@ (8006f44 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f38 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4619      	mov	r1, r3
 8006f16:	4610      	mov	r0, r2
 8006f18:	f7fd ff95 	bl	8004e46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68ba      	ldr	r2, [r7, #8]
 8006f22:	429a      	cmp	r2, r3
 8006f24:	d202      	bcs.n	8006f2c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006f26:	4a08      	ldr	r2, [pc, #32]	@ (8006f48 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	6013      	str	r3, [r2, #0]
}
 8006f2c:	bf00      	nop
 8006f2e:	3710      	adds	r7, #16
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bd80      	pop	{r7, pc}
 8006f34:	20004698 	.word	0x20004698
 8006f38:	200041c0 	.word	0x200041c0
 8006f3c:	20004680 	.word	0x20004680
 8006f40:	20004650 	.word	0x20004650
 8006f44:	2000464c 	.word	0x2000464c
 8006f48:	200046b4 	.word	0x200046b4

08006f4c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b08a      	sub	sp, #40	@ 0x28
 8006f50:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006f52:	2300      	movs	r3, #0
 8006f54:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006f56:	f000 fb13 	bl	8007580 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8006fd0 <xTimerCreateTimerTask+0x84>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d021      	beq.n	8006fa6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006f62:	2300      	movs	r3, #0
 8006f64:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006f66:	2300      	movs	r3, #0
 8006f68:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006f6a:	1d3a      	adds	r2, r7, #4
 8006f6c:	f107 0108 	add.w	r1, r7, #8
 8006f70:	f107 030c 	add.w	r3, r7, #12
 8006f74:	4618      	mov	r0, r3
 8006f76:	f7fd fefb 	bl	8004d70 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006f7a:	6879      	ldr	r1, [r7, #4]
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	9202      	str	r2, [sp, #8]
 8006f82:	9301      	str	r3, [sp, #4]
 8006f84:	2302      	movs	r3, #2
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	460a      	mov	r2, r1
 8006f8c:	4911      	ldr	r1, [pc, #68]	@ (8006fd4 <xTimerCreateTimerTask+0x88>)
 8006f8e:	4812      	ldr	r0, [pc, #72]	@ (8006fd8 <xTimerCreateTimerTask+0x8c>)
 8006f90:	f7fe fe4c 	bl	8005c2c <xTaskCreateStatic>
 8006f94:	4603      	mov	r3, r0
 8006f96:	4a11      	ldr	r2, [pc, #68]	@ (8006fdc <xTimerCreateTimerTask+0x90>)
 8006f98:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f9a:	4b10      	ldr	r3, [pc, #64]	@ (8006fdc <xTimerCreateTimerTask+0x90>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d001      	beq.n	8006fa6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d10b      	bne.n	8006fc4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb0:	f383 8811 	msr	BASEPRI, r3
 8006fb4:	f3bf 8f6f 	isb	sy
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	613b      	str	r3, [r7, #16]
}
 8006fbe:	bf00      	nop
 8006fc0:	bf00      	nop
 8006fc2:	e7fd      	b.n	8006fc0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006fc4:	697b      	ldr	r3, [r7, #20]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3718      	adds	r7, #24
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	200046f0 	.word	0x200046f0
 8006fd4:	08009908 	.word	0x08009908
 8006fd8:	08007119 	.word	0x08007119
 8006fdc:	200046f4 	.word	0x200046f4

08006fe0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b08a      	sub	sp, #40	@ 0x28
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	607a      	str	r2, [r7, #4]
 8006fec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d10b      	bne.n	8007010 <xTimerGenericCommand+0x30>
	__asm volatile
 8006ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	623b      	str	r3, [r7, #32]
}
 800700a:	bf00      	nop
 800700c:	bf00      	nop
 800700e:	e7fd      	b.n	800700c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007010:	4b19      	ldr	r3, [pc, #100]	@ (8007078 <xTimerGenericCommand+0x98>)
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d02a      	beq.n	800706e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2b05      	cmp	r3, #5
 8007028:	dc18      	bgt.n	800705c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800702a:	f7ff fc67 	bl	80068fc <xTaskGetSchedulerState>
 800702e:	4603      	mov	r3, r0
 8007030:	2b02      	cmp	r3, #2
 8007032:	d109      	bne.n	8007048 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007034:	4b10      	ldr	r3, [pc, #64]	@ (8007078 <xTimerGenericCommand+0x98>)
 8007036:	6818      	ldr	r0, [r3, #0]
 8007038:	f107 0110 	add.w	r1, r7, #16
 800703c:	2300      	movs	r3, #0
 800703e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007040:	f7fe f8dc 	bl	80051fc <xQueueGenericSend>
 8007044:	6278      	str	r0, [r7, #36]	@ 0x24
 8007046:	e012      	b.n	800706e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007048:	4b0b      	ldr	r3, [pc, #44]	@ (8007078 <xTimerGenericCommand+0x98>)
 800704a:	6818      	ldr	r0, [r3, #0]
 800704c:	f107 0110 	add.w	r1, r7, #16
 8007050:	2300      	movs	r3, #0
 8007052:	2200      	movs	r2, #0
 8007054:	f7fe f8d2 	bl	80051fc <xQueueGenericSend>
 8007058:	6278      	str	r0, [r7, #36]	@ 0x24
 800705a:	e008      	b.n	800706e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800705c:	4b06      	ldr	r3, [pc, #24]	@ (8007078 <xTimerGenericCommand+0x98>)
 800705e:	6818      	ldr	r0, [r3, #0]
 8007060:	f107 0110 	add.w	r1, r7, #16
 8007064:	2300      	movs	r3, #0
 8007066:	683a      	ldr	r2, [r7, #0]
 8007068:	f7fe f9ca 	bl	8005400 <xQueueGenericSendFromISR>
 800706c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007070:	4618      	mov	r0, r3
 8007072:	3728      	adds	r7, #40	@ 0x28
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}
 8007078:	200046f0 	.word	0x200046f0

0800707c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b088      	sub	sp, #32
 8007080:	af02      	add	r7, sp, #8
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007086:	4b23      	ldr	r3, [pc, #140]	@ (8007114 <prvProcessExpiredTimer+0x98>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007090:	697b      	ldr	r3, [r7, #20]
 8007092:	3304      	adds	r3, #4
 8007094:	4618      	mov	r0, r3
 8007096:	f7fd ff0f 	bl	8004eb8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070a0:	f003 0304 	and.w	r3, r3, #4
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d023      	beq.n	80070f0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	699a      	ldr	r2, [r3, #24]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	18d1      	adds	r1, r2, r3
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	6978      	ldr	r0, [r7, #20]
 80070b6:	f000 f8d5 	bl	8007264 <prvInsertTimerInActiveList>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d020      	beq.n	8007102 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80070c0:	2300      	movs	r3, #0
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	2300      	movs	r3, #0
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	2100      	movs	r1, #0
 80070ca:	6978      	ldr	r0, [r7, #20]
 80070cc:	f7ff ff88 	bl	8006fe0 <xTimerGenericCommand>
 80070d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d114      	bne.n	8007102 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80070d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	60fb      	str	r3, [r7, #12]
}
 80070ea:	bf00      	nop
 80070ec:	bf00      	nop
 80070ee:	e7fd      	b.n	80070ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070f6:	f023 0301 	bic.w	r3, r3, #1
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	6978      	ldr	r0, [r7, #20]
 8007108:	4798      	blx	r3
}
 800710a:	bf00      	nop
 800710c:	3718      	adds	r7, #24
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	200046e8 	.word	0x200046e8

08007118 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b084      	sub	sp, #16
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007120:	f107 0308 	add.w	r3, r7, #8
 8007124:	4618      	mov	r0, r3
 8007126:	f000 f859 	bl	80071dc <prvGetNextExpireTime>
 800712a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	4619      	mov	r1, r3
 8007130:	68f8      	ldr	r0, [r7, #12]
 8007132:	f000 f805 	bl	8007140 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007136:	f000 f8d7 	bl	80072e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800713a:	bf00      	nop
 800713c:	e7f0      	b.n	8007120 <prvTimerTask+0x8>
	...

08007140 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800714a:	f7fe ffd3 	bl	80060f4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800714e:	f107 0308 	add.w	r3, r7, #8
 8007152:	4618      	mov	r0, r3
 8007154:	f000 f866 	bl	8007224 <prvSampleTimeNow>
 8007158:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d130      	bne.n	80071c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d10a      	bne.n	800717c <prvProcessTimerOrBlockTask+0x3c>
 8007166:	687a      	ldr	r2, [r7, #4]
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	429a      	cmp	r2, r3
 800716c:	d806      	bhi.n	800717c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800716e:	f7fe ffcf 	bl	8006110 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007172:	68f9      	ldr	r1, [r7, #12]
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7ff ff81 	bl	800707c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800717a:	e024      	b.n	80071c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d008      	beq.n	8007194 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007182:	4b13      	ldr	r3, [pc, #76]	@ (80071d0 <prvProcessTimerOrBlockTask+0x90>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d101      	bne.n	8007190 <prvProcessTimerOrBlockTask+0x50>
 800718c:	2301      	movs	r3, #1
 800718e:	e000      	b.n	8007192 <prvProcessTimerOrBlockTask+0x52>
 8007190:	2300      	movs	r3, #0
 8007192:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007194:	4b0f      	ldr	r3, [pc, #60]	@ (80071d4 <prvProcessTimerOrBlockTask+0x94>)
 8007196:	6818      	ldr	r0, [r3, #0]
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	1ad3      	subs	r3, r2, r3
 800719e:	683a      	ldr	r2, [r7, #0]
 80071a0:	4619      	mov	r1, r3
 80071a2:	f7fe fd0f 	bl	8005bc4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80071a6:	f7fe ffb3 	bl	8006110 <xTaskResumeAll>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d10a      	bne.n	80071c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80071b0:	4b09      	ldr	r3, [pc, #36]	@ (80071d8 <prvProcessTimerOrBlockTask+0x98>)
 80071b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071b6:	601a      	str	r2, [r3, #0]
 80071b8:	f3bf 8f4f 	dsb	sy
 80071bc:	f3bf 8f6f 	isb	sy
}
 80071c0:	e001      	b.n	80071c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80071c2:	f7fe ffa5 	bl	8006110 <xTaskResumeAll>
}
 80071c6:	bf00      	nop
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	200046ec 	.word	0x200046ec
 80071d4:	200046f0 	.word	0x200046f0
 80071d8:	e000ed04 	.word	0xe000ed04

080071dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80071e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007220 <prvGetNextExpireTime+0x44>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <prvGetNextExpireTime+0x16>
 80071ee:	2201      	movs	r2, #1
 80071f0:	e000      	b.n	80071f4 <prvGetNextExpireTime+0x18>
 80071f2:	2200      	movs	r2, #0
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d105      	bne.n	800720c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007200:	4b07      	ldr	r3, [pc, #28]	@ (8007220 <prvGetNextExpireTime+0x44>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	60fb      	str	r3, [r7, #12]
 800720a:	e001      	b.n	8007210 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800720c:	2300      	movs	r3, #0
 800720e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007210:	68fb      	ldr	r3, [r7, #12]
}
 8007212:	4618      	mov	r0, r3
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	200046e8 	.word	0x200046e8

08007224 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800722c:	f7ff f80e 	bl	800624c <xTaskGetTickCount>
 8007230:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007232:	4b0b      	ldr	r3, [pc, #44]	@ (8007260 <prvSampleTimeNow+0x3c>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	429a      	cmp	r2, r3
 800723a:	d205      	bcs.n	8007248 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800723c:	f000 f93a 	bl	80074b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	601a      	str	r2, [r3, #0]
 8007246:	e002      	b.n	800724e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800724e:	4a04      	ldr	r2, [pc, #16]	@ (8007260 <prvSampleTimeNow+0x3c>)
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007254:	68fb      	ldr	r3, [r7, #12]
}
 8007256:	4618      	mov	r0, r3
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	200046f8 	.word	0x200046f8

08007264 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b086      	sub	sp, #24
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007272:	2300      	movs	r3, #0
 8007274:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	68fa      	ldr	r2, [r7, #12]
 8007280:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007282:	68ba      	ldr	r2, [r7, #8]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d812      	bhi.n	80072b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	1ad2      	subs	r2, r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	699b      	ldr	r3, [r3, #24]
 8007294:	429a      	cmp	r2, r3
 8007296:	d302      	bcc.n	800729e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007298:	2301      	movs	r3, #1
 800729a:	617b      	str	r3, [r7, #20]
 800729c:	e01b      	b.n	80072d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800729e:	4b10      	ldr	r3, [pc, #64]	@ (80072e0 <prvInsertTimerInActiveList+0x7c>)
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	3304      	adds	r3, #4
 80072a6:	4619      	mov	r1, r3
 80072a8:	4610      	mov	r0, r2
 80072aa:	f7fd fdcc 	bl	8004e46 <vListInsert>
 80072ae:	e012      	b.n	80072d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d206      	bcs.n	80072c6 <prvInsertTimerInActiveList+0x62>
 80072b8:	68ba      	ldr	r2, [r7, #8]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d302      	bcc.n	80072c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80072c0:	2301      	movs	r3, #1
 80072c2:	617b      	str	r3, [r7, #20]
 80072c4:	e007      	b.n	80072d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80072c6:	4b07      	ldr	r3, [pc, #28]	@ (80072e4 <prvInsertTimerInActiveList+0x80>)
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	3304      	adds	r3, #4
 80072ce:	4619      	mov	r1, r3
 80072d0:	4610      	mov	r0, r2
 80072d2:	f7fd fdb8 	bl	8004e46 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80072d6:	697b      	ldr	r3, [r7, #20]
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3718      	adds	r7, #24
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	200046ec 	.word	0x200046ec
 80072e4:	200046e8 	.word	0x200046e8

080072e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b08e      	sub	sp, #56	@ 0x38
 80072ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80072ee:	e0ce      	b.n	800748e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	da19      	bge.n	800732a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80072f6:	1d3b      	adds	r3, r7, #4
 80072f8:	3304      	adds	r3, #4
 80072fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80072fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d10b      	bne.n	800731a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007306:	f383 8811 	msr	BASEPRI, r3
 800730a:	f3bf 8f6f 	isb	sy
 800730e:	f3bf 8f4f 	dsb	sy
 8007312:	61fb      	str	r3, [r7, #28]
}
 8007314:	bf00      	nop
 8007316:	bf00      	nop
 8007318:	e7fd      	b.n	8007316 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800731a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007320:	6850      	ldr	r0, [r2, #4]
 8007322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007324:	6892      	ldr	r2, [r2, #8]
 8007326:	4611      	mov	r1, r2
 8007328:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2b00      	cmp	r3, #0
 800732e:	f2c0 80ae 	blt.w	800748e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007336:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d004      	beq.n	8007348 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800733e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007340:	3304      	adds	r3, #4
 8007342:	4618      	mov	r0, r3
 8007344:	f7fd fdb8 	bl	8004eb8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007348:	463b      	mov	r3, r7
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff ff6a 	bl	8007224 <prvSampleTimeNow>
 8007350:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2b09      	cmp	r3, #9
 8007356:	f200 8097 	bhi.w	8007488 <prvProcessReceivedCommands+0x1a0>
 800735a:	a201      	add	r2, pc, #4	@ (adr r2, 8007360 <prvProcessReceivedCommands+0x78>)
 800735c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007360:	08007389 	.word	0x08007389
 8007364:	08007389 	.word	0x08007389
 8007368:	08007389 	.word	0x08007389
 800736c:	080073ff 	.word	0x080073ff
 8007370:	08007413 	.word	0x08007413
 8007374:	0800745f 	.word	0x0800745f
 8007378:	08007389 	.word	0x08007389
 800737c:	08007389 	.word	0x08007389
 8007380:	080073ff 	.word	0x080073ff
 8007384:	08007413 	.word	0x08007413
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800738a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800738e:	f043 0301 	orr.w	r3, r3, #1
 8007392:	b2da      	uxtb	r2, r3
 8007394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007396:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	18d1      	adds	r1, r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073a8:	f7ff ff5c 	bl	8007264 <prvInsertTimerInActiveList>
 80073ac:	4603      	mov	r3, r0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d06c      	beq.n	800748c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073b4:	6a1b      	ldr	r3, [r3, #32]
 80073b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073c0:	f003 0304 	and.w	r3, r3, #4
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d061      	beq.n	800748c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073cc:	699b      	ldr	r3, [r3, #24]
 80073ce:	441a      	add	r2, r3
 80073d0:	2300      	movs	r3, #0
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	2300      	movs	r3, #0
 80073d6:	2100      	movs	r1, #0
 80073d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80073da:	f7ff fe01 	bl	8006fe0 <xTimerGenericCommand>
 80073de:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80073e0:	6a3b      	ldr	r3, [r7, #32]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d152      	bne.n	800748c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	61bb      	str	r3, [r7, #24]
}
 80073f8:	bf00      	nop
 80073fa:	bf00      	nop
 80073fc:	e7fd      	b.n	80073fa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80073fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007400:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007404:	f023 0301 	bic.w	r3, r3, #1
 8007408:	b2da      	uxtb	r2, r3
 800740a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800740c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007410:	e03d      	b.n	800748e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007414:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007418:	f043 0301 	orr.w	r3, r3, #1
 800741c:	b2da      	uxtb	r2, r3
 800741e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007420:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007428:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800742a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10b      	bne.n	800744a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007436:	f383 8811 	msr	BASEPRI, r3
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	617b      	str	r3, [r7, #20]
}
 8007444:	bf00      	nop
 8007446:	bf00      	nop
 8007448:	e7fd      	b.n	8007446 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800744a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800744c:	699a      	ldr	r2, [r3, #24]
 800744e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007450:	18d1      	adds	r1, r2, r3
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007456:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007458:	f7ff ff04 	bl	8007264 <prvInsertTimerInActiveList>
					break;
 800745c:	e017      	b.n	800748e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800745e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007460:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007464:	f003 0302 	and.w	r3, r3, #2
 8007468:	2b00      	cmp	r3, #0
 800746a:	d103      	bne.n	8007474 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800746c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800746e:	f000 fbeb 	bl	8007c48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007472:	e00c      	b.n	800748e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007476:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800747a:	f023 0301 	bic.w	r3, r3, #1
 800747e:	b2da      	uxtb	r2, r3
 8007480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007482:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007486:	e002      	b.n	800748e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007488:	bf00      	nop
 800748a:	e000      	b.n	800748e <prvProcessReceivedCommands+0x1a6>
					break;
 800748c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800748e:	4b08      	ldr	r3, [pc, #32]	@ (80074b0 <prvProcessReceivedCommands+0x1c8>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	1d39      	adds	r1, r7, #4
 8007494:	2200      	movs	r2, #0
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe f850 	bl	800553c <xQueueReceive>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f47f af26 	bne.w	80072f0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop
 80074a8:	3730      	adds	r7, #48	@ 0x30
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	200046f0 	.word	0x200046f0

080074b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b088      	sub	sp, #32
 80074b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074ba:	e049      	b.n	8007550 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80074bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68db      	ldr	r3, [r3, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074c6:	4b2c      	ldr	r3, [pc, #176]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	68db      	ldr	r3, [r3, #12]
 80074ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	3304      	adds	r3, #4
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fd fcef 	bl	8004eb8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6a1b      	ldr	r3, [r3, #32]
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80074e8:	f003 0304 	and.w	r3, r3, #4
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d02f      	beq.n	8007550 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	4413      	add	r3, r2
 80074f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80074fa:	68ba      	ldr	r2, [r7, #8]
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d90e      	bls.n	8007520 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	68ba      	ldr	r2, [r7, #8]
 8007506:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	68fa      	ldr	r2, [r7, #12]
 800750c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800750e:	4b1a      	ldr	r3, [pc, #104]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	3304      	adds	r3, #4
 8007516:	4619      	mov	r1, r3
 8007518:	4610      	mov	r0, r2
 800751a:	f7fd fc94 	bl	8004e46 <vListInsert>
 800751e:	e017      	b.n	8007550 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007520:	2300      	movs	r3, #0
 8007522:	9300      	str	r3, [sp, #0]
 8007524:	2300      	movs	r3, #0
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	2100      	movs	r1, #0
 800752a:	68f8      	ldr	r0, [r7, #12]
 800752c:	f7ff fd58 	bl	8006fe0 <xTimerGenericCommand>
 8007530:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10b      	bne.n	8007550 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	f383 8811 	msr	BASEPRI, r3
 8007540:	f3bf 8f6f 	isb	sy
 8007544:	f3bf 8f4f 	dsb	sy
 8007548:	603b      	str	r3, [r7, #0]
}
 800754a:	bf00      	nop
 800754c:	bf00      	nop
 800754e:	e7fd      	b.n	800754c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007550:	4b09      	ldr	r3, [pc, #36]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1b0      	bne.n	80074bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800755a:	4b07      	ldr	r3, [pc, #28]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007560:	4b06      	ldr	r3, [pc, #24]	@ (800757c <prvSwitchTimerLists+0xc8>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a04      	ldr	r2, [pc, #16]	@ (8007578 <prvSwitchTimerLists+0xc4>)
 8007566:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007568:	4a04      	ldr	r2, [pc, #16]	@ (800757c <prvSwitchTimerLists+0xc8>)
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	6013      	str	r3, [r2, #0]
}
 800756e:	bf00      	nop
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	200046e8 	.word	0x200046e8
 800757c:	200046ec 	.word	0x200046ec

08007580 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007586:	f000 f96f 	bl	8007868 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800758a:	4b15      	ldr	r3, [pc, #84]	@ (80075e0 <prvCheckForValidListAndQueue+0x60>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d120      	bne.n	80075d4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007592:	4814      	ldr	r0, [pc, #80]	@ (80075e4 <prvCheckForValidListAndQueue+0x64>)
 8007594:	f7fd fc06 	bl	8004da4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007598:	4813      	ldr	r0, [pc, #76]	@ (80075e8 <prvCheckForValidListAndQueue+0x68>)
 800759a:	f7fd fc03 	bl	8004da4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800759e:	4b13      	ldr	r3, [pc, #76]	@ (80075ec <prvCheckForValidListAndQueue+0x6c>)
 80075a0:	4a10      	ldr	r2, [pc, #64]	@ (80075e4 <prvCheckForValidListAndQueue+0x64>)
 80075a2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80075a4:	4b12      	ldr	r3, [pc, #72]	@ (80075f0 <prvCheckForValidListAndQueue+0x70>)
 80075a6:	4a10      	ldr	r2, [pc, #64]	@ (80075e8 <prvCheckForValidListAndQueue+0x68>)
 80075a8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80075aa:	2300      	movs	r3, #0
 80075ac:	9300      	str	r3, [sp, #0]
 80075ae:	4b11      	ldr	r3, [pc, #68]	@ (80075f4 <prvCheckForValidListAndQueue+0x74>)
 80075b0:	4a11      	ldr	r2, [pc, #68]	@ (80075f8 <prvCheckForValidListAndQueue+0x78>)
 80075b2:	2110      	movs	r1, #16
 80075b4:	200a      	movs	r0, #10
 80075b6:	f7fd fd13 	bl	8004fe0 <xQueueGenericCreateStatic>
 80075ba:	4603      	mov	r3, r0
 80075bc:	4a08      	ldr	r2, [pc, #32]	@ (80075e0 <prvCheckForValidListAndQueue+0x60>)
 80075be:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80075c0:	4b07      	ldr	r3, [pc, #28]	@ (80075e0 <prvCheckForValidListAndQueue+0x60>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d005      	beq.n	80075d4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80075c8:	4b05      	ldr	r3, [pc, #20]	@ (80075e0 <prvCheckForValidListAndQueue+0x60>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	490b      	ldr	r1, [pc, #44]	@ (80075fc <prvCheckForValidListAndQueue+0x7c>)
 80075ce:	4618      	mov	r0, r3
 80075d0:	f7fe face 	bl	8005b70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80075d4:	f000 f97a 	bl	80078cc <vPortExitCritical>
}
 80075d8:	bf00      	nop
 80075da:	46bd      	mov	sp, r7
 80075dc:	bd80      	pop	{r7, pc}
 80075de:	bf00      	nop
 80075e0:	200046f0 	.word	0x200046f0
 80075e4:	200046c0 	.word	0x200046c0
 80075e8:	200046d4 	.word	0x200046d4
 80075ec:	200046e8 	.word	0x200046e8
 80075f0:	200046ec 	.word	0x200046ec
 80075f4:	2000479c 	.word	0x2000479c
 80075f8:	200046fc 	.word	0x200046fc
 80075fc:	08009910 	.word	0x08009910

08007600 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	3b04      	subs	r3, #4
 8007610:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007618:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	3b04      	subs	r3, #4
 800761e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f023 0201 	bic.w	r2, r3, #1
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	3b04      	subs	r3, #4
 800762e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007630:	4a0c      	ldr	r2, [pc, #48]	@ (8007664 <pxPortInitialiseStack+0x64>)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	3b14      	subs	r3, #20
 800763a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	3b04      	subs	r3, #4
 8007646:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f06f 0202 	mvn.w	r2, #2
 800764e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	3b20      	subs	r3, #32
 8007654:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007656:	68fb      	ldr	r3, [r7, #12]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007662:	4770      	bx	lr
 8007664:	08007669 	.word	0x08007669

08007668 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007668:	b480      	push	{r7}
 800766a:	b085      	sub	sp, #20
 800766c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800766e:	2300      	movs	r3, #0
 8007670:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007672:	4b13      	ldr	r3, [pc, #76]	@ (80076c0 <prvTaskExitError+0x58>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800767a:	d00b      	beq.n	8007694 <prvTaskExitError+0x2c>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	60fb      	str	r3, [r7, #12]
}
 800768e:	bf00      	nop
 8007690:	bf00      	nop
 8007692:	e7fd      	b.n	8007690 <prvTaskExitError+0x28>
	__asm volatile
 8007694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	60bb      	str	r3, [r7, #8]
}
 80076a6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80076a8:	bf00      	nop
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d0fc      	beq.n	80076aa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80076b0:	bf00      	nop
 80076b2:	bf00      	nop
 80076b4:	3714      	adds	r7, #20
 80076b6:	46bd      	mov	sp, r7
 80076b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop
 80076c0:	20000068 	.word	0x20000068
	...

080076d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80076d0:	4b07      	ldr	r3, [pc, #28]	@ (80076f0 <pxCurrentTCBConst2>)
 80076d2:	6819      	ldr	r1, [r3, #0]
 80076d4:	6808      	ldr	r0, [r1, #0]
 80076d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076da:	f380 8809 	msr	PSP, r0
 80076de:	f3bf 8f6f 	isb	sy
 80076e2:	f04f 0000 	mov.w	r0, #0
 80076e6:	f380 8811 	msr	BASEPRI, r0
 80076ea:	4770      	bx	lr
 80076ec:	f3af 8000 	nop.w

080076f0 <pxCurrentTCBConst2>:
 80076f0:	200041c0 	.word	0x200041c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop

080076f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80076f8:	4808      	ldr	r0, [pc, #32]	@ (800771c <prvPortStartFirstTask+0x24>)
 80076fa:	6800      	ldr	r0, [r0, #0]
 80076fc:	6800      	ldr	r0, [r0, #0]
 80076fe:	f380 8808 	msr	MSP, r0
 8007702:	f04f 0000 	mov.w	r0, #0
 8007706:	f380 8814 	msr	CONTROL, r0
 800770a:	b662      	cpsie	i
 800770c:	b661      	cpsie	f
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	f3bf 8f6f 	isb	sy
 8007716:	df00      	svc	0
 8007718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800771a:	bf00      	nop
 800771c:	e000ed08 	.word	0xe000ed08

08007720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b086      	sub	sp, #24
 8007724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007726:	4b47      	ldr	r3, [pc, #284]	@ (8007844 <xPortStartScheduler+0x124>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a47      	ldr	r2, [pc, #284]	@ (8007848 <xPortStartScheduler+0x128>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d10b      	bne.n	8007748 <xPortStartScheduler+0x28>
	__asm volatile
 8007730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	60fb      	str	r3, [r7, #12]
}
 8007742:	bf00      	nop
 8007744:	bf00      	nop
 8007746:	e7fd      	b.n	8007744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007748:	4b3e      	ldr	r3, [pc, #248]	@ (8007844 <xPortStartScheduler+0x124>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a3f      	ldr	r2, [pc, #252]	@ (800784c <xPortStartScheduler+0x12c>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d10b      	bne.n	800776a <xPortStartScheduler+0x4a>
	__asm volatile
 8007752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007756:	f383 8811 	msr	BASEPRI, r3
 800775a:	f3bf 8f6f 	isb	sy
 800775e:	f3bf 8f4f 	dsb	sy
 8007762:	613b      	str	r3, [r7, #16]
}
 8007764:	bf00      	nop
 8007766:	bf00      	nop
 8007768:	e7fd      	b.n	8007766 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800776a:	4b39      	ldr	r3, [pc, #228]	@ (8007850 <xPortStartScheduler+0x130>)
 800776c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b2db      	uxtb	r3, r3
 8007774:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	22ff      	movs	r2, #255	@ 0xff
 800777a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	b2db      	uxtb	r3, r3
 8007782:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007784:	78fb      	ldrb	r3, [r7, #3]
 8007786:	b2db      	uxtb	r3, r3
 8007788:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800778c:	b2da      	uxtb	r2, r3
 800778e:	4b31      	ldr	r3, [pc, #196]	@ (8007854 <xPortStartScheduler+0x134>)
 8007790:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007792:	4b31      	ldr	r3, [pc, #196]	@ (8007858 <xPortStartScheduler+0x138>)
 8007794:	2207      	movs	r2, #7
 8007796:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007798:	e009      	b.n	80077ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800779a:	4b2f      	ldr	r3, [pc, #188]	@ (8007858 <xPortStartScheduler+0x138>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3b01      	subs	r3, #1
 80077a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007858 <xPortStartScheduler+0x138>)
 80077a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80077a4:	78fb      	ldrb	r3, [r7, #3]
 80077a6:	b2db      	uxtb	r3, r3
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80077ae:	78fb      	ldrb	r3, [r7, #3]
 80077b0:	b2db      	uxtb	r3, r3
 80077b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b6:	2b80      	cmp	r3, #128	@ 0x80
 80077b8:	d0ef      	beq.n	800779a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80077ba:	4b27      	ldr	r3, [pc, #156]	@ (8007858 <xPortStartScheduler+0x138>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f1c3 0307 	rsb	r3, r3, #7
 80077c2:	2b04      	cmp	r3, #4
 80077c4:	d00b      	beq.n	80077de <xPortStartScheduler+0xbe>
	__asm volatile
 80077c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ca:	f383 8811 	msr	BASEPRI, r3
 80077ce:	f3bf 8f6f 	isb	sy
 80077d2:	f3bf 8f4f 	dsb	sy
 80077d6:	60bb      	str	r3, [r7, #8]
}
 80077d8:	bf00      	nop
 80077da:	bf00      	nop
 80077dc:	e7fd      	b.n	80077da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80077de:	4b1e      	ldr	r3, [pc, #120]	@ (8007858 <xPortStartScheduler+0x138>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	021b      	lsls	r3, r3, #8
 80077e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007858 <xPortStartScheduler+0x138>)
 80077e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80077e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007858 <xPortStartScheduler+0x138>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80077f0:	4a19      	ldr	r2, [pc, #100]	@ (8007858 <xPortStartScheduler+0x138>)
 80077f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80077fc:	4b17      	ldr	r3, [pc, #92]	@ (800785c <xPortStartScheduler+0x13c>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a16      	ldr	r2, [pc, #88]	@ (800785c <xPortStartScheduler+0x13c>)
 8007802:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007806:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007808:	4b14      	ldr	r3, [pc, #80]	@ (800785c <xPortStartScheduler+0x13c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a13      	ldr	r2, [pc, #76]	@ (800785c <xPortStartScheduler+0x13c>)
 800780e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007812:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007814:	f000 f8da 	bl	80079cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007818:	4b11      	ldr	r3, [pc, #68]	@ (8007860 <xPortStartScheduler+0x140>)
 800781a:	2200      	movs	r2, #0
 800781c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800781e:	f000 f8f9 	bl	8007a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007822:	4b10      	ldr	r3, [pc, #64]	@ (8007864 <xPortStartScheduler+0x144>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a0f      	ldr	r2, [pc, #60]	@ (8007864 <xPortStartScheduler+0x144>)
 8007828:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800782c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800782e:	f7ff ff63 	bl	80076f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007832:	f7fe fdd5 	bl	80063e0 <vTaskSwitchContext>
	prvTaskExitError();
 8007836:	f7ff ff17 	bl	8007668 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800783a:	2300      	movs	r3, #0
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	e000ed00 	.word	0xe000ed00
 8007848:	410fc271 	.word	0x410fc271
 800784c:	410fc270 	.word	0x410fc270
 8007850:	e000e400 	.word	0xe000e400
 8007854:	200047ec 	.word	0x200047ec
 8007858:	200047f0 	.word	0x200047f0
 800785c:	e000ed20 	.word	0xe000ed20
 8007860:	20000068 	.word	0x20000068
 8007864:	e000ef34 	.word	0xe000ef34

08007868 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
	__asm volatile
 800786e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007872:	f383 8811 	msr	BASEPRI, r3
 8007876:	f3bf 8f6f 	isb	sy
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	607b      	str	r3, [r7, #4]
}
 8007880:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007882:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <vPortEnterCritical+0x5c>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3301      	adds	r3, #1
 8007888:	4a0e      	ldr	r2, [pc, #56]	@ (80078c4 <vPortEnterCritical+0x5c>)
 800788a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800788c:	4b0d      	ldr	r3, [pc, #52]	@ (80078c4 <vPortEnterCritical+0x5c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b01      	cmp	r3, #1
 8007892:	d110      	bne.n	80078b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007894:	4b0c      	ldr	r3, [pc, #48]	@ (80078c8 <vPortEnterCritical+0x60>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	d00b      	beq.n	80078b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	603b      	str	r3, [r7, #0]
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	e7fd      	b.n	80078b2 <vPortEnterCritical+0x4a>
	}
}
 80078b6:	bf00      	nop
 80078b8:	370c      	adds	r7, #12
 80078ba:	46bd      	mov	sp, r7
 80078bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c0:	4770      	bx	lr
 80078c2:	bf00      	nop
 80078c4:	20000068 	.word	0x20000068
 80078c8:	e000ed04 	.word	0xe000ed04

080078cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80078d2:	4b12      	ldr	r3, [pc, #72]	@ (800791c <vPortExitCritical+0x50>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <vPortExitCritical+0x26>
	__asm volatile
 80078da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078de:	f383 8811 	msr	BASEPRI, r3
 80078e2:	f3bf 8f6f 	isb	sy
 80078e6:	f3bf 8f4f 	dsb	sy
 80078ea:	607b      	str	r3, [r7, #4]
}
 80078ec:	bf00      	nop
 80078ee:	bf00      	nop
 80078f0:	e7fd      	b.n	80078ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80078f2:	4b0a      	ldr	r3, [pc, #40]	@ (800791c <vPortExitCritical+0x50>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	3b01      	subs	r3, #1
 80078f8:	4a08      	ldr	r2, [pc, #32]	@ (800791c <vPortExitCritical+0x50>)
 80078fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80078fc:	4b07      	ldr	r3, [pc, #28]	@ (800791c <vPortExitCritical+0x50>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d105      	bne.n	8007910 <vPortExitCritical+0x44>
 8007904:	2300      	movs	r3, #0
 8007906:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	f383 8811 	msr	BASEPRI, r3
}
 800790e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr
 800791c:	20000068 	.word	0x20000068

08007920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007920:	f3ef 8009 	mrs	r0, PSP
 8007924:	f3bf 8f6f 	isb	sy
 8007928:	4b15      	ldr	r3, [pc, #84]	@ (8007980 <pxCurrentTCBConst>)
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	f01e 0f10 	tst.w	lr, #16
 8007930:	bf08      	it	eq
 8007932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793a:	6010      	str	r0, [r2, #0]
 800793c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007940:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007944:	f380 8811 	msr	BASEPRI, r0
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	f3bf 8f6f 	isb	sy
 8007950:	f7fe fd46 	bl	80063e0 <vTaskSwitchContext>
 8007954:	f04f 0000 	mov.w	r0, #0
 8007958:	f380 8811 	msr	BASEPRI, r0
 800795c:	bc09      	pop	{r0, r3}
 800795e:	6819      	ldr	r1, [r3, #0]
 8007960:	6808      	ldr	r0, [r1, #0]
 8007962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007966:	f01e 0f10 	tst.w	lr, #16
 800796a:	bf08      	it	eq
 800796c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007970:	f380 8809 	msr	PSP, r0
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	4770      	bx	lr
 800797a:	bf00      	nop
 800797c:	f3af 8000 	nop.w

08007980 <pxCurrentTCBConst>:
 8007980:	200041c0 	.word	0x200041c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007984:	bf00      	nop
 8007986:	bf00      	nop

08007988 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b082      	sub	sp, #8
 800798c:	af00      	add	r7, sp, #0
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	607b      	str	r3, [r7, #4]
}
 80079a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80079a2:	f7fe fc63 	bl	800626c <xTaskIncrementTick>
 80079a6:	4603      	mov	r3, r0
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d003      	beq.n	80079b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80079ac:	4b06      	ldr	r3, [pc, #24]	@ (80079c8 <xPortSysTickHandler+0x40>)
 80079ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80079b2:	601a      	str	r2, [r3, #0]
 80079b4:	2300      	movs	r3, #0
 80079b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f383 8811 	msr	BASEPRI, r3
}
 80079be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80079c0:	bf00      	nop
 80079c2:	3708      	adds	r7, #8
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	e000ed04 	.word	0xe000ed04

080079cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80079d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80079d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a04 <vPortSetupTimerInterrupt+0x38>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80079dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007a08 <vPortSetupTimerInterrupt+0x3c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a0a      	ldr	r2, [pc, #40]	@ (8007a0c <vPortSetupTimerInterrupt+0x40>)
 80079e2:	fba2 2303 	umull	r2, r3, r2, r3
 80079e6:	099b      	lsrs	r3, r3, #6
 80079e8:	4a09      	ldr	r2, [pc, #36]	@ (8007a10 <vPortSetupTimerInterrupt+0x44>)
 80079ea:	3b01      	subs	r3, #1
 80079ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80079ee:	4b04      	ldr	r3, [pc, #16]	@ (8007a00 <vPortSetupTimerInterrupt+0x34>)
 80079f0:	2207      	movs	r2, #7
 80079f2:	601a      	str	r2, [r3, #0]
}
 80079f4:	bf00      	nop
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr
 80079fe:	bf00      	nop
 8007a00:	e000e010 	.word	0xe000e010
 8007a04:	e000e018 	.word	0xe000e018
 8007a08:	2000005c 	.word	0x2000005c
 8007a0c:	10624dd3 	.word	0x10624dd3
 8007a10:	e000e014 	.word	0xe000e014

08007a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007a14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007a24 <vPortEnableVFP+0x10>
 8007a18:	6801      	ldr	r1, [r0, #0]
 8007a1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007a1e:	6001      	str	r1, [r0, #0]
 8007a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007a22:	bf00      	nop
 8007a24:	e000ed88 	.word	0xe000ed88

08007a28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007a28:	b480      	push	{r7}
 8007a2a:	b085      	sub	sp, #20
 8007a2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007a2e:	f3ef 8305 	mrs	r3, IPSR
 8007a32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2b0f      	cmp	r3, #15
 8007a38:	d915      	bls.n	8007a66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007a3a:	4a18      	ldr	r2, [pc, #96]	@ (8007a9c <vPortValidateInterruptPriority+0x74>)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007a44:	4b16      	ldr	r3, [pc, #88]	@ (8007aa0 <vPortValidateInterruptPriority+0x78>)
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	7afa      	ldrb	r2, [r7, #11]
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d20b      	bcs.n	8007a66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a52:	f383 8811 	msr	BASEPRI, r3
 8007a56:	f3bf 8f6f 	isb	sy
 8007a5a:	f3bf 8f4f 	dsb	sy
 8007a5e:	607b      	str	r3, [r7, #4]
}
 8007a60:	bf00      	nop
 8007a62:	bf00      	nop
 8007a64:	e7fd      	b.n	8007a62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007a66:	4b0f      	ldr	r3, [pc, #60]	@ (8007aa4 <vPortValidateInterruptPriority+0x7c>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8007aa8 <vPortValidateInterruptPriority+0x80>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d90b      	bls.n	8007a8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a7a:	f383 8811 	msr	BASEPRI, r3
 8007a7e:	f3bf 8f6f 	isb	sy
 8007a82:	f3bf 8f4f 	dsb	sy
 8007a86:	603b      	str	r3, [r7, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	bf00      	nop
 8007a8c:	e7fd      	b.n	8007a8a <vPortValidateInterruptPriority+0x62>
	}
 8007a8e:	bf00      	nop
 8007a90:	3714      	adds	r7, #20
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	e000e3f0 	.word	0xe000e3f0
 8007aa0:	200047ec 	.word	0x200047ec
 8007aa4:	e000ed0c 	.word	0xe000ed0c
 8007aa8:	200047f0 	.word	0x200047f0

08007aac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b08a      	sub	sp, #40	@ 0x28
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ab8:	f7fe fb1c 	bl	80060f4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007abc:	4b5c      	ldr	r3, [pc, #368]	@ (8007c30 <pvPortMalloc+0x184>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d101      	bne.n	8007ac8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ac4:	f000 f924 	bl	8007d10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8007c34 <pvPortMalloc+0x188>)
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4013      	ands	r3, r2
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	f040 8095 	bne.w	8007c00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01e      	beq.n	8007b1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007adc:	2208      	movs	r2, #8
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f003 0307 	and.w	r3, r3, #7
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d015      	beq.n	8007b1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	f023 0307 	bic.w	r3, r3, #7
 8007af4:	3308      	adds	r3, #8
 8007af6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	f003 0307 	and.w	r3, r3, #7
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00b      	beq.n	8007b1a <pvPortMalloc+0x6e>
	__asm volatile
 8007b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b06:	f383 8811 	msr	BASEPRI, r3
 8007b0a:	f3bf 8f6f 	isb	sy
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	617b      	str	r3, [r7, #20]
}
 8007b14:	bf00      	nop
 8007b16:	bf00      	nop
 8007b18:	e7fd      	b.n	8007b16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d06f      	beq.n	8007c00 <pvPortMalloc+0x154>
 8007b20:	4b45      	ldr	r3, [pc, #276]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	687a      	ldr	r2, [r7, #4]
 8007b26:	429a      	cmp	r2, r3
 8007b28:	d86a      	bhi.n	8007c00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b2a:	4b44      	ldr	r3, [pc, #272]	@ (8007c3c <pvPortMalloc+0x190>)
 8007b2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b2e:	4b43      	ldr	r3, [pc, #268]	@ (8007c3c <pvPortMalloc+0x190>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b34:	e004      	b.n	8007b40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	429a      	cmp	r2, r3
 8007b48:	d903      	bls.n	8007b52 <pvPortMalloc+0xa6>
 8007b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1f1      	bne.n	8007b36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b52:	4b37      	ldr	r3, [pc, #220]	@ (8007c30 <pvPortMalloc+0x184>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d051      	beq.n	8007c00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b5c:	6a3b      	ldr	r3, [r7, #32]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2208      	movs	r2, #8
 8007b62:	4413      	add	r3, r2
 8007b64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	6a3b      	ldr	r3, [r7, #32]
 8007b6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	1ad2      	subs	r2, r2, r3
 8007b76:	2308      	movs	r3, #8
 8007b78:	005b      	lsls	r3, r3, #1
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d920      	bls.n	8007bc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4413      	add	r3, r2
 8007b84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b86:	69bb      	ldr	r3, [r7, #24]
 8007b88:	f003 0307 	and.w	r3, r3, #7
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <pvPortMalloc+0xfc>
	__asm volatile
 8007b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b94:	f383 8811 	msr	BASEPRI, r3
 8007b98:	f3bf 8f6f 	isb	sy
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	613b      	str	r3, [r7, #16]
}
 8007ba2:	bf00      	nop
 8007ba4:	bf00      	nop
 8007ba6:	e7fd      	b.n	8007ba4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	1ad2      	subs	r2, r2, r3
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007bba:	69b8      	ldr	r0, [r7, #24]
 8007bbc:	f000 f90a 	bl	8007dd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bc2:	681a      	ldr	r2, [r3, #0]
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	4a1b      	ldr	r2, [pc, #108]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007bce:	4b1a      	ldr	r3, [pc, #104]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8007c40 <pvPortMalloc+0x194>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d203      	bcs.n	8007be2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007bda:	4b17      	ldr	r3, [pc, #92]	@ (8007c38 <pvPortMalloc+0x18c>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a18      	ldr	r2, [pc, #96]	@ (8007c40 <pvPortMalloc+0x194>)
 8007be0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	4b13      	ldr	r3, [pc, #76]	@ (8007c34 <pvPortMalloc+0x188>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	431a      	orrs	r2, r3
 8007bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007bf6:	4b13      	ldr	r3, [pc, #76]	@ (8007c44 <pvPortMalloc+0x198>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	4a11      	ldr	r2, [pc, #68]	@ (8007c44 <pvPortMalloc+0x198>)
 8007bfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c00:	f7fe fa86 	bl	8006110 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d00b      	beq.n	8007c26 <pvPortMalloc+0x17a>
	__asm volatile
 8007c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c12:	f383 8811 	msr	BASEPRI, r3
 8007c16:	f3bf 8f6f 	isb	sy
 8007c1a:	f3bf 8f4f 	dsb	sy
 8007c1e:	60fb      	str	r3, [r7, #12]
}
 8007c20:	bf00      	nop
 8007c22:	bf00      	nop
 8007c24:	e7fd      	b.n	8007c22 <pvPortMalloc+0x176>
	return pvReturn;
 8007c26:	69fb      	ldr	r3, [r7, #28]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3728      	adds	r7, #40	@ 0x28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	200083fc 	.word	0x200083fc
 8007c34:	20008410 	.word	0x20008410
 8007c38:	20008400 	.word	0x20008400
 8007c3c:	200083f4 	.word	0x200083f4
 8007c40:	20008404 	.word	0x20008404
 8007c44:	20008408 	.word	0x20008408

08007c48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d04f      	beq.n	8007cfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c5a:	2308      	movs	r3, #8
 8007c5c:	425b      	negs	r3, r3
 8007c5e:	697a      	ldr	r2, [r7, #20]
 8007c60:	4413      	add	r3, r2
 8007c62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	4b25      	ldr	r3, [pc, #148]	@ (8007d04 <vPortFree+0xbc>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4013      	ands	r3, r2
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10b      	bne.n	8007c8e <vPortFree+0x46>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	60fb      	str	r3, [r7, #12]
}
 8007c88:	bf00      	nop
 8007c8a:	bf00      	nop
 8007c8c:	e7fd      	b.n	8007c8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00b      	beq.n	8007cae <vPortFree+0x66>
	__asm volatile
 8007c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9a:	f383 8811 	msr	BASEPRI, r3
 8007c9e:	f3bf 8f6f 	isb	sy
 8007ca2:	f3bf 8f4f 	dsb	sy
 8007ca6:	60bb      	str	r3, [r7, #8]
}
 8007ca8:	bf00      	nop
 8007caa:	bf00      	nop
 8007cac:	e7fd      	b.n	8007caa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	685a      	ldr	r2, [r3, #4]
 8007cb2:	4b14      	ldr	r3, [pc, #80]	@ (8007d04 <vPortFree+0xbc>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d01e      	beq.n	8007cfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d11a      	bne.n	8007cfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	685a      	ldr	r2, [r3, #4]
 8007cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8007d04 <vPortFree+0xbc>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	43db      	mvns	r3, r3
 8007cce:	401a      	ands	r2, r3
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007cd4:	f7fe fa0e 	bl	80060f4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007d08 <vPortFree+0xc0>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	4a09      	ldr	r2, [pc, #36]	@ (8007d08 <vPortFree+0xc0>)
 8007ce4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ce6:	6938      	ldr	r0, [r7, #16]
 8007ce8:	f000 f874 	bl	8007dd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007cec:	4b07      	ldr	r3, [pc, #28]	@ (8007d0c <vPortFree+0xc4>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	4a06      	ldr	r2, [pc, #24]	@ (8007d0c <vPortFree+0xc4>)
 8007cf4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007cf6:	f7fe fa0b 	bl	8006110 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007cfa:	bf00      	nop
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20008410 	.word	0x20008410
 8007d08:	20008400 	.word	0x20008400
 8007d0c:	2000840c 	.word	0x2000840c

08007d10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d10:	b480      	push	{r7}
 8007d12:	b085      	sub	sp, #20
 8007d14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007d1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d1c:	4b27      	ldr	r3, [pc, #156]	@ (8007dbc <prvHeapInit+0xac>)
 8007d1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f003 0307 	and.w	r3, r3, #7
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d00c      	beq.n	8007d44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	3307      	adds	r3, #7
 8007d2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f023 0307 	bic.w	r3, r3, #7
 8007d36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d38:	68ba      	ldr	r2, [r7, #8]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	1ad3      	subs	r3, r2, r3
 8007d3e:	4a1f      	ldr	r2, [pc, #124]	@ (8007dbc <prvHeapInit+0xac>)
 8007d40:	4413      	add	r3, r2
 8007d42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d48:	4a1d      	ldr	r2, [pc, #116]	@ (8007dc0 <prvHeapInit+0xb0>)
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007dc0 <prvHeapInit+0xb0>)
 8007d50:	2200      	movs	r2, #0
 8007d52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68ba      	ldr	r2, [r7, #8]
 8007d58:	4413      	add	r3, r2
 8007d5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d5c:	2208      	movs	r2, #8
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	1a9b      	subs	r3, r3, r2
 8007d62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0307 	bic.w	r3, r3, #7
 8007d6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	4a15      	ldr	r2, [pc, #84]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d72:	4b14      	ldr	r3, [pc, #80]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2200      	movs	r2, #0
 8007d78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d7a:	4b12      	ldr	r3, [pc, #72]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	68fa      	ldr	r2, [r7, #12]
 8007d8a:	1ad2      	subs	r2, r2, r3
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d90:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc4 <prvHeapInit+0xb4>)
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	4a0a      	ldr	r2, [pc, #40]	@ (8007dc8 <prvHeapInit+0xb8>)
 8007d9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	4a09      	ldr	r2, [pc, #36]	@ (8007dcc <prvHeapInit+0xbc>)
 8007da6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007da8:	4b09      	ldr	r3, [pc, #36]	@ (8007dd0 <prvHeapInit+0xc0>)
 8007daa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007dae:	601a      	str	r2, [r3, #0]
}
 8007db0:	bf00      	nop
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	200047f4 	.word	0x200047f4
 8007dc0:	200083f4 	.word	0x200083f4
 8007dc4:	200083fc 	.word	0x200083fc
 8007dc8:	20008404 	.word	0x20008404
 8007dcc:	20008400 	.word	0x20008400
 8007dd0:	20008410 	.word	0x20008410

08007dd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007dd4:	b480      	push	{r7}
 8007dd6:	b085      	sub	sp, #20
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007ddc:	4b28      	ldr	r3, [pc, #160]	@ (8007e80 <prvInsertBlockIntoFreeList+0xac>)
 8007dde:	60fb      	str	r3, [r7, #12]
 8007de0:	e002      	b.n	8007de8 <prvInsertBlockIntoFreeList+0x14>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	687a      	ldr	r2, [r7, #4]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d8f7      	bhi.n	8007de2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d108      	bne.n	8007e16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	685a      	ldr	r2, [r3, #4]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	441a      	add	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	441a      	add	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d118      	bne.n	8007e5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	4b15      	ldr	r3, [pc, #84]	@ (8007e84 <prvInsertBlockIntoFreeList+0xb0>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d00d      	beq.n	8007e52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685a      	ldr	r2, [r3, #4]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	441a      	add	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	e008      	b.n	8007e64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e52:	4b0c      	ldr	r3, [pc, #48]	@ (8007e84 <prvInsertBlockIntoFreeList+0xb0>)
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	e003      	b.n	8007e64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e64:	68fa      	ldr	r2, [r7, #12]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d002      	beq.n	8007e72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e72:	bf00      	nop
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7c:	4770      	bx	lr
 8007e7e:	bf00      	nop
 8007e80:	200083f4 	.word	0x200083f4
 8007e84:	200083fc 	.word	0x200083fc

08007e88 <std>:
 8007e88:	2300      	movs	r3, #0
 8007e8a:	b510      	push	{r4, lr}
 8007e8c:	4604      	mov	r4, r0
 8007e8e:	e9c0 3300 	strd	r3, r3, [r0]
 8007e92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e96:	6083      	str	r3, [r0, #8]
 8007e98:	8181      	strh	r1, [r0, #12]
 8007e9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e9c:	81c2      	strh	r2, [r0, #14]
 8007e9e:	6183      	str	r3, [r0, #24]
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	2208      	movs	r2, #8
 8007ea4:	305c      	adds	r0, #92	@ 0x5c
 8007ea6:	f000 f906 	bl	80080b6 <memset>
 8007eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <std+0x58>)
 8007eac:	6263      	str	r3, [r4, #36]	@ 0x24
 8007eae:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee4 <std+0x5c>)
 8007eb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee8 <std+0x60>)
 8007eb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007eec <std+0x64>)
 8007eb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8007eba:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef0 <std+0x68>)
 8007ebc:	6224      	str	r4, [r4, #32]
 8007ebe:	429c      	cmp	r4, r3
 8007ec0:	d006      	beq.n	8007ed0 <std+0x48>
 8007ec2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ec6:	4294      	cmp	r4, r2
 8007ec8:	d002      	beq.n	8007ed0 <std+0x48>
 8007eca:	33d0      	adds	r3, #208	@ 0xd0
 8007ecc:	429c      	cmp	r4, r3
 8007ece:	d105      	bne.n	8007edc <std+0x54>
 8007ed0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ed8:	f000 b9c4 	b.w	8008264 <__retarget_lock_init_recursive>
 8007edc:	bd10      	pop	{r4, pc}
 8007ede:	bf00      	nop
 8007ee0:	08008031 	.word	0x08008031
 8007ee4:	08008053 	.word	0x08008053
 8007ee8:	0800808b 	.word	0x0800808b
 8007eec:	080080af 	.word	0x080080af
 8007ef0:	20008414 	.word	0x20008414

08007ef4 <stdio_exit_handler>:
 8007ef4:	4a02      	ldr	r2, [pc, #8]	@ (8007f00 <stdio_exit_handler+0xc>)
 8007ef6:	4903      	ldr	r1, [pc, #12]	@ (8007f04 <stdio_exit_handler+0x10>)
 8007ef8:	4803      	ldr	r0, [pc, #12]	@ (8007f08 <stdio_exit_handler+0x14>)
 8007efa:	f000 b869 	b.w	8007fd0 <_fwalk_sglue>
 8007efe:	bf00      	nop
 8007f00:	2000006c 	.word	0x2000006c
 8007f04:	08008b1d 	.word	0x08008b1d
 8007f08:	2000007c 	.word	0x2000007c

08007f0c <cleanup_stdio>:
 8007f0c:	6841      	ldr	r1, [r0, #4]
 8007f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f40 <cleanup_stdio+0x34>)
 8007f10:	4299      	cmp	r1, r3
 8007f12:	b510      	push	{r4, lr}
 8007f14:	4604      	mov	r4, r0
 8007f16:	d001      	beq.n	8007f1c <cleanup_stdio+0x10>
 8007f18:	f000 fe00 	bl	8008b1c <_fflush_r>
 8007f1c:	68a1      	ldr	r1, [r4, #8]
 8007f1e:	4b09      	ldr	r3, [pc, #36]	@ (8007f44 <cleanup_stdio+0x38>)
 8007f20:	4299      	cmp	r1, r3
 8007f22:	d002      	beq.n	8007f2a <cleanup_stdio+0x1e>
 8007f24:	4620      	mov	r0, r4
 8007f26:	f000 fdf9 	bl	8008b1c <_fflush_r>
 8007f2a:	68e1      	ldr	r1, [r4, #12]
 8007f2c:	4b06      	ldr	r3, [pc, #24]	@ (8007f48 <cleanup_stdio+0x3c>)
 8007f2e:	4299      	cmp	r1, r3
 8007f30:	d004      	beq.n	8007f3c <cleanup_stdio+0x30>
 8007f32:	4620      	mov	r0, r4
 8007f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f38:	f000 bdf0 	b.w	8008b1c <_fflush_r>
 8007f3c:	bd10      	pop	{r4, pc}
 8007f3e:	bf00      	nop
 8007f40:	20008414 	.word	0x20008414
 8007f44:	2000847c 	.word	0x2000847c
 8007f48:	200084e4 	.word	0x200084e4

08007f4c <global_stdio_init.part.0>:
 8007f4c:	b510      	push	{r4, lr}
 8007f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f7c <global_stdio_init.part.0+0x30>)
 8007f50:	4c0b      	ldr	r4, [pc, #44]	@ (8007f80 <global_stdio_init.part.0+0x34>)
 8007f52:	4a0c      	ldr	r2, [pc, #48]	@ (8007f84 <global_stdio_init.part.0+0x38>)
 8007f54:	601a      	str	r2, [r3, #0]
 8007f56:	4620      	mov	r0, r4
 8007f58:	2200      	movs	r2, #0
 8007f5a:	2104      	movs	r1, #4
 8007f5c:	f7ff ff94 	bl	8007e88 <std>
 8007f60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f64:	2201      	movs	r2, #1
 8007f66:	2109      	movs	r1, #9
 8007f68:	f7ff ff8e 	bl	8007e88 <std>
 8007f6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f70:	2202      	movs	r2, #2
 8007f72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f76:	2112      	movs	r1, #18
 8007f78:	f7ff bf86 	b.w	8007e88 <std>
 8007f7c:	2000854c 	.word	0x2000854c
 8007f80:	20008414 	.word	0x20008414
 8007f84:	08007ef5 	.word	0x08007ef5

08007f88 <__sfp_lock_acquire>:
 8007f88:	4801      	ldr	r0, [pc, #4]	@ (8007f90 <__sfp_lock_acquire+0x8>)
 8007f8a:	f000 b96c 	b.w	8008266 <__retarget_lock_acquire_recursive>
 8007f8e:	bf00      	nop
 8007f90:	20008555 	.word	0x20008555

08007f94 <__sfp_lock_release>:
 8007f94:	4801      	ldr	r0, [pc, #4]	@ (8007f9c <__sfp_lock_release+0x8>)
 8007f96:	f000 b967 	b.w	8008268 <__retarget_lock_release_recursive>
 8007f9a:	bf00      	nop
 8007f9c:	20008555 	.word	0x20008555

08007fa0 <__sinit>:
 8007fa0:	b510      	push	{r4, lr}
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	f7ff fff0 	bl	8007f88 <__sfp_lock_acquire>
 8007fa8:	6a23      	ldr	r3, [r4, #32]
 8007faa:	b11b      	cbz	r3, 8007fb4 <__sinit+0x14>
 8007fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fb0:	f7ff bff0 	b.w	8007f94 <__sfp_lock_release>
 8007fb4:	4b04      	ldr	r3, [pc, #16]	@ (8007fc8 <__sinit+0x28>)
 8007fb6:	6223      	str	r3, [r4, #32]
 8007fb8:	4b04      	ldr	r3, [pc, #16]	@ (8007fcc <__sinit+0x2c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d1f5      	bne.n	8007fac <__sinit+0xc>
 8007fc0:	f7ff ffc4 	bl	8007f4c <global_stdio_init.part.0>
 8007fc4:	e7f2      	b.n	8007fac <__sinit+0xc>
 8007fc6:	bf00      	nop
 8007fc8:	08007f0d 	.word	0x08007f0d
 8007fcc:	2000854c 	.word	0x2000854c

08007fd0 <_fwalk_sglue>:
 8007fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fd4:	4607      	mov	r7, r0
 8007fd6:	4688      	mov	r8, r1
 8007fd8:	4614      	mov	r4, r2
 8007fda:	2600      	movs	r6, #0
 8007fdc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fe0:	f1b9 0901 	subs.w	r9, r9, #1
 8007fe4:	d505      	bpl.n	8007ff2 <_fwalk_sglue+0x22>
 8007fe6:	6824      	ldr	r4, [r4, #0]
 8007fe8:	2c00      	cmp	r4, #0
 8007fea:	d1f7      	bne.n	8007fdc <_fwalk_sglue+0xc>
 8007fec:	4630      	mov	r0, r6
 8007fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff2:	89ab      	ldrh	r3, [r5, #12]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d907      	bls.n	8008008 <_fwalk_sglue+0x38>
 8007ff8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ffc:	3301      	adds	r3, #1
 8007ffe:	d003      	beq.n	8008008 <_fwalk_sglue+0x38>
 8008000:	4629      	mov	r1, r5
 8008002:	4638      	mov	r0, r7
 8008004:	47c0      	blx	r8
 8008006:	4306      	orrs	r6, r0
 8008008:	3568      	adds	r5, #104	@ 0x68
 800800a:	e7e9      	b.n	8007fe0 <_fwalk_sglue+0x10>

0800800c <iprintf>:
 800800c:	b40f      	push	{r0, r1, r2, r3}
 800800e:	b507      	push	{r0, r1, r2, lr}
 8008010:	4906      	ldr	r1, [pc, #24]	@ (800802c <iprintf+0x20>)
 8008012:	ab04      	add	r3, sp, #16
 8008014:	6808      	ldr	r0, [r1, #0]
 8008016:	f853 2b04 	ldr.w	r2, [r3], #4
 800801a:	6881      	ldr	r1, [r0, #8]
 800801c:	9301      	str	r3, [sp, #4]
 800801e:	f000 fa55 	bl	80084cc <_vfiprintf_r>
 8008022:	b003      	add	sp, #12
 8008024:	f85d eb04 	ldr.w	lr, [sp], #4
 8008028:	b004      	add	sp, #16
 800802a:	4770      	bx	lr
 800802c:	20000078 	.word	0x20000078

08008030 <__sread>:
 8008030:	b510      	push	{r4, lr}
 8008032:	460c      	mov	r4, r1
 8008034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008038:	f000 f8c6 	bl	80081c8 <_read_r>
 800803c:	2800      	cmp	r0, #0
 800803e:	bfab      	itete	ge
 8008040:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008042:	89a3      	ldrhlt	r3, [r4, #12]
 8008044:	181b      	addge	r3, r3, r0
 8008046:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800804a:	bfac      	ite	ge
 800804c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800804e:	81a3      	strhlt	r3, [r4, #12]
 8008050:	bd10      	pop	{r4, pc}

08008052 <__swrite>:
 8008052:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008056:	461f      	mov	r7, r3
 8008058:	898b      	ldrh	r3, [r1, #12]
 800805a:	05db      	lsls	r3, r3, #23
 800805c:	4605      	mov	r5, r0
 800805e:	460c      	mov	r4, r1
 8008060:	4616      	mov	r6, r2
 8008062:	d505      	bpl.n	8008070 <__swrite+0x1e>
 8008064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008068:	2302      	movs	r3, #2
 800806a:	2200      	movs	r2, #0
 800806c:	f000 f89a 	bl	80081a4 <_lseek_r>
 8008070:	89a3      	ldrh	r3, [r4, #12]
 8008072:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008076:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	4632      	mov	r2, r6
 800807e:	463b      	mov	r3, r7
 8008080:	4628      	mov	r0, r5
 8008082:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008086:	f000 b8b1 	b.w	80081ec <_write_r>

0800808a <__sseek>:
 800808a:	b510      	push	{r4, lr}
 800808c:	460c      	mov	r4, r1
 800808e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008092:	f000 f887 	bl	80081a4 <_lseek_r>
 8008096:	1c43      	adds	r3, r0, #1
 8008098:	89a3      	ldrh	r3, [r4, #12]
 800809a:	bf15      	itete	ne
 800809c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800809e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80080a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80080a6:	81a3      	strheq	r3, [r4, #12]
 80080a8:	bf18      	it	ne
 80080aa:	81a3      	strhne	r3, [r4, #12]
 80080ac:	bd10      	pop	{r4, pc}

080080ae <__sclose>:
 80080ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b2:	f000 b809 	b.w	80080c8 <_close_r>

080080b6 <memset>:
 80080b6:	4402      	add	r2, r0
 80080b8:	4603      	mov	r3, r0
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d100      	bne.n	80080c0 <memset+0xa>
 80080be:	4770      	bx	lr
 80080c0:	f803 1b01 	strb.w	r1, [r3], #1
 80080c4:	e7f9      	b.n	80080ba <memset+0x4>
	...

080080c8 <_close_r>:
 80080c8:	b538      	push	{r3, r4, r5, lr}
 80080ca:	4d06      	ldr	r5, [pc, #24]	@ (80080e4 <_close_r+0x1c>)
 80080cc:	2300      	movs	r3, #0
 80080ce:	4604      	mov	r4, r0
 80080d0:	4608      	mov	r0, r1
 80080d2:	602b      	str	r3, [r5, #0]
 80080d4:	f7fa f851 	bl	800217a <_close>
 80080d8:	1c43      	adds	r3, r0, #1
 80080da:	d102      	bne.n	80080e2 <_close_r+0x1a>
 80080dc:	682b      	ldr	r3, [r5, #0]
 80080de:	b103      	cbz	r3, 80080e2 <_close_r+0x1a>
 80080e0:	6023      	str	r3, [r4, #0]
 80080e2:	bd38      	pop	{r3, r4, r5, pc}
 80080e4:	20008550 	.word	0x20008550

080080e8 <_reclaim_reent>:
 80080e8:	4b2d      	ldr	r3, [pc, #180]	@ (80081a0 <_reclaim_reent+0xb8>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	4283      	cmp	r3, r0
 80080ee:	b570      	push	{r4, r5, r6, lr}
 80080f0:	4604      	mov	r4, r0
 80080f2:	d053      	beq.n	800819c <_reclaim_reent+0xb4>
 80080f4:	69c3      	ldr	r3, [r0, #28]
 80080f6:	b31b      	cbz	r3, 8008140 <_reclaim_reent+0x58>
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	b163      	cbz	r3, 8008116 <_reclaim_reent+0x2e>
 80080fc:	2500      	movs	r5, #0
 80080fe:	69e3      	ldr	r3, [r4, #28]
 8008100:	68db      	ldr	r3, [r3, #12]
 8008102:	5959      	ldr	r1, [r3, r5]
 8008104:	b9b1      	cbnz	r1, 8008134 <_reclaim_reent+0x4c>
 8008106:	3504      	adds	r5, #4
 8008108:	2d80      	cmp	r5, #128	@ 0x80
 800810a:	d1f8      	bne.n	80080fe <_reclaim_reent+0x16>
 800810c:	69e3      	ldr	r3, [r4, #28]
 800810e:	4620      	mov	r0, r4
 8008110:	68d9      	ldr	r1, [r3, #12]
 8008112:	f000 f8b9 	bl	8008288 <_free_r>
 8008116:	69e3      	ldr	r3, [r4, #28]
 8008118:	6819      	ldr	r1, [r3, #0]
 800811a:	b111      	cbz	r1, 8008122 <_reclaim_reent+0x3a>
 800811c:	4620      	mov	r0, r4
 800811e:	f000 f8b3 	bl	8008288 <_free_r>
 8008122:	69e3      	ldr	r3, [r4, #28]
 8008124:	689d      	ldr	r5, [r3, #8]
 8008126:	b15d      	cbz	r5, 8008140 <_reclaim_reent+0x58>
 8008128:	4629      	mov	r1, r5
 800812a:	4620      	mov	r0, r4
 800812c:	682d      	ldr	r5, [r5, #0]
 800812e:	f000 f8ab 	bl	8008288 <_free_r>
 8008132:	e7f8      	b.n	8008126 <_reclaim_reent+0x3e>
 8008134:	680e      	ldr	r6, [r1, #0]
 8008136:	4620      	mov	r0, r4
 8008138:	f000 f8a6 	bl	8008288 <_free_r>
 800813c:	4631      	mov	r1, r6
 800813e:	e7e1      	b.n	8008104 <_reclaim_reent+0x1c>
 8008140:	6961      	ldr	r1, [r4, #20]
 8008142:	b111      	cbz	r1, 800814a <_reclaim_reent+0x62>
 8008144:	4620      	mov	r0, r4
 8008146:	f000 f89f 	bl	8008288 <_free_r>
 800814a:	69e1      	ldr	r1, [r4, #28]
 800814c:	b111      	cbz	r1, 8008154 <_reclaim_reent+0x6c>
 800814e:	4620      	mov	r0, r4
 8008150:	f000 f89a 	bl	8008288 <_free_r>
 8008154:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008156:	b111      	cbz	r1, 800815e <_reclaim_reent+0x76>
 8008158:	4620      	mov	r0, r4
 800815a:	f000 f895 	bl	8008288 <_free_r>
 800815e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008160:	b111      	cbz	r1, 8008168 <_reclaim_reent+0x80>
 8008162:	4620      	mov	r0, r4
 8008164:	f000 f890 	bl	8008288 <_free_r>
 8008168:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800816a:	b111      	cbz	r1, 8008172 <_reclaim_reent+0x8a>
 800816c:	4620      	mov	r0, r4
 800816e:	f000 f88b 	bl	8008288 <_free_r>
 8008172:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008174:	b111      	cbz	r1, 800817c <_reclaim_reent+0x94>
 8008176:	4620      	mov	r0, r4
 8008178:	f000 f886 	bl	8008288 <_free_r>
 800817c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800817e:	b111      	cbz	r1, 8008186 <_reclaim_reent+0x9e>
 8008180:	4620      	mov	r0, r4
 8008182:	f000 f881 	bl	8008288 <_free_r>
 8008186:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008188:	b111      	cbz	r1, 8008190 <_reclaim_reent+0xa8>
 800818a:	4620      	mov	r0, r4
 800818c:	f000 f87c 	bl	8008288 <_free_r>
 8008190:	6a23      	ldr	r3, [r4, #32]
 8008192:	b11b      	cbz	r3, 800819c <_reclaim_reent+0xb4>
 8008194:	4620      	mov	r0, r4
 8008196:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800819a:	4718      	bx	r3
 800819c:	bd70      	pop	{r4, r5, r6, pc}
 800819e:	bf00      	nop
 80081a0:	20000078 	.word	0x20000078

080081a4 <_lseek_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4d07      	ldr	r5, [pc, #28]	@ (80081c4 <_lseek_r+0x20>)
 80081a8:	4604      	mov	r4, r0
 80081aa:	4608      	mov	r0, r1
 80081ac:	4611      	mov	r1, r2
 80081ae:	2200      	movs	r2, #0
 80081b0:	602a      	str	r2, [r5, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f7fa f808 	bl	80021c8 <_lseek>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_lseek_r+0x1e>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_lseek_r+0x1e>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	20008550 	.word	0x20008550

080081c8 <_read_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	4d07      	ldr	r5, [pc, #28]	@ (80081e8 <_read_r+0x20>)
 80081cc:	4604      	mov	r4, r0
 80081ce:	4608      	mov	r0, r1
 80081d0:	4611      	mov	r1, r2
 80081d2:	2200      	movs	r2, #0
 80081d4:	602a      	str	r2, [r5, #0]
 80081d6:	461a      	mov	r2, r3
 80081d8:	f7f9 ffb2 	bl	8002140 <_read>
 80081dc:	1c43      	adds	r3, r0, #1
 80081de:	d102      	bne.n	80081e6 <_read_r+0x1e>
 80081e0:	682b      	ldr	r3, [r5, #0]
 80081e2:	b103      	cbz	r3, 80081e6 <_read_r+0x1e>
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	bd38      	pop	{r3, r4, r5, pc}
 80081e8:	20008550 	.word	0x20008550

080081ec <_write_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	4d07      	ldr	r5, [pc, #28]	@ (800820c <_write_r+0x20>)
 80081f0:	4604      	mov	r4, r0
 80081f2:	4608      	mov	r0, r1
 80081f4:	4611      	mov	r1, r2
 80081f6:	2200      	movs	r2, #0
 80081f8:	602a      	str	r2, [r5, #0]
 80081fa:	461a      	mov	r2, r3
 80081fc:	f7f9 f9c9 	bl	8001592 <_write>
 8008200:	1c43      	adds	r3, r0, #1
 8008202:	d102      	bne.n	800820a <_write_r+0x1e>
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	b103      	cbz	r3, 800820a <_write_r+0x1e>
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	20008550 	.word	0x20008550

08008210 <__errno>:
 8008210:	4b01      	ldr	r3, [pc, #4]	@ (8008218 <__errno+0x8>)
 8008212:	6818      	ldr	r0, [r3, #0]
 8008214:	4770      	bx	lr
 8008216:	bf00      	nop
 8008218:	20000078 	.word	0x20000078

0800821c <__libc_init_array>:
 800821c:	b570      	push	{r4, r5, r6, lr}
 800821e:	4d0d      	ldr	r5, [pc, #52]	@ (8008254 <__libc_init_array+0x38>)
 8008220:	4c0d      	ldr	r4, [pc, #52]	@ (8008258 <__libc_init_array+0x3c>)
 8008222:	1b64      	subs	r4, r4, r5
 8008224:	10a4      	asrs	r4, r4, #2
 8008226:	2600      	movs	r6, #0
 8008228:	42a6      	cmp	r6, r4
 800822a:	d109      	bne.n	8008240 <__libc_init_array+0x24>
 800822c:	4d0b      	ldr	r5, [pc, #44]	@ (800825c <__libc_init_array+0x40>)
 800822e:	4c0c      	ldr	r4, [pc, #48]	@ (8008260 <__libc_init_array+0x44>)
 8008230:	f001 fb38 	bl	80098a4 <_init>
 8008234:	1b64      	subs	r4, r4, r5
 8008236:	10a4      	asrs	r4, r4, #2
 8008238:	2600      	movs	r6, #0
 800823a:	42a6      	cmp	r6, r4
 800823c:	d105      	bne.n	800824a <__libc_init_array+0x2e>
 800823e:	bd70      	pop	{r4, r5, r6, pc}
 8008240:	f855 3b04 	ldr.w	r3, [r5], #4
 8008244:	4798      	blx	r3
 8008246:	3601      	adds	r6, #1
 8008248:	e7ee      	b.n	8008228 <__libc_init_array+0xc>
 800824a:	f855 3b04 	ldr.w	r3, [r5], #4
 800824e:	4798      	blx	r3
 8008250:	3601      	adds	r6, #1
 8008252:	e7f2      	b.n	800823a <__libc_init_array+0x1e>
 8008254:	08009d98 	.word	0x08009d98
 8008258:	08009d98 	.word	0x08009d98
 800825c:	08009d98 	.word	0x08009d98
 8008260:	08009d9c 	.word	0x08009d9c

08008264 <__retarget_lock_init_recursive>:
 8008264:	4770      	bx	lr

08008266 <__retarget_lock_acquire_recursive>:
 8008266:	4770      	bx	lr

08008268 <__retarget_lock_release_recursive>:
 8008268:	4770      	bx	lr

0800826a <memcpy>:
 800826a:	440a      	add	r2, r1
 800826c:	4291      	cmp	r1, r2
 800826e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008272:	d100      	bne.n	8008276 <memcpy+0xc>
 8008274:	4770      	bx	lr
 8008276:	b510      	push	{r4, lr}
 8008278:	f811 4b01 	ldrb.w	r4, [r1], #1
 800827c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008280:	4291      	cmp	r1, r2
 8008282:	d1f9      	bne.n	8008278 <memcpy+0xe>
 8008284:	bd10      	pop	{r4, pc}
	...

08008288 <_free_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4605      	mov	r5, r0
 800828c:	2900      	cmp	r1, #0
 800828e:	d041      	beq.n	8008314 <_free_r+0x8c>
 8008290:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008294:	1f0c      	subs	r4, r1, #4
 8008296:	2b00      	cmp	r3, #0
 8008298:	bfb8      	it	lt
 800829a:	18e4      	addlt	r4, r4, r3
 800829c:	f000 f8e0 	bl	8008460 <__malloc_lock>
 80082a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008318 <_free_r+0x90>)
 80082a2:	6813      	ldr	r3, [r2, #0]
 80082a4:	b933      	cbnz	r3, 80082b4 <_free_r+0x2c>
 80082a6:	6063      	str	r3, [r4, #4]
 80082a8:	6014      	str	r4, [r2, #0]
 80082aa:	4628      	mov	r0, r5
 80082ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082b0:	f000 b8dc 	b.w	800846c <__malloc_unlock>
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	d908      	bls.n	80082ca <_free_r+0x42>
 80082b8:	6820      	ldr	r0, [r4, #0]
 80082ba:	1821      	adds	r1, r4, r0
 80082bc:	428b      	cmp	r3, r1
 80082be:	bf01      	itttt	eq
 80082c0:	6819      	ldreq	r1, [r3, #0]
 80082c2:	685b      	ldreq	r3, [r3, #4]
 80082c4:	1809      	addeq	r1, r1, r0
 80082c6:	6021      	streq	r1, [r4, #0]
 80082c8:	e7ed      	b.n	80082a6 <_free_r+0x1e>
 80082ca:	461a      	mov	r2, r3
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	b10b      	cbz	r3, 80082d4 <_free_r+0x4c>
 80082d0:	42a3      	cmp	r3, r4
 80082d2:	d9fa      	bls.n	80082ca <_free_r+0x42>
 80082d4:	6811      	ldr	r1, [r2, #0]
 80082d6:	1850      	adds	r0, r2, r1
 80082d8:	42a0      	cmp	r0, r4
 80082da:	d10b      	bne.n	80082f4 <_free_r+0x6c>
 80082dc:	6820      	ldr	r0, [r4, #0]
 80082de:	4401      	add	r1, r0
 80082e0:	1850      	adds	r0, r2, r1
 80082e2:	4283      	cmp	r3, r0
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	d1e0      	bne.n	80082aa <_free_r+0x22>
 80082e8:	6818      	ldr	r0, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	6053      	str	r3, [r2, #4]
 80082ee:	4408      	add	r0, r1
 80082f0:	6010      	str	r0, [r2, #0]
 80082f2:	e7da      	b.n	80082aa <_free_r+0x22>
 80082f4:	d902      	bls.n	80082fc <_free_r+0x74>
 80082f6:	230c      	movs	r3, #12
 80082f8:	602b      	str	r3, [r5, #0]
 80082fa:	e7d6      	b.n	80082aa <_free_r+0x22>
 80082fc:	6820      	ldr	r0, [r4, #0]
 80082fe:	1821      	adds	r1, r4, r0
 8008300:	428b      	cmp	r3, r1
 8008302:	bf04      	itt	eq
 8008304:	6819      	ldreq	r1, [r3, #0]
 8008306:	685b      	ldreq	r3, [r3, #4]
 8008308:	6063      	str	r3, [r4, #4]
 800830a:	bf04      	itt	eq
 800830c:	1809      	addeq	r1, r1, r0
 800830e:	6021      	streq	r1, [r4, #0]
 8008310:	6054      	str	r4, [r2, #4]
 8008312:	e7ca      	b.n	80082aa <_free_r+0x22>
 8008314:	bd38      	pop	{r3, r4, r5, pc}
 8008316:	bf00      	nop
 8008318:	2000855c 	.word	0x2000855c

0800831c <sbrk_aligned>:
 800831c:	b570      	push	{r4, r5, r6, lr}
 800831e:	4e0f      	ldr	r6, [pc, #60]	@ (800835c <sbrk_aligned+0x40>)
 8008320:	460c      	mov	r4, r1
 8008322:	6831      	ldr	r1, [r6, #0]
 8008324:	4605      	mov	r5, r0
 8008326:	b911      	cbnz	r1, 800832e <sbrk_aligned+0x12>
 8008328:	f000 fcb4 	bl	8008c94 <_sbrk_r>
 800832c:	6030      	str	r0, [r6, #0]
 800832e:	4621      	mov	r1, r4
 8008330:	4628      	mov	r0, r5
 8008332:	f000 fcaf 	bl	8008c94 <_sbrk_r>
 8008336:	1c43      	adds	r3, r0, #1
 8008338:	d103      	bne.n	8008342 <sbrk_aligned+0x26>
 800833a:	f04f 34ff 	mov.w	r4, #4294967295
 800833e:	4620      	mov	r0, r4
 8008340:	bd70      	pop	{r4, r5, r6, pc}
 8008342:	1cc4      	adds	r4, r0, #3
 8008344:	f024 0403 	bic.w	r4, r4, #3
 8008348:	42a0      	cmp	r0, r4
 800834a:	d0f8      	beq.n	800833e <sbrk_aligned+0x22>
 800834c:	1a21      	subs	r1, r4, r0
 800834e:	4628      	mov	r0, r5
 8008350:	f000 fca0 	bl	8008c94 <_sbrk_r>
 8008354:	3001      	adds	r0, #1
 8008356:	d1f2      	bne.n	800833e <sbrk_aligned+0x22>
 8008358:	e7ef      	b.n	800833a <sbrk_aligned+0x1e>
 800835a:	bf00      	nop
 800835c:	20008558 	.word	0x20008558

08008360 <_malloc_r>:
 8008360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008364:	1ccd      	adds	r5, r1, #3
 8008366:	f025 0503 	bic.w	r5, r5, #3
 800836a:	3508      	adds	r5, #8
 800836c:	2d0c      	cmp	r5, #12
 800836e:	bf38      	it	cc
 8008370:	250c      	movcc	r5, #12
 8008372:	2d00      	cmp	r5, #0
 8008374:	4606      	mov	r6, r0
 8008376:	db01      	blt.n	800837c <_malloc_r+0x1c>
 8008378:	42a9      	cmp	r1, r5
 800837a:	d904      	bls.n	8008386 <_malloc_r+0x26>
 800837c:	230c      	movs	r3, #12
 800837e:	6033      	str	r3, [r6, #0]
 8008380:	2000      	movs	r0, #0
 8008382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008386:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800845c <_malloc_r+0xfc>
 800838a:	f000 f869 	bl	8008460 <__malloc_lock>
 800838e:	f8d8 3000 	ldr.w	r3, [r8]
 8008392:	461c      	mov	r4, r3
 8008394:	bb44      	cbnz	r4, 80083e8 <_malloc_r+0x88>
 8008396:	4629      	mov	r1, r5
 8008398:	4630      	mov	r0, r6
 800839a:	f7ff ffbf 	bl	800831c <sbrk_aligned>
 800839e:	1c43      	adds	r3, r0, #1
 80083a0:	4604      	mov	r4, r0
 80083a2:	d158      	bne.n	8008456 <_malloc_r+0xf6>
 80083a4:	f8d8 4000 	ldr.w	r4, [r8]
 80083a8:	4627      	mov	r7, r4
 80083aa:	2f00      	cmp	r7, #0
 80083ac:	d143      	bne.n	8008436 <_malloc_r+0xd6>
 80083ae:	2c00      	cmp	r4, #0
 80083b0:	d04b      	beq.n	800844a <_malloc_r+0xea>
 80083b2:	6823      	ldr	r3, [r4, #0]
 80083b4:	4639      	mov	r1, r7
 80083b6:	4630      	mov	r0, r6
 80083b8:	eb04 0903 	add.w	r9, r4, r3
 80083bc:	f000 fc6a 	bl	8008c94 <_sbrk_r>
 80083c0:	4581      	cmp	r9, r0
 80083c2:	d142      	bne.n	800844a <_malloc_r+0xea>
 80083c4:	6821      	ldr	r1, [r4, #0]
 80083c6:	1a6d      	subs	r5, r5, r1
 80083c8:	4629      	mov	r1, r5
 80083ca:	4630      	mov	r0, r6
 80083cc:	f7ff ffa6 	bl	800831c <sbrk_aligned>
 80083d0:	3001      	adds	r0, #1
 80083d2:	d03a      	beq.n	800844a <_malloc_r+0xea>
 80083d4:	6823      	ldr	r3, [r4, #0]
 80083d6:	442b      	add	r3, r5
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	f8d8 3000 	ldr.w	r3, [r8]
 80083de:	685a      	ldr	r2, [r3, #4]
 80083e0:	bb62      	cbnz	r2, 800843c <_malloc_r+0xdc>
 80083e2:	f8c8 7000 	str.w	r7, [r8]
 80083e6:	e00f      	b.n	8008408 <_malloc_r+0xa8>
 80083e8:	6822      	ldr	r2, [r4, #0]
 80083ea:	1b52      	subs	r2, r2, r5
 80083ec:	d420      	bmi.n	8008430 <_malloc_r+0xd0>
 80083ee:	2a0b      	cmp	r2, #11
 80083f0:	d917      	bls.n	8008422 <_malloc_r+0xc2>
 80083f2:	1961      	adds	r1, r4, r5
 80083f4:	42a3      	cmp	r3, r4
 80083f6:	6025      	str	r5, [r4, #0]
 80083f8:	bf18      	it	ne
 80083fa:	6059      	strne	r1, [r3, #4]
 80083fc:	6863      	ldr	r3, [r4, #4]
 80083fe:	bf08      	it	eq
 8008400:	f8c8 1000 	streq.w	r1, [r8]
 8008404:	5162      	str	r2, [r4, r5]
 8008406:	604b      	str	r3, [r1, #4]
 8008408:	4630      	mov	r0, r6
 800840a:	f000 f82f 	bl	800846c <__malloc_unlock>
 800840e:	f104 000b 	add.w	r0, r4, #11
 8008412:	1d23      	adds	r3, r4, #4
 8008414:	f020 0007 	bic.w	r0, r0, #7
 8008418:	1ac2      	subs	r2, r0, r3
 800841a:	bf1c      	itt	ne
 800841c:	1a1b      	subne	r3, r3, r0
 800841e:	50a3      	strne	r3, [r4, r2]
 8008420:	e7af      	b.n	8008382 <_malloc_r+0x22>
 8008422:	6862      	ldr	r2, [r4, #4]
 8008424:	42a3      	cmp	r3, r4
 8008426:	bf0c      	ite	eq
 8008428:	f8c8 2000 	streq.w	r2, [r8]
 800842c:	605a      	strne	r2, [r3, #4]
 800842e:	e7eb      	b.n	8008408 <_malloc_r+0xa8>
 8008430:	4623      	mov	r3, r4
 8008432:	6864      	ldr	r4, [r4, #4]
 8008434:	e7ae      	b.n	8008394 <_malloc_r+0x34>
 8008436:	463c      	mov	r4, r7
 8008438:	687f      	ldr	r7, [r7, #4]
 800843a:	e7b6      	b.n	80083aa <_malloc_r+0x4a>
 800843c:	461a      	mov	r2, r3
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	42a3      	cmp	r3, r4
 8008442:	d1fb      	bne.n	800843c <_malloc_r+0xdc>
 8008444:	2300      	movs	r3, #0
 8008446:	6053      	str	r3, [r2, #4]
 8008448:	e7de      	b.n	8008408 <_malloc_r+0xa8>
 800844a:	230c      	movs	r3, #12
 800844c:	6033      	str	r3, [r6, #0]
 800844e:	4630      	mov	r0, r6
 8008450:	f000 f80c 	bl	800846c <__malloc_unlock>
 8008454:	e794      	b.n	8008380 <_malloc_r+0x20>
 8008456:	6005      	str	r5, [r0, #0]
 8008458:	e7d6      	b.n	8008408 <_malloc_r+0xa8>
 800845a:	bf00      	nop
 800845c:	2000855c 	.word	0x2000855c

08008460 <__malloc_lock>:
 8008460:	4801      	ldr	r0, [pc, #4]	@ (8008468 <__malloc_lock+0x8>)
 8008462:	f7ff bf00 	b.w	8008266 <__retarget_lock_acquire_recursive>
 8008466:	bf00      	nop
 8008468:	20008554 	.word	0x20008554

0800846c <__malloc_unlock>:
 800846c:	4801      	ldr	r0, [pc, #4]	@ (8008474 <__malloc_unlock+0x8>)
 800846e:	f7ff befb 	b.w	8008268 <__retarget_lock_release_recursive>
 8008472:	bf00      	nop
 8008474:	20008554 	.word	0x20008554

08008478 <__sfputc_r>:
 8008478:	6893      	ldr	r3, [r2, #8]
 800847a:	3b01      	subs	r3, #1
 800847c:	2b00      	cmp	r3, #0
 800847e:	b410      	push	{r4}
 8008480:	6093      	str	r3, [r2, #8]
 8008482:	da08      	bge.n	8008496 <__sfputc_r+0x1e>
 8008484:	6994      	ldr	r4, [r2, #24]
 8008486:	42a3      	cmp	r3, r4
 8008488:	db01      	blt.n	800848e <__sfputc_r+0x16>
 800848a:	290a      	cmp	r1, #10
 800848c:	d103      	bne.n	8008496 <__sfputc_r+0x1e>
 800848e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008492:	f000 bb6b 	b.w	8008b6c <__swbuf_r>
 8008496:	6813      	ldr	r3, [r2, #0]
 8008498:	1c58      	adds	r0, r3, #1
 800849a:	6010      	str	r0, [r2, #0]
 800849c:	7019      	strb	r1, [r3, #0]
 800849e:	4608      	mov	r0, r1
 80084a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084a4:	4770      	bx	lr

080084a6 <__sfputs_r>:
 80084a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a8:	4606      	mov	r6, r0
 80084aa:	460f      	mov	r7, r1
 80084ac:	4614      	mov	r4, r2
 80084ae:	18d5      	adds	r5, r2, r3
 80084b0:	42ac      	cmp	r4, r5
 80084b2:	d101      	bne.n	80084b8 <__sfputs_r+0x12>
 80084b4:	2000      	movs	r0, #0
 80084b6:	e007      	b.n	80084c8 <__sfputs_r+0x22>
 80084b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084bc:	463a      	mov	r2, r7
 80084be:	4630      	mov	r0, r6
 80084c0:	f7ff ffda 	bl	8008478 <__sfputc_r>
 80084c4:	1c43      	adds	r3, r0, #1
 80084c6:	d1f3      	bne.n	80084b0 <__sfputs_r+0xa>
 80084c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084cc <_vfiprintf_r>:
 80084cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d0:	460d      	mov	r5, r1
 80084d2:	b09d      	sub	sp, #116	@ 0x74
 80084d4:	4614      	mov	r4, r2
 80084d6:	4698      	mov	r8, r3
 80084d8:	4606      	mov	r6, r0
 80084da:	b118      	cbz	r0, 80084e4 <_vfiprintf_r+0x18>
 80084dc:	6a03      	ldr	r3, [r0, #32]
 80084de:	b90b      	cbnz	r3, 80084e4 <_vfiprintf_r+0x18>
 80084e0:	f7ff fd5e 	bl	8007fa0 <__sinit>
 80084e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80084e6:	07d9      	lsls	r1, r3, #31
 80084e8:	d405      	bmi.n	80084f6 <_vfiprintf_r+0x2a>
 80084ea:	89ab      	ldrh	r3, [r5, #12]
 80084ec:	059a      	lsls	r2, r3, #22
 80084ee:	d402      	bmi.n	80084f6 <_vfiprintf_r+0x2a>
 80084f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084f2:	f7ff feb8 	bl	8008266 <__retarget_lock_acquire_recursive>
 80084f6:	89ab      	ldrh	r3, [r5, #12]
 80084f8:	071b      	lsls	r3, r3, #28
 80084fa:	d501      	bpl.n	8008500 <_vfiprintf_r+0x34>
 80084fc:	692b      	ldr	r3, [r5, #16]
 80084fe:	b99b      	cbnz	r3, 8008528 <_vfiprintf_r+0x5c>
 8008500:	4629      	mov	r1, r5
 8008502:	4630      	mov	r0, r6
 8008504:	f000 fb70 	bl	8008be8 <__swsetup_r>
 8008508:	b170      	cbz	r0, 8008528 <_vfiprintf_r+0x5c>
 800850a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800850c:	07dc      	lsls	r4, r3, #31
 800850e:	d504      	bpl.n	800851a <_vfiprintf_r+0x4e>
 8008510:	f04f 30ff 	mov.w	r0, #4294967295
 8008514:	b01d      	add	sp, #116	@ 0x74
 8008516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851a:	89ab      	ldrh	r3, [r5, #12]
 800851c:	0598      	lsls	r0, r3, #22
 800851e:	d4f7      	bmi.n	8008510 <_vfiprintf_r+0x44>
 8008520:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008522:	f7ff fea1 	bl	8008268 <__retarget_lock_release_recursive>
 8008526:	e7f3      	b.n	8008510 <_vfiprintf_r+0x44>
 8008528:	2300      	movs	r3, #0
 800852a:	9309      	str	r3, [sp, #36]	@ 0x24
 800852c:	2320      	movs	r3, #32
 800852e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008532:	f8cd 800c 	str.w	r8, [sp, #12]
 8008536:	2330      	movs	r3, #48	@ 0x30
 8008538:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80086e8 <_vfiprintf_r+0x21c>
 800853c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008540:	f04f 0901 	mov.w	r9, #1
 8008544:	4623      	mov	r3, r4
 8008546:	469a      	mov	sl, r3
 8008548:	f813 2b01 	ldrb.w	r2, [r3], #1
 800854c:	b10a      	cbz	r2, 8008552 <_vfiprintf_r+0x86>
 800854e:	2a25      	cmp	r2, #37	@ 0x25
 8008550:	d1f9      	bne.n	8008546 <_vfiprintf_r+0x7a>
 8008552:	ebba 0b04 	subs.w	fp, sl, r4
 8008556:	d00b      	beq.n	8008570 <_vfiprintf_r+0xa4>
 8008558:	465b      	mov	r3, fp
 800855a:	4622      	mov	r2, r4
 800855c:	4629      	mov	r1, r5
 800855e:	4630      	mov	r0, r6
 8008560:	f7ff ffa1 	bl	80084a6 <__sfputs_r>
 8008564:	3001      	adds	r0, #1
 8008566:	f000 80a7 	beq.w	80086b8 <_vfiprintf_r+0x1ec>
 800856a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800856c:	445a      	add	r2, fp
 800856e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008570:	f89a 3000 	ldrb.w	r3, [sl]
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 809f 	beq.w	80086b8 <_vfiprintf_r+0x1ec>
 800857a:	2300      	movs	r3, #0
 800857c:	f04f 32ff 	mov.w	r2, #4294967295
 8008580:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008584:	f10a 0a01 	add.w	sl, sl, #1
 8008588:	9304      	str	r3, [sp, #16]
 800858a:	9307      	str	r3, [sp, #28]
 800858c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008590:	931a      	str	r3, [sp, #104]	@ 0x68
 8008592:	4654      	mov	r4, sl
 8008594:	2205      	movs	r2, #5
 8008596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800859a:	4853      	ldr	r0, [pc, #332]	@ (80086e8 <_vfiprintf_r+0x21c>)
 800859c:	f7f7 fe20 	bl	80001e0 <memchr>
 80085a0:	9a04      	ldr	r2, [sp, #16]
 80085a2:	b9d8      	cbnz	r0, 80085dc <_vfiprintf_r+0x110>
 80085a4:	06d1      	lsls	r1, r2, #27
 80085a6:	bf44      	itt	mi
 80085a8:	2320      	movmi	r3, #32
 80085aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085ae:	0713      	lsls	r3, r2, #28
 80085b0:	bf44      	itt	mi
 80085b2:	232b      	movmi	r3, #43	@ 0x2b
 80085b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80085b8:	f89a 3000 	ldrb.w	r3, [sl]
 80085bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80085be:	d015      	beq.n	80085ec <_vfiprintf_r+0x120>
 80085c0:	9a07      	ldr	r2, [sp, #28]
 80085c2:	4654      	mov	r4, sl
 80085c4:	2000      	movs	r0, #0
 80085c6:	f04f 0c0a 	mov.w	ip, #10
 80085ca:	4621      	mov	r1, r4
 80085cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085d0:	3b30      	subs	r3, #48	@ 0x30
 80085d2:	2b09      	cmp	r3, #9
 80085d4:	d94b      	bls.n	800866e <_vfiprintf_r+0x1a2>
 80085d6:	b1b0      	cbz	r0, 8008606 <_vfiprintf_r+0x13a>
 80085d8:	9207      	str	r2, [sp, #28]
 80085da:	e014      	b.n	8008606 <_vfiprintf_r+0x13a>
 80085dc:	eba0 0308 	sub.w	r3, r0, r8
 80085e0:	fa09 f303 	lsl.w	r3, r9, r3
 80085e4:	4313      	orrs	r3, r2
 80085e6:	9304      	str	r3, [sp, #16]
 80085e8:	46a2      	mov	sl, r4
 80085ea:	e7d2      	b.n	8008592 <_vfiprintf_r+0xc6>
 80085ec:	9b03      	ldr	r3, [sp, #12]
 80085ee:	1d19      	adds	r1, r3, #4
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	9103      	str	r1, [sp, #12]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	bfbb      	ittet	lt
 80085f8:	425b      	neglt	r3, r3
 80085fa:	f042 0202 	orrlt.w	r2, r2, #2
 80085fe:	9307      	strge	r3, [sp, #28]
 8008600:	9307      	strlt	r3, [sp, #28]
 8008602:	bfb8      	it	lt
 8008604:	9204      	strlt	r2, [sp, #16]
 8008606:	7823      	ldrb	r3, [r4, #0]
 8008608:	2b2e      	cmp	r3, #46	@ 0x2e
 800860a:	d10a      	bne.n	8008622 <_vfiprintf_r+0x156>
 800860c:	7863      	ldrb	r3, [r4, #1]
 800860e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008610:	d132      	bne.n	8008678 <_vfiprintf_r+0x1ac>
 8008612:	9b03      	ldr	r3, [sp, #12]
 8008614:	1d1a      	adds	r2, r3, #4
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	9203      	str	r2, [sp, #12]
 800861a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800861e:	3402      	adds	r4, #2
 8008620:	9305      	str	r3, [sp, #20]
 8008622:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80086f8 <_vfiprintf_r+0x22c>
 8008626:	7821      	ldrb	r1, [r4, #0]
 8008628:	2203      	movs	r2, #3
 800862a:	4650      	mov	r0, sl
 800862c:	f7f7 fdd8 	bl	80001e0 <memchr>
 8008630:	b138      	cbz	r0, 8008642 <_vfiprintf_r+0x176>
 8008632:	9b04      	ldr	r3, [sp, #16]
 8008634:	eba0 000a 	sub.w	r0, r0, sl
 8008638:	2240      	movs	r2, #64	@ 0x40
 800863a:	4082      	lsls	r2, r0
 800863c:	4313      	orrs	r3, r2
 800863e:	3401      	adds	r4, #1
 8008640:	9304      	str	r3, [sp, #16]
 8008642:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008646:	4829      	ldr	r0, [pc, #164]	@ (80086ec <_vfiprintf_r+0x220>)
 8008648:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800864c:	2206      	movs	r2, #6
 800864e:	f7f7 fdc7 	bl	80001e0 <memchr>
 8008652:	2800      	cmp	r0, #0
 8008654:	d03f      	beq.n	80086d6 <_vfiprintf_r+0x20a>
 8008656:	4b26      	ldr	r3, [pc, #152]	@ (80086f0 <_vfiprintf_r+0x224>)
 8008658:	bb1b      	cbnz	r3, 80086a2 <_vfiprintf_r+0x1d6>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	3307      	adds	r3, #7
 800865e:	f023 0307 	bic.w	r3, r3, #7
 8008662:	3308      	adds	r3, #8
 8008664:	9303      	str	r3, [sp, #12]
 8008666:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008668:	443b      	add	r3, r7
 800866a:	9309      	str	r3, [sp, #36]	@ 0x24
 800866c:	e76a      	b.n	8008544 <_vfiprintf_r+0x78>
 800866e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008672:	460c      	mov	r4, r1
 8008674:	2001      	movs	r0, #1
 8008676:	e7a8      	b.n	80085ca <_vfiprintf_r+0xfe>
 8008678:	2300      	movs	r3, #0
 800867a:	3401      	adds	r4, #1
 800867c:	9305      	str	r3, [sp, #20]
 800867e:	4619      	mov	r1, r3
 8008680:	f04f 0c0a 	mov.w	ip, #10
 8008684:	4620      	mov	r0, r4
 8008686:	f810 2b01 	ldrb.w	r2, [r0], #1
 800868a:	3a30      	subs	r2, #48	@ 0x30
 800868c:	2a09      	cmp	r2, #9
 800868e:	d903      	bls.n	8008698 <_vfiprintf_r+0x1cc>
 8008690:	2b00      	cmp	r3, #0
 8008692:	d0c6      	beq.n	8008622 <_vfiprintf_r+0x156>
 8008694:	9105      	str	r1, [sp, #20]
 8008696:	e7c4      	b.n	8008622 <_vfiprintf_r+0x156>
 8008698:	fb0c 2101 	mla	r1, ip, r1, r2
 800869c:	4604      	mov	r4, r0
 800869e:	2301      	movs	r3, #1
 80086a0:	e7f0      	b.n	8008684 <_vfiprintf_r+0x1b8>
 80086a2:	ab03      	add	r3, sp, #12
 80086a4:	9300      	str	r3, [sp, #0]
 80086a6:	462a      	mov	r2, r5
 80086a8:	4b12      	ldr	r3, [pc, #72]	@ (80086f4 <_vfiprintf_r+0x228>)
 80086aa:	a904      	add	r1, sp, #16
 80086ac:	4630      	mov	r0, r6
 80086ae:	f3af 8000 	nop.w
 80086b2:	4607      	mov	r7, r0
 80086b4:	1c78      	adds	r0, r7, #1
 80086b6:	d1d6      	bne.n	8008666 <_vfiprintf_r+0x19a>
 80086b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086ba:	07d9      	lsls	r1, r3, #31
 80086bc:	d405      	bmi.n	80086ca <_vfiprintf_r+0x1fe>
 80086be:	89ab      	ldrh	r3, [r5, #12]
 80086c0:	059a      	lsls	r2, r3, #22
 80086c2:	d402      	bmi.n	80086ca <_vfiprintf_r+0x1fe>
 80086c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086c6:	f7ff fdcf 	bl	8008268 <__retarget_lock_release_recursive>
 80086ca:	89ab      	ldrh	r3, [r5, #12]
 80086cc:	065b      	lsls	r3, r3, #25
 80086ce:	f53f af1f 	bmi.w	8008510 <_vfiprintf_r+0x44>
 80086d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80086d4:	e71e      	b.n	8008514 <_vfiprintf_r+0x48>
 80086d6:	ab03      	add	r3, sp, #12
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	462a      	mov	r2, r5
 80086dc:	4b05      	ldr	r3, [pc, #20]	@ (80086f4 <_vfiprintf_r+0x228>)
 80086de:	a904      	add	r1, sp, #16
 80086e0:	4630      	mov	r0, r6
 80086e2:	f000 f879 	bl	80087d8 <_printf_i>
 80086e6:	e7e4      	b.n	80086b2 <_vfiprintf_r+0x1e6>
 80086e8:	0800998c 	.word	0x0800998c
 80086ec:	08009996 	.word	0x08009996
 80086f0:	00000000 	.word	0x00000000
 80086f4:	080084a7 	.word	0x080084a7
 80086f8:	08009992 	.word	0x08009992

080086fc <_printf_common>:
 80086fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008700:	4616      	mov	r6, r2
 8008702:	4698      	mov	r8, r3
 8008704:	688a      	ldr	r2, [r1, #8]
 8008706:	690b      	ldr	r3, [r1, #16]
 8008708:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800870c:	4293      	cmp	r3, r2
 800870e:	bfb8      	it	lt
 8008710:	4613      	movlt	r3, r2
 8008712:	6033      	str	r3, [r6, #0]
 8008714:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008718:	4607      	mov	r7, r0
 800871a:	460c      	mov	r4, r1
 800871c:	b10a      	cbz	r2, 8008722 <_printf_common+0x26>
 800871e:	3301      	adds	r3, #1
 8008720:	6033      	str	r3, [r6, #0]
 8008722:	6823      	ldr	r3, [r4, #0]
 8008724:	0699      	lsls	r1, r3, #26
 8008726:	bf42      	ittt	mi
 8008728:	6833      	ldrmi	r3, [r6, #0]
 800872a:	3302      	addmi	r3, #2
 800872c:	6033      	strmi	r3, [r6, #0]
 800872e:	6825      	ldr	r5, [r4, #0]
 8008730:	f015 0506 	ands.w	r5, r5, #6
 8008734:	d106      	bne.n	8008744 <_printf_common+0x48>
 8008736:	f104 0a19 	add.w	sl, r4, #25
 800873a:	68e3      	ldr	r3, [r4, #12]
 800873c:	6832      	ldr	r2, [r6, #0]
 800873e:	1a9b      	subs	r3, r3, r2
 8008740:	42ab      	cmp	r3, r5
 8008742:	dc26      	bgt.n	8008792 <_printf_common+0x96>
 8008744:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008748:	6822      	ldr	r2, [r4, #0]
 800874a:	3b00      	subs	r3, #0
 800874c:	bf18      	it	ne
 800874e:	2301      	movne	r3, #1
 8008750:	0692      	lsls	r2, r2, #26
 8008752:	d42b      	bmi.n	80087ac <_printf_common+0xb0>
 8008754:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008758:	4641      	mov	r1, r8
 800875a:	4638      	mov	r0, r7
 800875c:	47c8      	blx	r9
 800875e:	3001      	adds	r0, #1
 8008760:	d01e      	beq.n	80087a0 <_printf_common+0xa4>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	6922      	ldr	r2, [r4, #16]
 8008766:	f003 0306 	and.w	r3, r3, #6
 800876a:	2b04      	cmp	r3, #4
 800876c:	bf02      	ittt	eq
 800876e:	68e5      	ldreq	r5, [r4, #12]
 8008770:	6833      	ldreq	r3, [r6, #0]
 8008772:	1aed      	subeq	r5, r5, r3
 8008774:	68a3      	ldr	r3, [r4, #8]
 8008776:	bf0c      	ite	eq
 8008778:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800877c:	2500      	movne	r5, #0
 800877e:	4293      	cmp	r3, r2
 8008780:	bfc4      	itt	gt
 8008782:	1a9b      	subgt	r3, r3, r2
 8008784:	18ed      	addgt	r5, r5, r3
 8008786:	2600      	movs	r6, #0
 8008788:	341a      	adds	r4, #26
 800878a:	42b5      	cmp	r5, r6
 800878c:	d11a      	bne.n	80087c4 <_printf_common+0xc8>
 800878e:	2000      	movs	r0, #0
 8008790:	e008      	b.n	80087a4 <_printf_common+0xa8>
 8008792:	2301      	movs	r3, #1
 8008794:	4652      	mov	r2, sl
 8008796:	4641      	mov	r1, r8
 8008798:	4638      	mov	r0, r7
 800879a:	47c8      	blx	r9
 800879c:	3001      	adds	r0, #1
 800879e:	d103      	bne.n	80087a8 <_printf_common+0xac>
 80087a0:	f04f 30ff 	mov.w	r0, #4294967295
 80087a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087a8:	3501      	adds	r5, #1
 80087aa:	e7c6      	b.n	800873a <_printf_common+0x3e>
 80087ac:	18e1      	adds	r1, r4, r3
 80087ae:	1c5a      	adds	r2, r3, #1
 80087b0:	2030      	movs	r0, #48	@ 0x30
 80087b2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80087b6:	4422      	add	r2, r4
 80087b8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087bc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087c0:	3302      	adds	r3, #2
 80087c2:	e7c7      	b.n	8008754 <_printf_common+0x58>
 80087c4:	2301      	movs	r3, #1
 80087c6:	4622      	mov	r2, r4
 80087c8:	4641      	mov	r1, r8
 80087ca:	4638      	mov	r0, r7
 80087cc:	47c8      	blx	r9
 80087ce:	3001      	adds	r0, #1
 80087d0:	d0e6      	beq.n	80087a0 <_printf_common+0xa4>
 80087d2:	3601      	adds	r6, #1
 80087d4:	e7d9      	b.n	800878a <_printf_common+0x8e>
	...

080087d8 <_printf_i>:
 80087d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087dc:	7e0f      	ldrb	r7, [r1, #24]
 80087de:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80087e0:	2f78      	cmp	r7, #120	@ 0x78
 80087e2:	4691      	mov	r9, r2
 80087e4:	4680      	mov	r8, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	469a      	mov	sl, r3
 80087ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80087ee:	d807      	bhi.n	8008800 <_printf_i+0x28>
 80087f0:	2f62      	cmp	r7, #98	@ 0x62
 80087f2:	d80a      	bhi.n	800880a <_printf_i+0x32>
 80087f4:	2f00      	cmp	r7, #0
 80087f6:	f000 80d1 	beq.w	800899c <_printf_i+0x1c4>
 80087fa:	2f58      	cmp	r7, #88	@ 0x58
 80087fc:	f000 80b8 	beq.w	8008970 <_printf_i+0x198>
 8008800:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008804:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008808:	e03a      	b.n	8008880 <_printf_i+0xa8>
 800880a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800880e:	2b15      	cmp	r3, #21
 8008810:	d8f6      	bhi.n	8008800 <_printf_i+0x28>
 8008812:	a101      	add	r1, pc, #4	@ (adr r1, 8008818 <_printf_i+0x40>)
 8008814:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008818:	08008871 	.word	0x08008871
 800881c:	08008885 	.word	0x08008885
 8008820:	08008801 	.word	0x08008801
 8008824:	08008801 	.word	0x08008801
 8008828:	08008801 	.word	0x08008801
 800882c:	08008801 	.word	0x08008801
 8008830:	08008885 	.word	0x08008885
 8008834:	08008801 	.word	0x08008801
 8008838:	08008801 	.word	0x08008801
 800883c:	08008801 	.word	0x08008801
 8008840:	08008801 	.word	0x08008801
 8008844:	08008983 	.word	0x08008983
 8008848:	080088af 	.word	0x080088af
 800884c:	0800893d 	.word	0x0800893d
 8008850:	08008801 	.word	0x08008801
 8008854:	08008801 	.word	0x08008801
 8008858:	080089a5 	.word	0x080089a5
 800885c:	08008801 	.word	0x08008801
 8008860:	080088af 	.word	0x080088af
 8008864:	08008801 	.word	0x08008801
 8008868:	08008801 	.word	0x08008801
 800886c:	08008945 	.word	0x08008945
 8008870:	6833      	ldr	r3, [r6, #0]
 8008872:	1d1a      	adds	r2, r3, #4
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	6032      	str	r2, [r6, #0]
 8008878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800887c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008880:	2301      	movs	r3, #1
 8008882:	e09c      	b.n	80089be <_printf_i+0x1e6>
 8008884:	6833      	ldr	r3, [r6, #0]
 8008886:	6820      	ldr	r0, [r4, #0]
 8008888:	1d19      	adds	r1, r3, #4
 800888a:	6031      	str	r1, [r6, #0]
 800888c:	0606      	lsls	r6, r0, #24
 800888e:	d501      	bpl.n	8008894 <_printf_i+0xbc>
 8008890:	681d      	ldr	r5, [r3, #0]
 8008892:	e003      	b.n	800889c <_printf_i+0xc4>
 8008894:	0645      	lsls	r5, r0, #25
 8008896:	d5fb      	bpl.n	8008890 <_printf_i+0xb8>
 8008898:	f9b3 5000 	ldrsh.w	r5, [r3]
 800889c:	2d00      	cmp	r5, #0
 800889e:	da03      	bge.n	80088a8 <_printf_i+0xd0>
 80088a0:	232d      	movs	r3, #45	@ 0x2d
 80088a2:	426d      	negs	r5, r5
 80088a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088a8:	4858      	ldr	r0, [pc, #352]	@ (8008a0c <_printf_i+0x234>)
 80088aa:	230a      	movs	r3, #10
 80088ac:	e011      	b.n	80088d2 <_printf_i+0xfa>
 80088ae:	6821      	ldr	r1, [r4, #0]
 80088b0:	6833      	ldr	r3, [r6, #0]
 80088b2:	0608      	lsls	r0, r1, #24
 80088b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80088b8:	d402      	bmi.n	80088c0 <_printf_i+0xe8>
 80088ba:	0649      	lsls	r1, r1, #25
 80088bc:	bf48      	it	mi
 80088be:	b2ad      	uxthmi	r5, r5
 80088c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80088c2:	4852      	ldr	r0, [pc, #328]	@ (8008a0c <_printf_i+0x234>)
 80088c4:	6033      	str	r3, [r6, #0]
 80088c6:	bf14      	ite	ne
 80088c8:	230a      	movne	r3, #10
 80088ca:	2308      	moveq	r3, #8
 80088cc:	2100      	movs	r1, #0
 80088ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80088d2:	6866      	ldr	r6, [r4, #4]
 80088d4:	60a6      	str	r6, [r4, #8]
 80088d6:	2e00      	cmp	r6, #0
 80088d8:	db05      	blt.n	80088e6 <_printf_i+0x10e>
 80088da:	6821      	ldr	r1, [r4, #0]
 80088dc:	432e      	orrs	r6, r5
 80088de:	f021 0104 	bic.w	r1, r1, #4
 80088e2:	6021      	str	r1, [r4, #0]
 80088e4:	d04b      	beq.n	800897e <_printf_i+0x1a6>
 80088e6:	4616      	mov	r6, r2
 80088e8:	fbb5 f1f3 	udiv	r1, r5, r3
 80088ec:	fb03 5711 	mls	r7, r3, r1, r5
 80088f0:	5dc7      	ldrb	r7, [r0, r7]
 80088f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088f6:	462f      	mov	r7, r5
 80088f8:	42bb      	cmp	r3, r7
 80088fa:	460d      	mov	r5, r1
 80088fc:	d9f4      	bls.n	80088e8 <_printf_i+0x110>
 80088fe:	2b08      	cmp	r3, #8
 8008900:	d10b      	bne.n	800891a <_printf_i+0x142>
 8008902:	6823      	ldr	r3, [r4, #0]
 8008904:	07df      	lsls	r7, r3, #31
 8008906:	d508      	bpl.n	800891a <_printf_i+0x142>
 8008908:	6923      	ldr	r3, [r4, #16]
 800890a:	6861      	ldr	r1, [r4, #4]
 800890c:	4299      	cmp	r1, r3
 800890e:	bfde      	ittt	le
 8008910:	2330      	movle	r3, #48	@ 0x30
 8008912:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008916:	f106 36ff 	addle.w	r6, r6, #4294967295
 800891a:	1b92      	subs	r2, r2, r6
 800891c:	6122      	str	r2, [r4, #16]
 800891e:	f8cd a000 	str.w	sl, [sp]
 8008922:	464b      	mov	r3, r9
 8008924:	aa03      	add	r2, sp, #12
 8008926:	4621      	mov	r1, r4
 8008928:	4640      	mov	r0, r8
 800892a:	f7ff fee7 	bl	80086fc <_printf_common>
 800892e:	3001      	adds	r0, #1
 8008930:	d14a      	bne.n	80089c8 <_printf_i+0x1f0>
 8008932:	f04f 30ff 	mov.w	r0, #4294967295
 8008936:	b004      	add	sp, #16
 8008938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800893c:	6823      	ldr	r3, [r4, #0]
 800893e:	f043 0320 	orr.w	r3, r3, #32
 8008942:	6023      	str	r3, [r4, #0]
 8008944:	4832      	ldr	r0, [pc, #200]	@ (8008a10 <_printf_i+0x238>)
 8008946:	2778      	movs	r7, #120	@ 0x78
 8008948:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800894c:	6823      	ldr	r3, [r4, #0]
 800894e:	6831      	ldr	r1, [r6, #0]
 8008950:	061f      	lsls	r7, r3, #24
 8008952:	f851 5b04 	ldr.w	r5, [r1], #4
 8008956:	d402      	bmi.n	800895e <_printf_i+0x186>
 8008958:	065f      	lsls	r7, r3, #25
 800895a:	bf48      	it	mi
 800895c:	b2ad      	uxthmi	r5, r5
 800895e:	6031      	str	r1, [r6, #0]
 8008960:	07d9      	lsls	r1, r3, #31
 8008962:	bf44      	itt	mi
 8008964:	f043 0320 	orrmi.w	r3, r3, #32
 8008968:	6023      	strmi	r3, [r4, #0]
 800896a:	b11d      	cbz	r5, 8008974 <_printf_i+0x19c>
 800896c:	2310      	movs	r3, #16
 800896e:	e7ad      	b.n	80088cc <_printf_i+0xf4>
 8008970:	4826      	ldr	r0, [pc, #152]	@ (8008a0c <_printf_i+0x234>)
 8008972:	e7e9      	b.n	8008948 <_printf_i+0x170>
 8008974:	6823      	ldr	r3, [r4, #0]
 8008976:	f023 0320 	bic.w	r3, r3, #32
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	e7f6      	b.n	800896c <_printf_i+0x194>
 800897e:	4616      	mov	r6, r2
 8008980:	e7bd      	b.n	80088fe <_printf_i+0x126>
 8008982:	6833      	ldr	r3, [r6, #0]
 8008984:	6825      	ldr	r5, [r4, #0]
 8008986:	6961      	ldr	r1, [r4, #20]
 8008988:	1d18      	adds	r0, r3, #4
 800898a:	6030      	str	r0, [r6, #0]
 800898c:	062e      	lsls	r6, r5, #24
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	d501      	bpl.n	8008996 <_printf_i+0x1be>
 8008992:	6019      	str	r1, [r3, #0]
 8008994:	e002      	b.n	800899c <_printf_i+0x1c4>
 8008996:	0668      	lsls	r0, r5, #25
 8008998:	d5fb      	bpl.n	8008992 <_printf_i+0x1ba>
 800899a:	8019      	strh	r1, [r3, #0]
 800899c:	2300      	movs	r3, #0
 800899e:	6123      	str	r3, [r4, #16]
 80089a0:	4616      	mov	r6, r2
 80089a2:	e7bc      	b.n	800891e <_printf_i+0x146>
 80089a4:	6833      	ldr	r3, [r6, #0]
 80089a6:	1d1a      	adds	r2, r3, #4
 80089a8:	6032      	str	r2, [r6, #0]
 80089aa:	681e      	ldr	r6, [r3, #0]
 80089ac:	6862      	ldr	r2, [r4, #4]
 80089ae:	2100      	movs	r1, #0
 80089b0:	4630      	mov	r0, r6
 80089b2:	f7f7 fc15 	bl	80001e0 <memchr>
 80089b6:	b108      	cbz	r0, 80089bc <_printf_i+0x1e4>
 80089b8:	1b80      	subs	r0, r0, r6
 80089ba:	6060      	str	r0, [r4, #4]
 80089bc:	6863      	ldr	r3, [r4, #4]
 80089be:	6123      	str	r3, [r4, #16]
 80089c0:	2300      	movs	r3, #0
 80089c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089c6:	e7aa      	b.n	800891e <_printf_i+0x146>
 80089c8:	6923      	ldr	r3, [r4, #16]
 80089ca:	4632      	mov	r2, r6
 80089cc:	4649      	mov	r1, r9
 80089ce:	4640      	mov	r0, r8
 80089d0:	47d0      	blx	sl
 80089d2:	3001      	adds	r0, #1
 80089d4:	d0ad      	beq.n	8008932 <_printf_i+0x15a>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	079b      	lsls	r3, r3, #30
 80089da:	d413      	bmi.n	8008a04 <_printf_i+0x22c>
 80089dc:	68e0      	ldr	r0, [r4, #12]
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	4298      	cmp	r0, r3
 80089e2:	bfb8      	it	lt
 80089e4:	4618      	movlt	r0, r3
 80089e6:	e7a6      	b.n	8008936 <_printf_i+0x15e>
 80089e8:	2301      	movs	r3, #1
 80089ea:	4632      	mov	r2, r6
 80089ec:	4649      	mov	r1, r9
 80089ee:	4640      	mov	r0, r8
 80089f0:	47d0      	blx	sl
 80089f2:	3001      	adds	r0, #1
 80089f4:	d09d      	beq.n	8008932 <_printf_i+0x15a>
 80089f6:	3501      	adds	r5, #1
 80089f8:	68e3      	ldr	r3, [r4, #12]
 80089fa:	9903      	ldr	r1, [sp, #12]
 80089fc:	1a5b      	subs	r3, r3, r1
 80089fe:	42ab      	cmp	r3, r5
 8008a00:	dcf2      	bgt.n	80089e8 <_printf_i+0x210>
 8008a02:	e7eb      	b.n	80089dc <_printf_i+0x204>
 8008a04:	2500      	movs	r5, #0
 8008a06:	f104 0619 	add.w	r6, r4, #25
 8008a0a:	e7f5      	b.n	80089f8 <_printf_i+0x220>
 8008a0c:	0800999d 	.word	0x0800999d
 8008a10:	080099ae 	.word	0x080099ae

08008a14 <__sflush_r>:
 8008a14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a1c:	0716      	lsls	r6, r2, #28
 8008a1e:	4605      	mov	r5, r0
 8008a20:	460c      	mov	r4, r1
 8008a22:	d454      	bmi.n	8008ace <__sflush_r+0xba>
 8008a24:	684b      	ldr	r3, [r1, #4]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	dc02      	bgt.n	8008a30 <__sflush_r+0x1c>
 8008a2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	dd48      	ble.n	8008ac2 <__sflush_r+0xae>
 8008a30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a32:	2e00      	cmp	r6, #0
 8008a34:	d045      	beq.n	8008ac2 <__sflush_r+0xae>
 8008a36:	2300      	movs	r3, #0
 8008a38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008a3c:	682f      	ldr	r7, [r5, #0]
 8008a3e:	6a21      	ldr	r1, [r4, #32]
 8008a40:	602b      	str	r3, [r5, #0]
 8008a42:	d030      	beq.n	8008aa6 <__sflush_r+0x92>
 8008a44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008a46:	89a3      	ldrh	r3, [r4, #12]
 8008a48:	0759      	lsls	r1, r3, #29
 8008a4a:	d505      	bpl.n	8008a58 <__sflush_r+0x44>
 8008a4c:	6863      	ldr	r3, [r4, #4]
 8008a4e:	1ad2      	subs	r2, r2, r3
 8008a50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a52:	b10b      	cbz	r3, 8008a58 <__sflush_r+0x44>
 8008a54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a56:	1ad2      	subs	r2, r2, r3
 8008a58:	2300      	movs	r3, #0
 8008a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a5c:	6a21      	ldr	r1, [r4, #32]
 8008a5e:	4628      	mov	r0, r5
 8008a60:	47b0      	blx	r6
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	d106      	bne.n	8008a76 <__sflush_r+0x62>
 8008a68:	6829      	ldr	r1, [r5, #0]
 8008a6a:	291d      	cmp	r1, #29
 8008a6c:	d82b      	bhi.n	8008ac6 <__sflush_r+0xb2>
 8008a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8008b18 <__sflush_r+0x104>)
 8008a70:	40ca      	lsrs	r2, r1
 8008a72:	07d6      	lsls	r6, r2, #31
 8008a74:	d527      	bpl.n	8008ac6 <__sflush_r+0xb2>
 8008a76:	2200      	movs	r2, #0
 8008a78:	6062      	str	r2, [r4, #4]
 8008a7a:	04d9      	lsls	r1, r3, #19
 8008a7c:	6922      	ldr	r2, [r4, #16]
 8008a7e:	6022      	str	r2, [r4, #0]
 8008a80:	d504      	bpl.n	8008a8c <__sflush_r+0x78>
 8008a82:	1c42      	adds	r2, r0, #1
 8008a84:	d101      	bne.n	8008a8a <__sflush_r+0x76>
 8008a86:	682b      	ldr	r3, [r5, #0]
 8008a88:	b903      	cbnz	r3, 8008a8c <__sflush_r+0x78>
 8008a8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a8e:	602f      	str	r7, [r5, #0]
 8008a90:	b1b9      	cbz	r1, 8008ac2 <__sflush_r+0xae>
 8008a92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a96:	4299      	cmp	r1, r3
 8008a98:	d002      	beq.n	8008aa0 <__sflush_r+0x8c>
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	f7ff fbf4 	bl	8008288 <_free_r>
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008aa4:	e00d      	b.n	8008ac2 <__sflush_r+0xae>
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	4628      	mov	r0, r5
 8008aaa:	47b0      	blx	r6
 8008aac:	4602      	mov	r2, r0
 8008aae:	1c50      	adds	r0, r2, #1
 8008ab0:	d1c9      	bne.n	8008a46 <__sflush_r+0x32>
 8008ab2:	682b      	ldr	r3, [r5, #0]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d0c6      	beq.n	8008a46 <__sflush_r+0x32>
 8008ab8:	2b1d      	cmp	r3, #29
 8008aba:	d001      	beq.n	8008ac0 <__sflush_r+0xac>
 8008abc:	2b16      	cmp	r3, #22
 8008abe:	d11e      	bne.n	8008afe <__sflush_r+0xea>
 8008ac0:	602f      	str	r7, [r5, #0]
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	e022      	b.n	8008b0c <__sflush_r+0xf8>
 8008ac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008aca:	b21b      	sxth	r3, r3
 8008acc:	e01b      	b.n	8008b06 <__sflush_r+0xf2>
 8008ace:	690f      	ldr	r7, [r1, #16]
 8008ad0:	2f00      	cmp	r7, #0
 8008ad2:	d0f6      	beq.n	8008ac2 <__sflush_r+0xae>
 8008ad4:	0793      	lsls	r3, r2, #30
 8008ad6:	680e      	ldr	r6, [r1, #0]
 8008ad8:	bf08      	it	eq
 8008ada:	694b      	ldreq	r3, [r1, #20]
 8008adc:	600f      	str	r7, [r1, #0]
 8008ade:	bf18      	it	ne
 8008ae0:	2300      	movne	r3, #0
 8008ae2:	eba6 0807 	sub.w	r8, r6, r7
 8008ae6:	608b      	str	r3, [r1, #8]
 8008ae8:	f1b8 0f00 	cmp.w	r8, #0
 8008aec:	dde9      	ble.n	8008ac2 <__sflush_r+0xae>
 8008aee:	6a21      	ldr	r1, [r4, #32]
 8008af0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008af2:	4643      	mov	r3, r8
 8008af4:	463a      	mov	r2, r7
 8008af6:	4628      	mov	r0, r5
 8008af8:	47b0      	blx	r6
 8008afa:	2800      	cmp	r0, #0
 8008afc:	dc08      	bgt.n	8008b10 <__sflush_r+0xfc>
 8008afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b06:	81a3      	strh	r3, [r4, #12]
 8008b08:	f04f 30ff 	mov.w	r0, #4294967295
 8008b0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b10:	4407      	add	r7, r0
 8008b12:	eba8 0800 	sub.w	r8, r8, r0
 8008b16:	e7e7      	b.n	8008ae8 <__sflush_r+0xd4>
 8008b18:	20400001 	.word	0x20400001

08008b1c <_fflush_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	690b      	ldr	r3, [r1, #16]
 8008b20:	4605      	mov	r5, r0
 8008b22:	460c      	mov	r4, r1
 8008b24:	b913      	cbnz	r3, 8008b2c <_fflush_r+0x10>
 8008b26:	2500      	movs	r5, #0
 8008b28:	4628      	mov	r0, r5
 8008b2a:	bd38      	pop	{r3, r4, r5, pc}
 8008b2c:	b118      	cbz	r0, 8008b36 <_fflush_r+0x1a>
 8008b2e:	6a03      	ldr	r3, [r0, #32]
 8008b30:	b90b      	cbnz	r3, 8008b36 <_fflush_r+0x1a>
 8008b32:	f7ff fa35 	bl	8007fa0 <__sinit>
 8008b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d0f3      	beq.n	8008b26 <_fflush_r+0xa>
 8008b3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b40:	07d0      	lsls	r0, r2, #31
 8008b42:	d404      	bmi.n	8008b4e <_fflush_r+0x32>
 8008b44:	0599      	lsls	r1, r3, #22
 8008b46:	d402      	bmi.n	8008b4e <_fflush_r+0x32>
 8008b48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b4a:	f7ff fb8c 	bl	8008266 <__retarget_lock_acquire_recursive>
 8008b4e:	4628      	mov	r0, r5
 8008b50:	4621      	mov	r1, r4
 8008b52:	f7ff ff5f 	bl	8008a14 <__sflush_r>
 8008b56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b58:	07da      	lsls	r2, r3, #31
 8008b5a:	4605      	mov	r5, r0
 8008b5c:	d4e4      	bmi.n	8008b28 <_fflush_r+0xc>
 8008b5e:	89a3      	ldrh	r3, [r4, #12]
 8008b60:	059b      	lsls	r3, r3, #22
 8008b62:	d4e1      	bmi.n	8008b28 <_fflush_r+0xc>
 8008b64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b66:	f7ff fb7f 	bl	8008268 <__retarget_lock_release_recursive>
 8008b6a:	e7dd      	b.n	8008b28 <_fflush_r+0xc>

08008b6c <__swbuf_r>:
 8008b6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b6e:	460e      	mov	r6, r1
 8008b70:	4614      	mov	r4, r2
 8008b72:	4605      	mov	r5, r0
 8008b74:	b118      	cbz	r0, 8008b7e <__swbuf_r+0x12>
 8008b76:	6a03      	ldr	r3, [r0, #32]
 8008b78:	b90b      	cbnz	r3, 8008b7e <__swbuf_r+0x12>
 8008b7a:	f7ff fa11 	bl	8007fa0 <__sinit>
 8008b7e:	69a3      	ldr	r3, [r4, #24]
 8008b80:	60a3      	str	r3, [r4, #8]
 8008b82:	89a3      	ldrh	r3, [r4, #12]
 8008b84:	071a      	lsls	r2, r3, #28
 8008b86:	d501      	bpl.n	8008b8c <__swbuf_r+0x20>
 8008b88:	6923      	ldr	r3, [r4, #16]
 8008b8a:	b943      	cbnz	r3, 8008b9e <__swbuf_r+0x32>
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	4628      	mov	r0, r5
 8008b90:	f000 f82a 	bl	8008be8 <__swsetup_r>
 8008b94:	b118      	cbz	r0, 8008b9e <__swbuf_r+0x32>
 8008b96:	f04f 37ff 	mov.w	r7, #4294967295
 8008b9a:	4638      	mov	r0, r7
 8008b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	6922      	ldr	r2, [r4, #16]
 8008ba2:	1a98      	subs	r0, r3, r2
 8008ba4:	6963      	ldr	r3, [r4, #20]
 8008ba6:	b2f6      	uxtb	r6, r6
 8008ba8:	4283      	cmp	r3, r0
 8008baa:	4637      	mov	r7, r6
 8008bac:	dc05      	bgt.n	8008bba <__swbuf_r+0x4e>
 8008bae:	4621      	mov	r1, r4
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	f7ff ffb3 	bl	8008b1c <_fflush_r>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	d1ed      	bne.n	8008b96 <__swbuf_r+0x2a>
 8008bba:	68a3      	ldr	r3, [r4, #8]
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	60a3      	str	r3, [r4, #8]
 8008bc0:	6823      	ldr	r3, [r4, #0]
 8008bc2:	1c5a      	adds	r2, r3, #1
 8008bc4:	6022      	str	r2, [r4, #0]
 8008bc6:	701e      	strb	r6, [r3, #0]
 8008bc8:	6962      	ldr	r2, [r4, #20]
 8008bca:	1c43      	adds	r3, r0, #1
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d004      	beq.n	8008bda <__swbuf_r+0x6e>
 8008bd0:	89a3      	ldrh	r3, [r4, #12]
 8008bd2:	07db      	lsls	r3, r3, #31
 8008bd4:	d5e1      	bpl.n	8008b9a <__swbuf_r+0x2e>
 8008bd6:	2e0a      	cmp	r6, #10
 8008bd8:	d1df      	bne.n	8008b9a <__swbuf_r+0x2e>
 8008bda:	4621      	mov	r1, r4
 8008bdc:	4628      	mov	r0, r5
 8008bde:	f7ff ff9d 	bl	8008b1c <_fflush_r>
 8008be2:	2800      	cmp	r0, #0
 8008be4:	d0d9      	beq.n	8008b9a <__swbuf_r+0x2e>
 8008be6:	e7d6      	b.n	8008b96 <__swbuf_r+0x2a>

08008be8 <__swsetup_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4b29      	ldr	r3, [pc, #164]	@ (8008c90 <__swsetup_r+0xa8>)
 8008bec:	4605      	mov	r5, r0
 8008bee:	6818      	ldr	r0, [r3, #0]
 8008bf0:	460c      	mov	r4, r1
 8008bf2:	b118      	cbz	r0, 8008bfc <__swsetup_r+0x14>
 8008bf4:	6a03      	ldr	r3, [r0, #32]
 8008bf6:	b90b      	cbnz	r3, 8008bfc <__swsetup_r+0x14>
 8008bf8:	f7ff f9d2 	bl	8007fa0 <__sinit>
 8008bfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c00:	0719      	lsls	r1, r3, #28
 8008c02:	d422      	bmi.n	8008c4a <__swsetup_r+0x62>
 8008c04:	06da      	lsls	r2, r3, #27
 8008c06:	d407      	bmi.n	8008c18 <__swsetup_r+0x30>
 8008c08:	2209      	movs	r2, #9
 8008c0a:	602a      	str	r2, [r5, #0]
 8008c0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c10:	81a3      	strh	r3, [r4, #12]
 8008c12:	f04f 30ff 	mov.w	r0, #4294967295
 8008c16:	e033      	b.n	8008c80 <__swsetup_r+0x98>
 8008c18:	0758      	lsls	r0, r3, #29
 8008c1a:	d512      	bpl.n	8008c42 <__swsetup_r+0x5a>
 8008c1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c1e:	b141      	cbz	r1, 8008c32 <__swsetup_r+0x4a>
 8008c20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c24:	4299      	cmp	r1, r3
 8008c26:	d002      	beq.n	8008c2e <__swsetup_r+0x46>
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f7ff fb2d 	bl	8008288 <_free_r>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c32:	89a3      	ldrh	r3, [r4, #12]
 8008c34:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c38:	81a3      	strh	r3, [r4, #12]
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	6063      	str	r3, [r4, #4]
 8008c3e:	6923      	ldr	r3, [r4, #16]
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	89a3      	ldrh	r3, [r4, #12]
 8008c44:	f043 0308 	orr.w	r3, r3, #8
 8008c48:	81a3      	strh	r3, [r4, #12]
 8008c4a:	6923      	ldr	r3, [r4, #16]
 8008c4c:	b94b      	cbnz	r3, 8008c62 <__swsetup_r+0x7a>
 8008c4e:	89a3      	ldrh	r3, [r4, #12]
 8008c50:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c58:	d003      	beq.n	8008c62 <__swsetup_r+0x7a>
 8008c5a:	4621      	mov	r1, r4
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	f000 f84f 	bl	8008d00 <__smakebuf_r>
 8008c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c66:	f013 0201 	ands.w	r2, r3, #1
 8008c6a:	d00a      	beq.n	8008c82 <__swsetup_r+0x9a>
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	60a2      	str	r2, [r4, #8]
 8008c70:	6962      	ldr	r2, [r4, #20]
 8008c72:	4252      	negs	r2, r2
 8008c74:	61a2      	str	r2, [r4, #24]
 8008c76:	6922      	ldr	r2, [r4, #16]
 8008c78:	b942      	cbnz	r2, 8008c8c <__swsetup_r+0xa4>
 8008c7a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c7e:	d1c5      	bne.n	8008c0c <__swsetup_r+0x24>
 8008c80:	bd38      	pop	{r3, r4, r5, pc}
 8008c82:	0799      	lsls	r1, r3, #30
 8008c84:	bf58      	it	pl
 8008c86:	6962      	ldrpl	r2, [r4, #20]
 8008c88:	60a2      	str	r2, [r4, #8]
 8008c8a:	e7f4      	b.n	8008c76 <__swsetup_r+0x8e>
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	e7f7      	b.n	8008c80 <__swsetup_r+0x98>
 8008c90:	20000078 	.word	0x20000078

08008c94 <_sbrk_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	4d06      	ldr	r5, [pc, #24]	@ (8008cb0 <_sbrk_r+0x1c>)
 8008c98:	2300      	movs	r3, #0
 8008c9a:	4604      	mov	r4, r0
 8008c9c:	4608      	mov	r0, r1
 8008c9e:	602b      	str	r3, [r5, #0]
 8008ca0:	f7f9 faa0 	bl	80021e4 <_sbrk>
 8008ca4:	1c43      	adds	r3, r0, #1
 8008ca6:	d102      	bne.n	8008cae <_sbrk_r+0x1a>
 8008ca8:	682b      	ldr	r3, [r5, #0]
 8008caa:	b103      	cbz	r3, 8008cae <_sbrk_r+0x1a>
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	bd38      	pop	{r3, r4, r5, pc}
 8008cb0:	20008550 	.word	0x20008550

08008cb4 <__swhatbuf_r>:
 8008cb4:	b570      	push	{r4, r5, r6, lr}
 8008cb6:	460c      	mov	r4, r1
 8008cb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cbc:	2900      	cmp	r1, #0
 8008cbe:	b096      	sub	sp, #88	@ 0x58
 8008cc0:	4615      	mov	r5, r2
 8008cc2:	461e      	mov	r6, r3
 8008cc4:	da0d      	bge.n	8008ce2 <__swhatbuf_r+0x2e>
 8008cc6:	89a3      	ldrh	r3, [r4, #12]
 8008cc8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ccc:	f04f 0100 	mov.w	r1, #0
 8008cd0:	bf14      	ite	ne
 8008cd2:	2340      	movne	r3, #64	@ 0x40
 8008cd4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cd8:	2000      	movs	r0, #0
 8008cda:	6031      	str	r1, [r6, #0]
 8008cdc:	602b      	str	r3, [r5, #0]
 8008cde:	b016      	add	sp, #88	@ 0x58
 8008ce0:	bd70      	pop	{r4, r5, r6, pc}
 8008ce2:	466a      	mov	r2, sp
 8008ce4:	f000 f848 	bl	8008d78 <_fstat_r>
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	dbec      	blt.n	8008cc6 <__swhatbuf_r+0x12>
 8008cec:	9901      	ldr	r1, [sp, #4]
 8008cee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cf2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cf6:	4259      	negs	r1, r3
 8008cf8:	4159      	adcs	r1, r3
 8008cfa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cfe:	e7eb      	b.n	8008cd8 <__swhatbuf_r+0x24>

08008d00 <__smakebuf_r>:
 8008d00:	898b      	ldrh	r3, [r1, #12]
 8008d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008d04:	079d      	lsls	r5, r3, #30
 8008d06:	4606      	mov	r6, r0
 8008d08:	460c      	mov	r4, r1
 8008d0a:	d507      	bpl.n	8008d1c <__smakebuf_r+0x1c>
 8008d0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d10:	6023      	str	r3, [r4, #0]
 8008d12:	6123      	str	r3, [r4, #16]
 8008d14:	2301      	movs	r3, #1
 8008d16:	6163      	str	r3, [r4, #20]
 8008d18:	b003      	add	sp, #12
 8008d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d1c:	ab01      	add	r3, sp, #4
 8008d1e:	466a      	mov	r2, sp
 8008d20:	f7ff ffc8 	bl	8008cb4 <__swhatbuf_r>
 8008d24:	9f00      	ldr	r7, [sp, #0]
 8008d26:	4605      	mov	r5, r0
 8008d28:	4639      	mov	r1, r7
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	f7ff fb18 	bl	8008360 <_malloc_r>
 8008d30:	b948      	cbnz	r0, 8008d46 <__smakebuf_r+0x46>
 8008d32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d36:	059a      	lsls	r2, r3, #22
 8008d38:	d4ee      	bmi.n	8008d18 <__smakebuf_r+0x18>
 8008d3a:	f023 0303 	bic.w	r3, r3, #3
 8008d3e:	f043 0302 	orr.w	r3, r3, #2
 8008d42:	81a3      	strh	r3, [r4, #12]
 8008d44:	e7e2      	b.n	8008d0c <__smakebuf_r+0xc>
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	6020      	str	r0, [r4, #0]
 8008d4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d4e:	81a3      	strh	r3, [r4, #12]
 8008d50:	9b01      	ldr	r3, [sp, #4]
 8008d52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d56:	b15b      	cbz	r3, 8008d70 <__smakebuf_r+0x70>
 8008d58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f000 f81d 	bl	8008d9c <_isatty_r>
 8008d62:	b128      	cbz	r0, 8008d70 <__smakebuf_r+0x70>
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	f023 0303 	bic.w	r3, r3, #3
 8008d6a:	f043 0301 	orr.w	r3, r3, #1
 8008d6e:	81a3      	strh	r3, [r4, #12]
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	431d      	orrs	r5, r3
 8008d74:	81a5      	strh	r5, [r4, #12]
 8008d76:	e7cf      	b.n	8008d18 <__smakebuf_r+0x18>

08008d78 <_fstat_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	4d07      	ldr	r5, [pc, #28]	@ (8008d98 <_fstat_r+0x20>)
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4604      	mov	r4, r0
 8008d80:	4608      	mov	r0, r1
 8008d82:	4611      	mov	r1, r2
 8008d84:	602b      	str	r3, [r5, #0]
 8008d86:	f7f9 fa04 	bl	8002192 <_fstat>
 8008d8a:	1c43      	adds	r3, r0, #1
 8008d8c:	d102      	bne.n	8008d94 <_fstat_r+0x1c>
 8008d8e:	682b      	ldr	r3, [r5, #0]
 8008d90:	b103      	cbz	r3, 8008d94 <_fstat_r+0x1c>
 8008d92:	6023      	str	r3, [r4, #0]
 8008d94:	bd38      	pop	{r3, r4, r5, pc}
 8008d96:	bf00      	nop
 8008d98:	20008550 	.word	0x20008550

08008d9c <_isatty_r>:
 8008d9c:	b538      	push	{r3, r4, r5, lr}
 8008d9e:	4d06      	ldr	r5, [pc, #24]	@ (8008db8 <_isatty_r+0x1c>)
 8008da0:	2300      	movs	r3, #0
 8008da2:	4604      	mov	r4, r0
 8008da4:	4608      	mov	r0, r1
 8008da6:	602b      	str	r3, [r5, #0]
 8008da8:	f7f9 fa03 	bl	80021b2 <_isatty>
 8008dac:	1c43      	adds	r3, r0, #1
 8008dae:	d102      	bne.n	8008db6 <_isatty_r+0x1a>
 8008db0:	682b      	ldr	r3, [r5, #0]
 8008db2:	b103      	cbz	r3, 8008db6 <_isatty_r+0x1a>
 8008db4:	6023      	str	r3, [r4, #0]
 8008db6:	bd38      	pop	{r3, r4, r5, pc}
 8008db8:	20008550 	.word	0x20008550

08008dbc <cosf>:
 8008dbc:	ee10 3a10 	vmov	r3, s0
 8008dc0:	b507      	push	{r0, r1, r2, lr}
 8008dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8008e3c <cosf+0x80>)
 8008dc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d806      	bhi.n	8008dda <cosf+0x1e>
 8008dcc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8008e40 <cosf+0x84>
 8008dd0:	b003      	add	sp, #12
 8008dd2:	f85d eb04 	ldr.w	lr, [sp], #4
 8008dd6:	f000 b87b 	b.w	8008ed0 <__kernel_cosf>
 8008dda:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008dde:	d304      	bcc.n	8008dea <cosf+0x2e>
 8008de0:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008de4:	b003      	add	sp, #12
 8008de6:	f85d fb04 	ldr.w	pc, [sp], #4
 8008dea:	4668      	mov	r0, sp
 8008dec:	f000 f910 	bl	8009010 <__ieee754_rem_pio2f>
 8008df0:	f000 0003 	and.w	r0, r0, #3
 8008df4:	2801      	cmp	r0, #1
 8008df6:	d009      	beq.n	8008e0c <cosf+0x50>
 8008df8:	2802      	cmp	r0, #2
 8008dfa:	d010      	beq.n	8008e1e <cosf+0x62>
 8008dfc:	b9b0      	cbnz	r0, 8008e2c <cosf+0x70>
 8008dfe:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e02:	ed9d 0a00 	vldr	s0, [sp]
 8008e06:	f000 f863 	bl	8008ed0 <__kernel_cosf>
 8008e0a:	e7eb      	b.n	8008de4 <cosf+0x28>
 8008e0c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e10:	ed9d 0a00 	vldr	s0, [sp]
 8008e14:	f000 f8b4 	bl	8008f80 <__kernel_sinf>
 8008e18:	eeb1 0a40 	vneg.f32	s0, s0
 8008e1c:	e7e2      	b.n	8008de4 <cosf+0x28>
 8008e1e:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e22:	ed9d 0a00 	vldr	s0, [sp]
 8008e26:	f000 f853 	bl	8008ed0 <__kernel_cosf>
 8008e2a:	e7f5      	b.n	8008e18 <cosf+0x5c>
 8008e2c:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e30:	ed9d 0a00 	vldr	s0, [sp]
 8008e34:	2001      	movs	r0, #1
 8008e36:	f000 f8a3 	bl	8008f80 <__kernel_sinf>
 8008e3a:	e7d3      	b.n	8008de4 <cosf+0x28>
 8008e3c:	3f490fd8 	.word	0x3f490fd8
 8008e40:	00000000 	.word	0x00000000

08008e44 <sinf>:
 8008e44:	ee10 3a10 	vmov	r3, s0
 8008e48:	b507      	push	{r0, r1, r2, lr}
 8008e4a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ec8 <sinf+0x84>)
 8008e4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d807      	bhi.n	8008e64 <sinf+0x20>
 8008e54:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8008ecc <sinf+0x88>
 8008e58:	2000      	movs	r0, #0
 8008e5a:	b003      	add	sp, #12
 8008e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e60:	f000 b88e 	b.w	8008f80 <__kernel_sinf>
 8008e64:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008e68:	d304      	bcc.n	8008e74 <sinf+0x30>
 8008e6a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8008e6e:	b003      	add	sp, #12
 8008e70:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e74:	4668      	mov	r0, sp
 8008e76:	f000 f8cb 	bl	8009010 <__ieee754_rem_pio2f>
 8008e7a:	f000 0003 	and.w	r0, r0, #3
 8008e7e:	2801      	cmp	r0, #1
 8008e80:	d00a      	beq.n	8008e98 <sinf+0x54>
 8008e82:	2802      	cmp	r0, #2
 8008e84:	d00f      	beq.n	8008ea6 <sinf+0x62>
 8008e86:	b9c0      	cbnz	r0, 8008eba <sinf+0x76>
 8008e88:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e8c:	ed9d 0a00 	vldr	s0, [sp]
 8008e90:	2001      	movs	r0, #1
 8008e92:	f000 f875 	bl	8008f80 <__kernel_sinf>
 8008e96:	e7ea      	b.n	8008e6e <sinf+0x2a>
 8008e98:	eddd 0a01 	vldr	s1, [sp, #4]
 8008e9c:	ed9d 0a00 	vldr	s0, [sp]
 8008ea0:	f000 f816 	bl	8008ed0 <__kernel_cosf>
 8008ea4:	e7e3      	b.n	8008e6e <sinf+0x2a>
 8008ea6:	eddd 0a01 	vldr	s1, [sp, #4]
 8008eaa:	ed9d 0a00 	vldr	s0, [sp]
 8008eae:	2001      	movs	r0, #1
 8008eb0:	f000 f866 	bl	8008f80 <__kernel_sinf>
 8008eb4:	eeb1 0a40 	vneg.f32	s0, s0
 8008eb8:	e7d9      	b.n	8008e6e <sinf+0x2a>
 8008eba:	eddd 0a01 	vldr	s1, [sp, #4]
 8008ebe:	ed9d 0a00 	vldr	s0, [sp]
 8008ec2:	f000 f805 	bl	8008ed0 <__kernel_cosf>
 8008ec6:	e7f5      	b.n	8008eb4 <sinf+0x70>
 8008ec8:	3f490fd8 	.word	0x3f490fd8
 8008ecc:	00000000 	.word	0x00000000

08008ed0 <__kernel_cosf>:
 8008ed0:	ee10 3a10 	vmov	r3, s0
 8008ed4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008ed8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008edc:	eef0 6a40 	vmov.f32	s13, s0
 8008ee0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8008ee4:	d204      	bcs.n	8008ef0 <__kernel_cosf+0x20>
 8008ee6:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8008eea:	ee17 2a90 	vmov	r2, s15
 8008eee:	b342      	cbz	r2, 8008f42 <__kernel_cosf+0x72>
 8008ef0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8008ef4:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8008f60 <__kernel_cosf+0x90>
 8008ef8:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8008f64 <__kernel_cosf+0x94>
 8008efc:	4a1a      	ldr	r2, [pc, #104]	@ (8008f68 <__kernel_cosf+0x98>)
 8008efe:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008f02:	4293      	cmp	r3, r2
 8008f04:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8008f6c <__kernel_cosf+0x9c>
 8008f08:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008f0c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8008f70 <__kernel_cosf+0xa0>
 8008f10:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008f14:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8008f74 <__kernel_cosf+0xa4>
 8008f18:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008f1c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8008f78 <__kernel_cosf+0xa8>
 8008f20:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008f24:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8008f28:	ee26 6a07 	vmul.f32	s12, s12, s14
 8008f2c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8008f30:	eee7 0a06 	vfma.f32	s1, s14, s12
 8008f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f38:	d804      	bhi.n	8008f44 <__kernel_cosf+0x74>
 8008f3a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8008f3e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008f42:	4770      	bx	lr
 8008f44:	4a0d      	ldr	r2, [pc, #52]	@ (8008f7c <__kernel_cosf+0xac>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	bf9a      	itte	ls
 8008f4a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8008f4e:	ee07 3a10 	vmovls	s14, r3
 8008f52:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8008f56:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008f5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f5e:	e7ec      	b.n	8008f3a <__kernel_cosf+0x6a>
 8008f60:	ad47d74e 	.word	0xad47d74e
 8008f64:	310f74f6 	.word	0x310f74f6
 8008f68:	3e999999 	.word	0x3e999999
 8008f6c:	b493f27c 	.word	0xb493f27c
 8008f70:	37d00d01 	.word	0x37d00d01
 8008f74:	bab60b61 	.word	0xbab60b61
 8008f78:	3d2aaaab 	.word	0x3d2aaaab
 8008f7c:	3f480000 	.word	0x3f480000

08008f80 <__kernel_sinf>:
 8008f80:	ee10 3a10 	vmov	r3, s0
 8008f84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008f88:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008f8c:	d204      	bcs.n	8008f98 <__kernel_sinf+0x18>
 8008f8e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008f92:	ee17 3a90 	vmov	r3, s15
 8008f96:	b35b      	cbz	r3, 8008ff0 <__kernel_sinf+0x70>
 8008f98:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008f9c:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008ff4 <__kernel_sinf+0x74>
 8008fa0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8008ff8 <__kernel_sinf+0x78>
 8008fa4:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008fa8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8008ffc <__kernel_sinf+0x7c>
 8008fac:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008fb0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8009000 <__kernel_sinf+0x80>
 8008fb4:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008fb8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8009004 <__kernel_sinf+0x84>
 8008fbc:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008fc0:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008fc4:	b930      	cbnz	r0, 8008fd4 <__kernel_sinf+0x54>
 8008fc6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8009008 <__kernel_sinf+0x88>
 8008fca:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008fce:	eea6 0a26 	vfma.f32	s0, s12, s13
 8008fd2:	4770      	bx	lr
 8008fd4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8008fd8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8008fdc:	eee0 7a86 	vfma.f32	s15, s1, s12
 8008fe0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8008fe4:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800900c <__kernel_sinf+0x8c>
 8008fe8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8008fec:	ee30 0a60 	vsub.f32	s0, s0, s1
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	2f2ec9d3 	.word	0x2f2ec9d3
 8008ff8:	b2d72f34 	.word	0xb2d72f34
 8008ffc:	3638ef1b 	.word	0x3638ef1b
 8009000:	b9500d01 	.word	0xb9500d01
 8009004:	3c088889 	.word	0x3c088889
 8009008:	be2aaaab 	.word	0xbe2aaaab
 800900c:	3e2aaaab 	.word	0x3e2aaaab

08009010 <__ieee754_rem_pio2f>:
 8009010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009012:	ee10 6a10 	vmov	r6, s0
 8009016:	4b88      	ldr	r3, [pc, #544]	@ (8009238 <__ieee754_rem_pio2f+0x228>)
 8009018:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800901c:	429d      	cmp	r5, r3
 800901e:	b087      	sub	sp, #28
 8009020:	4604      	mov	r4, r0
 8009022:	d805      	bhi.n	8009030 <__ieee754_rem_pio2f+0x20>
 8009024:	2300      	movs	r3, #0
 8009026:	ed80 0a00 	vstr	s0, [r0]
 800902a:	6043      	str	r3, [r0, #4]
 800902c:	2000      	movs	r0, #0
 800902e:	e022      	b.n	8009076 <__ieee754_rem_pio2f+0x66>
 8009030:	4b82      	ldr	r3, [pc, #520]	@ (800923c <__ieee754_rem_pio2f+0x22c>)
 8009032:	429d      	cmp	r5, r3
 8009034:	d83a      	bhi.n	80090ac <__ieee754_rem_pio2f+0x9c>
 8009036:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800903a:	2e00      	cmp	r6, #0
 800903c:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009240 <__ieee754_rem_pio2f+0x230>
 8009040:	4a80      	ldr	r2, [pc, #512]	@ (8009244 <__ieee754_rem_pio2f+0x234>)
 8009042:	f023 030f 	bic.w	r3, r3, #15
 8009046:	dd18      	ble.n	800907a <__ieee754_rem_pio2f+0x6a>
 8009048:	4293      	cmp	r3, r2
 800904a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800904e:	bf09      	itett	eq
 8009050:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009248 <__ieee754_rem_pio2f+0x238>
 8009054:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800924c <__ieee754_rem_pio2f+0x23c>
 8009058:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009250 <__ieee754_rem_pio2f+0x240>
 800905c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009060:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009064:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009068:	ed80 7a00 	vstr	s14, [r0]
 800906c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009070:	edc0 7a01 	vstr	s15, [r0, #4]
 8009074:	2001      	movs	r0, #1
 8009076:	b007      	add	sp, #28
 8009078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800907a:	4293      	cmp	r3, r2
 800907c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009080:	bf09      	itett	eq
 8009082:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009248 <__ieee754_rem_pio2f+0x238>
 8009086:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800924c <__ieee754_rem_pio2f+0x23c>
 800908a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009250 <__ieee754_rem_pio2f+0x240>
 800908e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8009092:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009096:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800909a:	ed80 7a00 	vstr	s14, [r0]
 800909e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80090a6:	f04f 30ff 	mov.w	r0, #4294967295
 80090aa:	e7e4      	b.n	8009076 <__ieee754_rem_pio2f+0x66>
 80090ac:	4b69      	ldr	r3, [pc, #420]	@ (8009254 <__ieee754_rem_pio2f+0x244>)
 80090ae:	429d      	cmp	r5, r3
 80090b0:	d873      	bhi.n	800919a <__ieee754_rem_pio2f+0x18a>
 80090b2:	f000 f8dd 	bl	8009270 <fabsf>
 80090b6:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009258 <__ieee754_rem_pio2f+0x248>
 80090ba:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80090be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80090c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80090c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80090ca:	ee17 0a90 	vmov	r0, s15
 80090ce:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009240 <__ieee754_rem_pio2f+0x230>
 80090d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80090d6:	281f      	cmp	r0, #31
 80090d8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800924c <__ieee754_rem_pio2f+0x23c>
 80090dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090e0:	eeb1 6a47 	vneg.f32	s12, s14
 80090e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80090e8:	ee16 1a90 	vmov	r1, s13
 80090ec:	dc09      	bgt.n	8009102 <__ieee754_rem_pio2f+0xf2>
 80090ee:	4a5b      	ldr	r2, [pc, #364]	@ (800925c <__ieee754_rem_pio2f+0x24c>)
 80090f0:	1e47      	subs	r7, r0, #1
 80090f2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80090f6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80090fa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80090fe:	4293      	cmp	r3, r2
 8009100:	d107      	bne.n	8009112 <__ieee754_rem_pio2f+0x102>
 8009102:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8009106:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800910a:	2a08      	cmp	r2, #8
 800910c:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8009110:	dc14      	bgt.n	800913c <__ieee754_rem_pio2f+0x12c>
 8009112:	6021      	str	r1, [r4, #0]
 8009114:	ed94 7a00 	vldr	s14, [r4]
 8009118:	ee30 0a47 	vsub.f32	s0, s0, s14
 800911c:	2e00      	cmp	r6, #0
 800911e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009122:	ed84 0a01 	vstr	s0, [r4, #4]
 8009126:	daa6      	bge.n	8009076 <__ieee754_rem_pio2f+0x66>
 8009128:	eeb1 7a47 	vneg.f32	s14, s14
 800912c:	eeb1 0a40 	vneg.f32	s0, s0
 8009130:	ed84 7a00 	vstr	s14, [r4]
 8009134:	ed84 0a01 	vstr	s0, [r4, #4]
 8009138:	4240      	negs	r0, r0
 800913a:	e79c      	b.n	8009076 <__ieee754_rem_pio2f+0x66>
 800913c:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009248 <__ieee754_rem_pio2f+0x238>
 8009140:	eef0 6a40 	vmov.f32	s13, s0
 8009144:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009148:	ee70 7a66 	vsub.f32	s15, s0, s13
 800914c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009150:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009250 <__ieee754_rem_pio2f+0x240>
 8009154:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009158:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800915c:	ee15 2a90 	vmov	r2, s11
 8009160:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009164:	1a5b      	subs	r3, r3, r1
 8009166:	2b19      	cmp	r3, #25
 8009168:	dc04      	bgt.n	8009174 <__ieee754_rem_pio2f+0x164>
 800916a:	edc4 5a00 	vstr	s11, [r4]
 800916e:	eeb0 0a66 	vmov.f32	s0, s13
 8009172:	e7cf      	b.n	8009114 <__ieee754_rem_pio2f+0x104>
 8009174:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009260 <__ieee754_rem_pio2f+0x250>
 8009178:	eeb0 0a66 	vmov.f32	s0, s13
 800917c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009180:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009184:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009264 <__ieee754_rem_pio2f+0x254>
 8009188:	eee6 7a25 	vfma.f32	s15, s12, s11
 800918c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009190:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009194:	ed84 7a00 	vstr	s14, [r4]
 8009198:	e7bc      	b.n	8009114 <__ieee754_rem_pio2f+0x104>
 800919a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800919e:	d306      	bcc.n	80091ae <__ieee754_rem_pio2f+0x19e>
 80091a0:	ee70 7a40 	vsub.f32	s15, s0, s0
 80091a4:	edc0 7a01 	vstr	s15, [r0, #4]
 80091a8:	edc0 7a00 	vstr	s15, [r0]
 80091ac:	e73e      	b.n	800902c <__ieee754_rem_pio2f+0x1c>
 80091ae:	15ea      	asrs	r2, r5, #23
 80091b0:	3a86      	subs	r2, #134	@ 0x86
 80091b2:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80091b6:	ee07 3a90 	vmov	s15, r3
 80091ba:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80091be:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009268 <__ieee754_rem_pio2f+0x258>
 80091c2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80091c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091ca:	ed8d 7a03 	vstr	s14, [sp, #12]
 80091ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80091d2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80091d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80091da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091de:	ed8d 7a04 	vstr	s14, [sp, #16]
 80091e2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80091e6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80091ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091ee:	edcd 7a05 	vstr	s15, [sp, #20]
 80091f2:	d11e      	bne.n	8009232 <__ieee754_rem_pio2f+0x222>
 80091f4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80091f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091fc:	bf0c      	ite	eq
 80091fe:	2301      	moveq	r3, #1
 8009200:	2302      	movne	r3, #2
 8009202:	491a      	ldr	r1, [pc, #104]	@ (800926c <__ieee754_rem_pio2f+0x25c>)
 8009204:	9101      	str	r1, [sp, #4]
 8009206:	2102      	movs	r1, #2
 8009208:	9100      	str	r1, [sp, #0]
 800920a:	a803      	add	r0, sp, #12
 800920c:	4621      	mov	r1, r4
 800920e:	f000 f837 	bl	8009280 <__kernel_rem_pio2f>
 8009212:	2e00      	cmp	r6, #0
 8009214:	f6bf af2f 	bge.w	8009076 <__ieee754_rem_pio2f+0x66>
 8009218:	edd4 7a00 	vldr	s15, [r4]
 800921c:	eef1 7a67 	vneg.f32	s15, s15
 8009220:	edc4 7a00 	vstr	s15, [r4]
 8009224:	edd4 7a01 	vldr	s15, [r4, #4]
 8009228:	eef1 7a67 	vneg.f32	s15, s15
 800922c:	edc4 7a01 	vstr	s15, [r4, #4]
 8009230:	e782      	b.n	8009138 <__ieee754_rem_pio2f+0x128>
 8009232:	2303      	movs	r3, #3
 8009234:	e7e5      	b.n	8009202 <__ieee754_rem_pio2f+0x1f2>
 8009236:	bf00      	nop
 8009238:	3f490fd8 	.word	0x3f490fd8
 800923c:	4016cbe3 	.word	0x4016cbe3
 8009240:	3fc90f80 	.word	0x3fc90f80
 8009244:	3fc90fd0 	.word	0x3fc90fd0
 8009248:	37354400 	.word	0x37354400
 800924c:	37354443 	.word	0x37354443
 8009250:	2e85a308 	.word	0x2e85a308
 8009254:	43490f80 	.word	0x43490f80
 8009258:	3f22f984 	.word	0x3f22f984
 800925c:	080099c0 	.word	0x080099c0
 8009260:	2e85a300 	.word	0x2e85a300
 8009264:	248d3132 	.word	0x248d3132
 8009268:	43800000 	.word	0x43800000
 800926c:	08009a40 	.word	0x08009a40

08009270 <fabsf>:
 8009270:	ee10 3a10 	vmov	r3, s0
 8009274:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009278:	ee00 3a10 	vmov	s0, r3
 800927c:	4770      	bx	lr
	...

08009280 <__kernel_rem_pio2f>:
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	ed2d 8b04 	vpush	{d8-d9}
 8009288:	b0d9      	sub	sp, #356	@ 0x164
 800928a:	4690      	mov	r8, r2
 800928c:	9001      	str	r0, [sp, #4]
 800928e:	4ab6      	ldr	r2, [pc, #728]	@ (8009568 <__kernel_rem_pio2f+0x2e8>)
 8009290:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8009292:	f118 0f04 	cmn.w	r8, #4
 8009296:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800929a:	460f      	mov	r7, r1
 800929c:	f103 3bff 	add.w	fp, r3, #4294967295
 80092a0:	db26      	blt.n	80092f0 <__kernel_rem_pio2f+0x70>
 80092a2:	f1b8 0203 	subs.w	r2, r8, #3
 80092a6:	bf48      	it	mi
 80092a8:	f108 0204 	addmi.w	r2, r8, #4
 80092ac:	10d2      	asrs	r2, r2, #3
 80092ae:	1c55      	adds	r5, r2, #1
 80092b0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80092b2:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 80092b6:	00e8      	lsls	r0, r5, #3
 80092b8:	eba2 060b 	sub.w	r6, r2, fp
 80092bc:	9002      	str	r0, [sp, #8]
 80092be:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 80092c2:	eb0a 0c0b 	add.w	ip, sl, fp
 80092c6:	ac1c      	add	r4, sp, #112	@ 0x70
 80092c8:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 80092cc:	2000      	movs	r0, #0
 80092ce:	4560      	cmp	r0, ip
 80092d0:	dd10      	ble.n	80092f4 <__kernel_rem_pio2f+0x74>
 80092d2:	a91c      	add	r1, sp, #112	@ 0x70
 80092d4:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 80092d8:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 80092dc:	2600      	movs	r6, #0
 80092de:	4556      	cmp	r6, sl
 80092e0:	dc24      	bgt.n	800932c <__kernel_rem_pio2f+0xac>
 80092e2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80092e6:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 80092ea:	4684      	mov	ip, r0
 80092ec:	2400      	movs	r4, #0
 80092ee:	e016      	b.n	800931e <__kernel_rem_pio2f+0x9e>
 80092f0:	2200      	movs	r2, #0
 80092f2:	e7dc      	b.n	80092ae <__kernel_rem_pio2f+0x2e>
 80092f4:	42c6      	cmn	r6, r0
 80092f6:	bf5d      	ittte	pl
 80092f8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80092fc:	ee07 1a90 	vmovpl	s15, r1
 8009300:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8009304:	eef0 7a47 	vmovmi.f32	s15, s14
 8009308:	ece4 7a01 	vstmia	r4!, {s15}
 800930c:	3001      	adds	r0, #1
 800930e:	e7de      	b.n	80092ce <__kernel_rem_pio2f+0x4e>
 8009310:	ecfe 6a01 	vldmia	lr!, {s13}
 8009314:	ed3c 7a01 	vldmdb	ip!, {s14}
 8009318:	eee6 7a87 	vfma.f32	s15, s13, s14
 800931c:	3401      	adds	r4, #1
 800931e:	455c      	cmp	r4, fp
 8009320:	ddf6      	ble.n	8009310 <__kernel_rem_pio2f+0x90>
 8009322:	ece9 7a01 	vstmia	r9!, {s15}
 8009326:	3601      	adds	r6, #1
 8009328:	3004      	adds	r0, #4
 800932a:	e7d8      	b.n	80092de <__kernel_rem_pio2f+0x5e>
 800932c:	a908      	add	r1, sp, #32
 800932e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009332:	9104      	str	r1, [sp, #16]
 8009334:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009336:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8009574 <__kernel_rem_pio2f+0x2f4>
 800933a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8009570 <__kernel_rem_pio2f+0x2f0>
 800933e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8009342:	9203      	str	r2, [sp, #12]
 8009344:	4654      	mov	r4, sl
 8009346:	00a2      	lsls	r2, r4, #2
 8009348:	9205      	str	r2, [sp, #20]
 800934a:	aa58      	add	r2, sp, #352	@ 0x160
 800934c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009350:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009354:	a944      	add	r1, sp, #272	@ 0x110
 8009356:	aa08      	add	r2, sp, #32
 8009358:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800935c:	4694      	mov	ip, r2
 800935e:	4626      	mov	r6, r4
 8009360:	2e00      	cmp	r6, #0
 8009362:	dc4c      	bgt.n	80093fe <__kernel_rem_pio2f+0x17e>
 8009364:	4628      	mov	r0, r5
 8009366:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800936a:	f000 f9f1 	bl	8009750 <scalbnf>
 800936e:	eeb0 8a40 	vmov.f32	s16, s0
 8009372:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8009376:	ee28 0a00 	vmul.f32	s0, s16, s0
 800937a:	f000 fa4f 	bl	800981c <floorf>
 800937e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8009382:	eea0 8a67 	vfms.f32	s16, s0, s15
 8009386:	2d00      	cmp	r5, #0
 8009388:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800938c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009390:	ee17 9a90 	vmov	r9, s15
 8009394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009398:	ee38 8a67 	vsub.f32	s16, s16, s15
 800939c:	dd41      	ble.n	8009422 <__kernel_rem_pio2f+0x1a2>
 800939e:	f104 3cff 	add.w	ip, r4, #4294967295
 80093a2:	a908      	add	r1, sp, #32
 80093a4:	f1c5 0e08 	rsb	lr, r5, #8
 80093a8:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 80093ac:	fa46 f00e 	asr.w	r0, r6, lr
 80093b0:	4481      	add	r9, r0
 80093b2:	fa00 f00e 	lsl.w	r0, r0, lr
 80093b6:	1a36      	subs	r6, r6, r0
 80093b8:	f1c5 0007 	rsb	r0, r5, #7
 80093bc:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 80093c0:	4106      	asrs	r6, r0
 80093c2:	2e00      	cmp	r6, #0
 80093c4:	dd3c      	ble.n	8009440 <__kernel_rem_pio2f+0x1c0>
 80093c6:	f04f 0e00 	mov.w	lr, #0
 80093ca:	f109 0901 	add.w	r9, r9, #1
 80093ce:	4670      	mov	r0, lr
 80093d0:	4574      	cmp	r4, lr
 80093d2:	dc68      	bgt.n	80094a6 <__kernel_rem_pio2f+0x226>
 80093d4:	2d00      	cmp	r5, #0
 80093d6:	dd03      	ble.n	80093e0 <__kernel_rem_pio2f+0x160>
 80093d8:	2d01      	cmp	r5, #1
 80093da:	d074      	beq.n	80094c6 <__kernel_rem_pio2f+0x246>
 80093dc:	2d02      	cmp	r5, #2
 80093de:	d07d      	beq.n	80094dc <__kernel_rem_pio2f+0x25c>
 80093e0:	2e02      	cmp	r6, #2
 80093e2:	d12d      	bne.n	8009440 <__kernel_rem_pio2f+0x1c0>
 80093e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80093e8:	ee30 8a48 	vsub.f32	s16, s0, s16
 80093ec:	b340      	cbz	r0, 8009440 <__kernel_rem_pio2f+0x1c0>
 80093ee:	4628      	mov	r0, r5
 80093f0:	9306      	str	r3, [sp, #24]
 80093f2:	f000 f9ad 	bl	8009750 <scalbnf>
 80093f6:	9b06      	ldr	r3, [sp, #24]
 80093f8:	ee38 8a40 	vsub.f32	s16, s16, s0
 80093fc:	e020      	b.n	8009440 <__kernel_rem_pio2f+0x1c0>
 80093fe:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009402:	3e01      	subs	r6, #1
 8009404:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800940c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009410:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009414:	ecac 0a01 	vstmia	ip!, {s0}
 8009418:	ed30 0a01 	vldmdb	r0!, {s0}
 800941c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009420:	e79e      	b.n	8009360 <__kernel_rem_pio2f+0xe0>
 8009422:	d105      	bne.n	8009430 <__kernel_rem_pio2f+0x1b0>
 8009424:	1e60      	subs	r0, r4, #1
 8009426:	a908      	add	r1, sp, #32
 8009428:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800942c:	11f6      	asrs	r6, r6, #7
 800942e:	e7c8      	b.n	80093c2 <__kernel_rem_pio2f+0x142>
 8009430:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009434:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800943c:	da31      	bge.n	80094a2 <__kernel_rem_pio2f+0x222>
 800943e:	2600      	movs	r6, #0
 8009440:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009448:	f040 8098 	bne.w	800957c <__kernel_rem_pio2f+0x2fc>
 800944c:	1e60      	subs	r0, r4, #1
 800944e:	2200      	movs	r2, #0
 8009450:	4550      	cmp	r0, sl
 8009452:	da4b      	bge.n	80094ec <__kernel_rem_pio2f+0x26c>
 8009454:	2a00      	cmp	r2, #0
 8009456:	d065      	beq.n	8009524 <__kernel_rem_pio2f+0x2a4>
 8009458:	3c01      	subs	r4, #1
 800945a:	ab08      	add	r3, sp, #32
 800945c:	3d08      	subs	r5, #8
 800945e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d0f8      	beq.n	8009458 <__kernel_rem_pio2f+0x1d8>
 8009466:	4628      	mov	r0, r5
 8009468:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800946c:	f000 f970 	bl	8009750 <scalbnf>
 8009470:	1c63      	adds	r3, r4, #1
 8009472:	aa44      	add	r2, sp, #272	@ 0x110
 8009474:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8009574 <__kernel_rem_pio2f+0x2f4>
 8009478:	0099      	lsls	r1, r3, #2
 800947a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800947e:	4623      	mov	r3, r4
 8009480:	2b00      	cmp	r3, #0
 8009482:	f280 80a9 	bge.w	80095d8 <__kernel_rem_pio2f+0x358>
 8009486:	4623      	mov	r3, r4
 8009488:	2b00      	cmp	r3, #0
 800948a:	f2c0 80c7 	blt.w	800961c <__kernel_rem_pio2f+0x39c>
 800948e:	aa44      	add	r2, sp, #272	@ 0x110
 8009490:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8009494:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800956c <__kernel_rem_pio2f+0x2ec>
 8009498:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 800949c:	2000      	movs	r0, #0
 800949e:	1ae2      	subs	r2, r4, r3
 80094a0:	e0b1      	b.n	8009606 <__kernel_rem_pio2f+0x386>
 80094a2:	2602      	movs	r6, #2
 80094a4:	e78f      	b.n	80093c6 <__kernel_rem_pio2f+0x146>
 80094a6:	f852 1b04 	ldr.w	r1, [r2], #4
 80094aa:	b948      	cbnz	r0, 80094c0 <__kernel_rem_pio2f+0x240>
 80094ac:	b121      	cbz	r1, 80094b8 <__kernel_rem_pio2f+0x238>
 80094ae:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80094b2:	f842 1c04 	str.w	r1, [r2, #-4]
 80094b6:	2101      	movs	r1, #1
 80094b8:	f10e 0e01 	add.w	lr, lr, #1
 80094bc:	4608      	mov	r0, r1
 80094be:	e787      	b.n	80093d0 <__kernel_rem_pio2f+0x150>
 80094c0:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 80094c4:	e7f5      	b.n	80094b2 <__kernel_rem_pio2f+0x232>
 80094c6:	f104 3cff 	add.w	ip, r4, #4294967295
 80094ca:	aa08      	add	r2, sp, #32
 80094cc:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80094d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80094d4:	a908      	add	r1, sp, #32
 80094d6:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 80094da:	e781      	b.n	80093e0 <__kernel_rem_pio2f+0x160>
 80094dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80094e0:	aa08      	add	r2, sp, #32
 80094e2:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 80094e6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80094ea:	e7f3      	b.n	80094d4 <__kernel_rem_pio2f+0x254>
 80094ec:	a908      	add	r1, sp, #32
 80094ee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80094f2:	3801      	subs	r0, #1
 80094f4:	430a      	orrs	r2, r1
 80094f6:	e7ab      	b.n	8009450 <__kernel_rem_pio2f+0x1d0>
 80094f8:	3201      	adds	r2, #1
 80094fa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80094fe:	2e00      	cmp	r6, #0
 8009500:	d0fa      	beq.n	80094f8 <__kernel_rem_pio2f+0x278>
 8009502:	9905      	ldr	r1, [sp, #20]
 8009504:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8009508:	eb0d 0001 	add.w	r0, sp, r1
 800950c:	18e6      	adds	r6, r4, r3
 800950e:	a91c      	add	r1, sp, #112	@ 0x70
 8009510:	f104 0c01 	add.w	ip, r4, #1
 8009514:	384c      	subs	r0, #76	@ 0x4c
 8009516:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800951a:	4422      	add	r2, r4
 800951c:	4562      	cmp	r2, ip
 800951e:	da04      	bge.n	800952a <__kernel_rem_pio2f+0x2aa>
 8009520:	4614      	mov	r4, r2
 8009522:	e710      	b.n	8009346 <__kernel_rem_pio2f+0xc6>
 8009524:	9804      	ldr	r0, [sp, #16]
 8009526:	2201      	movs	r2, #1
 8009528:	e7e7      	b.n	80094fa <__kernel_rem_pio2f+0x27a>
 800952a:	9903      	ldr	r1, [sp, #12]
 800952c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009530:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8009534:	9105      	str	r1, [sp, #20]
 8009536:	ee07 1a90 	vmov	s15, r1
 800953a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800953e:	2400      	movs	r4, #0
 8009540:	ece6 7a01 	vstmia	r6!, {s15}
 8009544:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 8009548:	46b1      	mov	r9, r6
 800954a:	455c      	cmp	r4, fp
 800954c:	dd04      	ble.n	8009558 <__kernel_rem_pio2f+0x2d8>
 800954e:	ece0 7a01 	vstmia	r0!, {s15}
 8009552:	f10c 0c01 	add.w	ip, ip, #1
 8009556:	e7e1      	b.n	800951c <__kernel_rem_pio2f+0x29c>
 8009558:	ecfe 6a01 	vldmia	lr!, {s13}
 800955c:	ed39 7a01 	vldmdb	r9!, {s14}
 8009560:	3401      	adds	r4, #1
 8009562:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009566:	e7f0      	b.n	800954a <__kernel_rem_pio2f+0x2ca>
 8009568:	08009d84 	.word	0x08009d84
 800956c:	08009d58 	.word	0x08009d58
 8009570:	43800000 	.word	0x43800000
 8009574:	3b800000 	.word	0x3b800000
 8009578:	00000000 	.word	0x00000000
 800957c:	9b02      	ldr	r3, [sp, #8]
 800957e:	eeb0 0a48 	vmov.f32	s0, s16
 8009582:	eba3 0008 	sub.w	r0, r3, r8
 8009586:	f000 f8e3 	bl	8009750 <scalbnf>
 800958a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8009570 <__kernel_rem_pio2f+0x2f0>
 800958e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009596:	db19      	blt.n	80095cc <__kernel_rem_pio2f+0x34c>
 8009598:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8009574 <__kernel_rem_pio2f+0x2f4>
 800959c:	ee60 7a27 	vmul.f32	s15, s0, s15
 80095a0:	aa08      	add	r2, sp, #32
 80095a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80095a6:	3508      	adds	r5, #8
 80095a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095ac:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80095b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80095b4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80095b8:	ee10 3a10 	vmov	r3, s0
 80095bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80095c0:	ee17 3a90 	vmov	r3, s15
 80095c4:	3401      	adds	r4, #1
 80095c6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80095ca:	e74c      	b.n	8009466 <__kernel_rem_pio2f+0x1e6>
 80095cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80095d0:	aa08      	add	r2, sp, #32
 80095d2:	ee10 3a10 	vmov	r3, s0
 80095d6:	e7f6      	b.n	80095c6 <__kernel_rem_pio2f+0x346>
 80095d8:	a808      	add	r0, sp, #32
 80095da:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 80095de:	9001      	str	r0, [sp, #4]
 80095e0:	ee07 0a90 	vmov	s15, r0
 80095e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80095e8:	3b01      	subs	r3, #1
 80095ea:	ee67 7a80 	vmul.f32	s15, s15, s0
 80095ee:	ee20 0a07 	vmul.f32	s0, s0, s14
 80095f2:	ed62 7a01 	vstmdb	r2!, {s15}
 80095f6:	e743      	b.n	8009480 <__kernel_rem_pio2f+0x200>
 80095f8:	ecfc 6a01 	vldmia	ip!, {s13}
 80095fc:	ecb5 7a01 	vldmia	r5!, {s14}
 8009600:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009604:	3001      	adds	r0, #1
 8009606:	4550      	cmp	r0, sl
 8009608:	dc01      	bgt.n	800960e <__kernel_rem_pio2f+0x38e>
 800960a:	4290      	cmp	r0, r2
 800960c:	ddf4      	ble.n	80095f8 <__kernel_rem_pio2f+0x378>
 800960e:	a858      	add	r0, sp, #352	@ 0x160
 8009610:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009614:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8009618:	3b01      	subs	r3, #1
 800961a:	e735      	b.n	8009488 <__kernel_rem_pio2f+0x208>
 800961c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800961e:	2b02      	cmp	r3, #2
 8009620:	dc09      	bgt.n	8009636 <__kernel_rem_pio2f+0x3b6>
 8009622:	2b00      	cmp	r3, #0
 8009624:	dc27      	bgt.n	8009676 <__kernel_rem_pio2f+0x3f6>
 8009626:	d040      	beq.n	80096aa <__kernel_rem_pio2f+0x42a>
 8009628:	f009 0007 	and.w	r0, r9, #7
 800962c:	b059      	add	sp, #356	@ 0x164
 800962e:	ecbd 8b04 	vpop	{d8-d9}
 8009632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009636:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009638:	2b03      	cmp	r3, #3
 800963a:	d1f5      	bne.n	8009628 <__kernel_rem_pio2f+0x3a8>
 800963c:	aa30      	add	r2, sp, #192	@ 0xc0
 800963e:	1f0b      	subs	r3, r1, #4
 8009640:	4413      	add	r3, r2
 8009642:	461a      	mov	r2, r3
 8009644:	4620      	mov	r0, r4
 8009646:	2800      	cmp	r0, #0
 8009648:	dc50      	bgt.n	80096ec <__kernel_rem_pio2f+0x46c>
 800964a:	4622      	mov	r2, r4
 800964c:	2a01      	cmp	r2, #1
 800964e:	dc5d      	bgt.n	800970c <__kernel_rem_pio2f+0x48c>
 8009650:	ab30      	add	r3, sp, #192	@ 0xc0
 8009652:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 8009656:	440b      	add	r3, r1
 8009658:	2c01      	cmp	r4, #1
 800965a:	dc67      	bgt.n	800972c <__kernel_rem_pio2f+0x4ac>
 800965c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8009660:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8009664:	2e00      	cmp	r6, #0
 8009666:	d167      	bne.n	8009738 <__kernel_rem_pio2f+0x4b8>
 8009668:	edc7 6a00 	vstr	s13, [r7]
 800966c:	ed87 7a01 	vstr	s14, [r7, #4]
 8009670:	edc7 7a02 	vstr	s15, [r7, #8]
 8009674:	e7d8      	b.n	8009628 <__kernel_rem_pio2f+0x3a8>
 8009676:	ab30      	add	r3, sp, #192	@ 0xc0
 8009678:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 800967c:	440b      	add	r3, r1
 800967e:	4622      	mov	r2, r4
 8009680:	2a00      	cmp	r2, #0
 8009682:	da24      	bge.n	80096ce <__kernel_rem_pio2f+0x44e>
 8009684:	b34e      	cbz	r6, 80096da <__kernel_rem_pio2f+0x45a>
 8009686:	eef1 7a47 	vneg.f32	s15, s14
 800968a:	edc7 7a00 	vstr	s15, [r7]
 800968e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8009692:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009696:	aa31      	add	r2, sp, #196	@ 0xc4
 8009698:	2301      	movs	r3, #1
 800969a:	429c      	cmp	r4, r3
 800969c:	da20      	bge.n	80096e0 <__kernel_rem_pio2f+0x460>
 800969e:	b10e      	cbz	r6, 80096a4 <__kernel_rem_pio2f+0x424>
 80096a0:	eef1 7a67 	vneg.f32	s15, s15
 80096a4:	edc7 7a01 	vstr	s15, [r7, #4]
 80096a8:	e7be      	b.n	8009628 <__kernel_rem_pio2f+0x3a8>
 80096aa:	ab30      	add	r3, sp, #192	@ 0xc0
 80096ac:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8009578 <__kernel_rem_pio2f+0x2f8>
 80096b0:	440b      	add	r3, r1
 80096b2:	2c00      	cmp	r4, #0
 80096b4:	da05      	bge.n	80096c2 <__kernel_rem_pio2f+0x442>
 80096b6:	b10e      	cbz	r6, 80096bc <__kernel_rem_pio2f+0x43c>
 80096b8:	eef1 7a67 	vneg.f32	s15, s15
 80096bc:	edc7 7a00 	vstr	s15, [r7]
 80096c0:	e7b2      	b.n	8009628 <__kernel_rem_pio2f+0x3a8>
 80096c2:	ed33 7a01 	vldmdb	r3!, {s14}
 80096c6:	3c01      	subs	r4, #1
 80096c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096cc:	e7f1      	b.n	80096b2 <__kernel_rem_pio2f+0x432>
 80096ce:	ed73 7a01 	vldmdb	r3!, {s15}
 80096d2:	3a01      	subs	r2, #1
 80096d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80096d8:	e7d2      	b.n	8009680 <__kernel_rem_pio2f+0x400>
 80096da:	eef0 7a47 	vmov.f32	s15, s14
 80096de:	e7d4      	b.n	800968a <__kernel_rem_pio2f+0x40a>
 80096e0:	ecb2 7a01 	vldmia	r2!, {s14}
 80096e4:	3301      	adds	r3, #1
 80096e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096ea:	e7d6      	b.n	800969a <__kernel_rem_pio2f+0x41a>
 80096ec:	ed72 7a01 	vldmdb	r2!, {s15}
 80096f0:	edd2 6a01 	vldr	s13, [r2, #4]
 80096f4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80096f8:	3801      	subs	r0, #1
 80096fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096fe:	ed82 7a00 	vstr	s14, [r2]
 8009702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009706:	edc2 7a01 	vstr	s15, [r2, #4]
 800970a:	e79c      	b.n	8009646 <__kernel_rem_pio2f+0x3c6>
 800970c:	ed73 7a01 	vldmdb	r3!, {s15}
 8009710:	edd3 6a01 	vldr	s13, [r3, #4]
 8009714:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009718:	3a01      	subs	r2, #1
 800971a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800971e:	ed83 7a00 	vstr	s14, [r3]
 8009722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009726:	edc3 7a01 	vstr	s15, [r3, #4]
 800972a:	e78f      	b.n	800964c <__kernel_rem_pio2f+0x3cc>
 800972c:	ed33 7a01 	vldmdb	r3!, {s14}
 8009730:	3c01      	subs	r4, #1
 8009732:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009736:	e78f      	b.n	8009658 <__kernel_rem_pio2f+0x3d8>
 8009738:	eef1 6a66 	vneg.f32	s13, s13
 800973c:	eeb1 7a47 	vneg.f32	s14, s14
 8009740:	edc7 6a00 	vstr	s13, [r7]
 8009744:	ed87 7a01 	vstr	s14, [r7, #4]
 8009748:	eef1 7a67 	vneg.f32	s15, s15
 800974c:	e790      	b.n	8009670 <__kernel_rem_pio2f+0x3f0>
 800974e:	bf00      	nop

08009750 <scalbnf>:
 8009750:	ee10 3a10 	vmov	r3, s0
 8009754:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009758:	d02b      	beq.n	80097b2 <scalbnf+0x62>
 800975a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800975e:	d302      	bcc.n	8009766 <scalbnf+0x16>
 8009760:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009764:	4770      	bx	lr
 8009766:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800976a:	d123      	bne.n	80097b4 <scalbnf+0x64>
 800976c:	4b24      	ldr	r3, [pc, #144]	@ (8009800 <scalbnf+0xb0>)
 800976e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009804 <scalbnf+0xb4>
 8009772:	4298      	cmp	r0, r3
 8009774:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009778:	db17      	blt.n	80097aa <scalbnf+0x5a>
 800977a:	ee10 3a10 	vmov	r3, s0
 800977e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009782:	3a19      	subs	r2, #25
 8009784:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009788:	4288      	cmp	r0, r1
 800978a:	dd15      	ble.n	80097b8 <scalbnf+0x68>
 800978c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009808 <scalbnf+0xb8>
 8009790:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800980c <scalbnf+0xbc>
 8009794:	ee10 3a10 	vmov	r3, s0
 8009798:	eeb0 7a67 	vmov.f32	s14, s15
 800979c:	2b00      	cmp	r3, #0
 800979e:	bfb8      	it	lt
 80097a0:	eef0 7a66 	vmovlt.f32	s15, s13
 80097a4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80097a8:	4770      	bx	lr
 80097aa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009810 <scalbnf+0xc0>
 80097ae:	ee27 0a80 	vmul.f32	s0, s15, s0
 80097b2:	4770      	bx	lr
 80097b4:	0dd2      	lsrs	r2, r2, #23
 80097b6:	e7e5      	b.n	8009784 <scalbnf+0x34>
 80097b8:	4410      	add	r0, r2
 80097ba:	28fe      	cmp	r0, #254	@ 0xfe
 80097bc:	dce6      	bgt.n	800978c <scalbnf+0x3c>
 80097be:	2800      	cmp	r0, #0
 80097c0:	dd06      	ble.n	80097d0 <scalbnf+0x80>
 80097c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80097c6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80097ca:	ee00 3a10 	vmov	s0, r3
 80097ce:	4770      	bx	lr
 80097d0:	f110 0f16 	cmn.w	r0, #22
 80097d4:	da09      	bge.n	80097ea <scalbnf+0x9a>
 80097d6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009810 <scalbnf+0xc0>
 80097da:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009814 <scalbnf+0xc4>
 80097de:	ee10 3a10 	vmov	r3, s0
 80097e2:	eeb0 7a67 	vmov.f32	s14, s15
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	e7d9      	b.n	800979e <scalbnf+0x4e>
 80097ea:	3019      	adds	r0, #25
 80097ec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80097f0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 80097f4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009818 <scalbnf+0xc8>
 80097f8:	ee07 3a90 	vmov	s15, r3
 80097fc:	e7d7      	b.n	80097ae <scalbnf+0x5e>
 80097fe:	bf00      	nop
 8009800:	ffff3cb0 	.word	0xffff3cb0
 8009804:	4c000000 	.word	0x4c000000
 8009808:	7149f2ca 	.word	0x7149f2ca
 800980c:	f149f2ca 	.word	0xf149f2ca
 8009810:	0da24260 	.word	0x0da24260
 8009814:	8da24260 	.word	0x8da24260
 8009818:	33000000 	.word	0x33000000

0800981c <floorf>:
 800981c:	ee10 3a10 	vmov	r3, s0
 8009820:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009824:	3a7f      	subs	r2, #127	@ 0x7f
 8009826:	2a16      	cmp	r2, #22
 8009828:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800982c:	dc2b      	bgt.n	8009886 <floorf+0x6a>
 800982e:	2a00      	cmp	r2, #0
 8009830:	da12      	bge.n	8009858 <floorf+0x3c>
 8009832:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009898 <floorf+0x7c>
 8009836:	ee30 0a27 	vadd.f32	s0, s0, s15
 800983a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800983e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009842:	dd06      	ble.n	8009852 <floorf+0x36>
 8009844:	2b00      	cmp	r3, #0
 8009846:	da24      	bge.n	8009892 <floorf+0x76>
 8009848:	2900      	cmp	r1, #0
 800984a:	4b14      	ldr	r3, [pc, #80]	@ (800989c <floorf+0x80>)
 800984c:	bf08      	it	eq
 800984e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009852:	ee00 3a10 	vmov	s0, r3
 8009856:	4770      	bx	lr
 8009858:	4911      	ldr	r1, [pc, #68]	@ (80098a0 <floorf+0x84>)
 800985a:	4111      	asrs	r1, r2
 800985c:	420b      	tst	r3, r1
 800985e:	d0fa      	beq.n	8009856 <floorf+0x3a>
 8009860:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009898 <floorf+0x7c>
 8009864:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009868:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800986c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009870:	ddef      	ble.n	8009852 <floorf+0x36>
 8009872:	2b00      	cmp	r3, #0
 8009874:	bfbe      	ittt	lt
 8009876:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800987a:	fa40 f202 	asrlt.w	r2, r0, r2
 800987e:	189b      	addlt	r3, r3, r2
 8009880:	ea23 0301 	bic.w	r3, r3, r1
 8009884:	e7e5      	b.n	8009852 <floorf+0x36>
 8009886:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800988a:	d3e4      	bcc.n	8009856 <floorf+0x3a>
 800988c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009890:	4770      	bx	lr
 8009892:	2300      	movs	r3, #0
 8009894:	e7dd      	b.n	8009852 <floorf+0x36>
 8009896:	bf00      	nop
 8009898:	7149f2ca 	.word	0x7149f2ca
 800989c:	bf800000 	.word	0xbf800000
 80098a0:	007fffff 	.word	0x007fffff

080098a4 <_init>:
 80098a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098a6:	bf00      	nop
 80098a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098aa:	bc08      	pop	{r3}
 80098ac:	469e      	mov	lr, r3
 80098ae:	4770      	bx	lr

080098b0 <_fini>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	bf00      	nop
 80098b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098b6:	bc08      	pop	{r3}
 80098b8:	469e      	mov	lr, r3
 80098ba:	4770      	bx	lr
