<stg><name>msn_table</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
entry:7  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i137P(i137* @rxExh2msnTable_upd_r_1, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:8  br i1 %tmp, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="137" op_0_bw="137" op_1_bw="137" op_2_bw="1">
<![CDATA[
:0  %tmp72 = call i137 @_ssdm_op_Read.ap_fifo.volatile.i137P(i137* @rxExh2msnTable_upd_r_1) nounwind

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="137">
<![CDATA[
:1  %trunc_ln321 = trunc i137 %tmp72 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="24" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_msn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i137.i32.i32(i137 %tmp72, i32 16, i32 39) nounwind

]]></Node>
<StgValue><ssdm name="tmp_msn_V_load_new_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_vaddr_V_load_new = call i64 @_ssdm_op_PartSelect.i64.i137.i32.i32(i137 %tmp72, i32 40, i32 103) nounwind

]]></Node>
<StgValue><ssdm name="tmp_vaddr_V_load_new"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="137" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_dma_length_V_loa = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp72, i32 104, i32 135) nounwind

]]></Node>
<StgValue><ssdm name="tmp_dma_length_V_loa"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="137" op_2_bw="32">
<![CDATA[
:5  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i137.i32(i137 %tmp72, i32 136)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_44, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0  %tmp_45 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @txExh2msnTable_req_V, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_45, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
:0  %tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @txExh2msnTable_req_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
:0  %tmp_46 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @if2msnTable_init_V, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_46, label %7, label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="48" op_0_bw="48" op_1_bw="48" op_2_bw="1">
<![CDATA[
:0  %tmp_3 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @if2msnTable_init_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="48">
<![CDATA[
:1  %trunc_ln321_4 = trunc i48 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln321_4"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_r_key_V_3_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %tmp_3, i32 16, i32 47) nounwind

]]></Node>
<StgValue><ssdm name="tmp_r_key_V_3_load_n"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="16">
<![CDATA[
:3  %zext_ln544_5 = zext i16 %trunc_ln321_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %msn_table_msn_V_addr_2 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr_2"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
:5  store i24 0, i24* %msn_table_msn_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %msn_table_vaddr_V_ad_2 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_ad_2"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:7  store i64 0, i64* %msn_table_vaddr_V_ad_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %msn_table_dma_length_3 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store i32 0, i32* %msn_table_dma_length_3, align 8

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %msn_table_r_key_V_ad_2 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_ad_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:11  store i32 %tmp_r_key_V_3_load_n, i32* %msn_table_r_key_V_ad_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="16">
<![CDATA[
:1  %zext_ln544_4 = zext i16 %tmp_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %msn_table_msn_V_addr_1 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="9">
<![CDATA[
:3  %tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_msn_V_6"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %msn_table_r_key_V_ad_1 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_4

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_ad_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
:5  %tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_r_key_V_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="16">
<![CDATA[
:6  %zext_ln544 = zext i16 %trunc_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %msn_table_msn_V_addr = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_msn_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="9">
<![CDATA[
:0  %tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_msn_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %msn_table_vaddr_V_ad_1 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_ad_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_vaddr_V"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %msn_table_dma_length_2 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="9">
<![CDATA[
:4  %tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_dma_length_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %msn_table_r_key_V_ad = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_r_key_V_ad"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
:6  %tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4

]]></Node>
<StgValue><ssdm name="tmp_r_key_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
:0  store i24 %tmp_msn_V_load_new_i, i24* %msn_table_msn_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %msn_table_vaddr_V_ad = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_vaddr_V_ad"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
:2  store i64 %tmp_vaddr_V_load_new, i64* %msn_table_vaddr_V_ad, align 8

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %msn_table_dma_length_1 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="msn_table_dma_length_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %tmp_dma_length_V_loa, i32* %msn_table_dma_length_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i48* @if2msnTable_init_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i152* @msnTable2rxExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i56* @msnTable2txExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i137* @rxExh2msnTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i16* @txExh2msnTable_req_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln51"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @msn_table_msn_V, [500 x i64]* @msn_table_vaddr_V, [500 x i32]* @msn_table_dma_length, [500 x i32]* @msn_table_r_key_V, [1 x i8]* @p_str37, [12 x i8]* @p_str1, [1 x i8]* @p_str37, i32 -1, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln55"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1.i:0  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="9">
<![CDATA[
:3  %tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_msn_V_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="9">
<![CDATA[
:5  %tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_r_key_V_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="56" op_0_bw="56" op_1_bw="32" op_2_bw="24">
<![CDATA[
:6  %tmp_2 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %tmp_r_key_V_1, i24 %tmp_msn_V_6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="56">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i56P(i56* @msnTable2txExh_rsp_V, i56 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %8

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %msn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="9">
<![CDATA[
:0  %tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_msn_V"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_vaddr_V"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="9">
<![CDATA[
:4  %tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8

]]></Node>
<StgValue><ssdm name="tmp_dma_length_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="9">
<![CDATA[
:6  %tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4

]]></Node>
<StgValue><ssdm name="tmp_r_key_V"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="152" op_0_bw="152" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="24">
<![CDATA[
:7  %tmp_1 = call i152 @_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24(i32 %tmp_r_key_V, i32 %tmp_dma_length_V, i64 %tmp_vaddr_V, i24 %tmp_msn_V) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="152">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i152P(i152* @msnTable2rxExh_rsp_V, i152 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %msn_table.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
msn_table.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
