project -fileorder "C:/Program\ Files/diamond/3.10_x64/cae_library/synthesis/vhdl/machxo2.vhd" "C:/Users/Valery\ Garibay/Documents/alu00/anda00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/ora00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/xora00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/nanda00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/nora00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/xnora00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/nota00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/adder8bita00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/substract8bita00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/mult8bita00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/ac800.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/packagealu00.vhdl" "C:/Users/Valery\ Garibay/Documents/6_semestre/arqui/topdivVHDL/div00.vhdl" "C:/Users/Valery\ Garibay/Documents/6_semestre/arqui/topdivVHDL/osc00.vhdl" "C:/Users/Valery\ Garibay/Documents/6_semestre/arqui/topdivVHDL/packagediv00.vhdl" "C:/Users/Valery\ Garibay/Documents/6_semestre/arqui/topdivVHDL/topdv00.vhdl" "C:/Users/Valery\ Garibay/Documents/alu00/topalu00.vhdl" 