<def f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='259' ll='261' type='llvm::SlotIndex llvm::SlotIndex::getDeadSlot() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SlotIndexes.h' l='258'>/// Returns the dead def kill slot for the current instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='250' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/InterferenceCache.cpp' l='254' u='c' c='_ZN4llvm17InterferenceCache5Entry6updateEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='95' u='c' c='_ZN12_GLOBAL__N_121CalcLiveRangeUtilBase13createDeadDefEN4llvm9SlotIndexEPNS1_20BumpPtrAllocatorImplINS1_15MallocAllocatorELm4096ELm4096ELm128EEEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='116' u='c' c='_ZN12_GLOBAL__N_121CalcLiveRangeUtilBase13createDeadDefEN4llvm9SlotIndexEPNS1_20BumpPtrAllocatorImplINS1_15MallocAllocatorELm4096ELm4096ELm128EEEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='369' u='c' c='_ZL23createSegmentsForValuesRN4llvm9LiveRangeENS_14iterator_rangeIPPNS_6VNInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='535' u='c' c='_ZN4llvm13LiveIntervals17computeDeadValuesERNS_12LiveIntervalEPNS_15SmallVectorImplIPNS_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='617' u='c' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1191' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1243' u='c' c='_ZN4llvm13LiveIntervals8HMEditor14handleMoveDownERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1272' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1410' u='c' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1612' u='c' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='367' u='c' c='_ZN4llvm13LiveRangeEdit16eliminateDeadDefEPNS_12MachineInstrERNS_9SetVectorIPNS_12LiveIntervalENS_11SmallVectorIS5_Lj8EEENS_11SmallPtrSetIS5_Lj8EEEEEPNS_9AAResultsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2776' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='404' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='607' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='640' u='c' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1274' u='c' c='_ZNK4llvm18RegPressureTracker16getLiveThroughAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='360' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1244' u='c' c='_ZL17removeDeadSegmentN4llvm9SlotIndexERNS_9LiveRangeE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1423' u='c' c='_ZN4llvm11SplitEditor18deleteRematVictimsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='211' u='c' c='_ZN4llvm13getLiveRegMapEOT_bRNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='244' u='c' c='_ZN4llvm16getLiveRegsAfterERKNS_12MachineInstrERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp' l='140' u='c' c='_ZL20replaceDominatedUsesRN4llvm17MachineBasicBlockERNS_12MachineInstrEjjRKNS_19MachineRegisterInfoERNS_20MachineDominatorTreeERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='589' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
