<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.13.2" xml:lang="en-US">
  <compounddef id="hpm__gpu__regs_8h" kind="file" language="C++">
    <compoundname>hpm_gpu_regs.h</compoundname>
    <includedby refid="HPM6800_2HPM6880_2hpm__soc_8h" local="yes">soc/HPM6800/HPM6880/hpm_soc.h</includedby>
    <invincdepgraph>
      <node id="3">
        <label>soc/HPM6800/HPM6880/hpm_clock_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__clock__drv_8c"/>
      </node>
      <node id="4">
        <label>soc/HPM6800/HPM6880/hpm_enet_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__enet__soc__drv_8h"/>
      </node>
      <node id="5">
        <label>soc/HPM6800/HPM6880/hpm_mcan_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__mcan__soc_8h"/>
      </node>
      <node id="6">
        <label>soc/HPM6800/HPM6880/hpm_otp_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__otp__drv_8c"/>
      </node>
      <node id="7">
        <label>soc/HPM6800/HPM6880/hpm_sdxc_soc_drv.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__sdxc__soc__drv_8h"/>
      </node>
      <node id="2">
        <label>soc/HPM6800/HPM6880/hpm_soc.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="10" relation="include">
        </childnode>
      </node>
      <node id="8">
        <label>soc/HPM6800/HPM6880/hpm_soc_feature.h</label>
        <link refid="HPM6800_2HPM6880_2hpm__soc__feature_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
      </node>
      <node id="9">
        <label>soc/HPM6800/HPM6880/hpm_sysctl_drv.c</label>
        <link refid="HPM6800_2HPM6880_2hpm__sysctl__drv_8c"/>
      </node>
      <node id="10">
        <label>soc/HPM6800/HPM6880/system.c</label>
        <link refid="HPM6800_2HPM6880_2system_8c"/>
      </node>
      <node id="1">
        <label>soc/HPM6800/ip/hpm_gpu_regs.h</label>
        <link refid="hpm__gpu__regs_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
    <innerclass refid="structGPU__Type" prot="public">GPU_Type</innerclass>
    <sectiondef kind="define">
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a069dc11adcb768a339a32f42ebdd9f72" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK</name>
        <initializer>(0x80000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="48" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6dcab512097c3c9b050d0bf90aaad069" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT</name>
        <initializer>(19U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="49" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a54f2c296f2382c6f25a0383e3d6f4d92" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a6dcab512097c3c9b050d0bf90aaad069" kindref="member">GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a069dc11adcb768a339a32f42ebdd9f72" kindref="member">GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="50" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aef920e1d62aa2dbabdb5c05b6b1e15a1" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a069dc11adcb768a339a32f42ebdd9f72" kindref="member">GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a6dcab512097c3c9b050d0bf90aaad069" kindref="member">GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="51" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a914b53de4ff23f89bb5ad9fe57ae7f6b" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE_VG_MASK</name>
        <initializer>(0x40000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="58" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aaf2495e899a4256c10f5741520c80f24" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT</name>
        <initializer>(18U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="59" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af315417bcf800eff331ff7e8cb2b9554" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE_VG_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a914b53de4ff23f89bb5ad9fe57ae7f6b" kindref="member">GPU_AQHICLOCKCONTROL_IDLE_VG_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1aaf2495e899a4256c10f5741520c80f24" kindref="member">GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="60" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa5b5995dd2a2575f5ce49c0314a88375" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE2_D_MASK</name>
        <initializer>(0x20000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="67" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="67" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6a43c99351f07ecff595e49ab7f6abda" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT</name>
        <initializer>(17U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="68" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="68" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aca47b098ebc6a4ca5994882d7d928379" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE2_D_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1aa5b5995dd2a2575f5ce49c0314a88375" kindref="member">GPU_AQHICLOCKCONTROL_IDLE2_D_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a6a43c99351f07ecff595e49ab7f6abda" kindref="member">GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="69" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8fe2f6b5385dcb9ebeee66ec8284b829" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE3_D_MASK</name>
        <initializer>(0x10000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="76" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="76" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aede4f490cece1c9c1b199459f28a3f0d" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="77" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="77" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa04b2b4b0aaa07374e15a2f593b08c23" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_IDLE3_D_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a8fe2f6b5385dcb9ebeee66ec8284b829" kindref="member">GPU_AQHICLOCKCONTROL_IDLE3_D_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1aede4f490cece1c9c1b199459f28a3f0d" kindref="member">GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="78" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="78" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a33a3d3032899eafd72df89eb40d047a5" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK</name>
        <initializer>(0x2000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="85" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="85" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ae687d1cefe06571378e4902275b24360" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT</name>
        <initializer>(13U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="86" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a004cb84119e1133373a5ae60ff6e8a13" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ae687d1cefe06571378e4902275b24360" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a33a3d3032899eafd72df89eb40d047a5" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="87" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1adc4e257e0ff40c105cc6871d626a6184" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a33a3d3032899eafd72df89eb40d047a5" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ae687d1cefe06571378e4902275b24360" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="88" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a281c6670f3f40820646b4ce741876f07" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="95" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a317bcb91e7b3abdac6f7b8f8af878343" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="96" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8631cbe29648f07b8a10291ecbdf7c75" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_SOFT_RESET_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a317bcb91e7b3abdac6f7b8f8af878343" kindref="member">GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a281c6670f3f40820646b4ce741876f07" kindref="member">GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="97" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa5528d5c763b4df90330d9f46baf49ff" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_SOFT_RESET_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a281c6670f3f40820646b4ce741876f07" kindref="member">GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a317bcb91e7b3abdac6f7b8f8af878343" kindref="member">GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="98" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ad4aba2ae0b71efa393a1e23852240365" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK</name>
        <initializer>(0x800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="105" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2644fa3909ff75fc87ba4a747c77036f" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="106" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a17d196576dfa1098f8ebb6e04378ee5e" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a2644fa3909ff75fc87ba4a747c77036f" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1ad4aba2ae0b71efa393a1e23852240365" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="107" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a229bd6f236787337fc2b8d23f8cb2549" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ad4aba2ae0b71efa393a1e23852240365" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a2644fa3909ff75fc87ba4a747c77036f" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="108" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1a51658f6932bb37892cddf5162c6d39" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK</name>
        <initializer>(0x400U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="115" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aad251acdee15be5e9095c32913dc883e" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT</name>
        <initializer>(10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="116" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af7bef4262a8fc7e38221d883187cbb99" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1aad251acdee15be5e9095c32913dc883e" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a1a51658f6932bb37892cddf5162c6d39" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="117" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5932b0a8860c7f178c5f2e4d6dc33492" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a1a51658f6932bb37892cddf5162c6d39" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1aad251acdee15be5e9095c32913dc883e" kindref="member">GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="118" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5ee62d9c5b184bac462a5a33c7ce029f" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="125" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1abddf5005e2327dcbced6dedf724934d2" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="126" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5eb48bad30a96e514449f58a6c4255b5" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1abddf5005e2327dcbced6dedf724934d2" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a5ee62d9c5b184bac462a5a33c7ce029f" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="127" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7fa87a4c34468658397a1f8564548bf1" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a5ee62d9c5b184bac462a5a33c7ce029f" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1abddf5005e2327dcbced6dedf724934d2" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="128" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a755d91551e9259148660bb187d6e8ae3" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK</name>
        <initializer>(0x1FCU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="135" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2ab8d43a17f3bb92e41b7359cc87a16c" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="136" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7435588c50866a4ec3d85d752406b008" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a2ab8d43a17f3bb92e41b7359cc87a16c" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a755d91551e9259148660bb187d6e8ae3" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="137" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a35a8d4099e73d1fa1ef40395b8808bc3" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_FSCALE_VAL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a755d91551e9259148660bb187d6e8ae3" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a2ab8d43a17f3bb92e41b7359cc87a16c" kindref="member">GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="138" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a48e4abbeb7217651f77333cfc6020c5a" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="145" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a358dda0ad54b4c4888cc2df4bf9ed0db" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="146" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a63999d44ded9b5436a9c7263dbce2bb9" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a358dda0ad54b4c4888cc2df4bf9ed0db" kindref="member">GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a48e4abbeb7217651f77333cfc6020c5a" kindref="member">GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="147" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2fdfa8f6770306bca003e6ede4c5e980" prot="public" static="no">
        <name>GPU_AQHICLOCKCONTROL_CLK2D_DIS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a48e4abbeb7217651f77333cfc6020c5a" kindref="member">GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a358dda0ad54b4c4888cc2df4bf9ed0db" kindref="member">GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="148" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a4a4e12ec611a16a6b6d5973ac2062dda" prot="public" static="no">
        <name>GPU_AQHILDLE_AXI_LP_MASK</name>
        <initializer>(0x80000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="156" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a416fa574d8c7c7136200c6394527c180" prot="public" static="no">
        <name>GPU_AQHILDLE_AXI_LP_SHIFT</name>
        <initializer>(31U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="157" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="157" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a647877b17f8cf2052bc94daf8adbe4b8" prot="public" static="no">
        <name>GPU_AQHILDLE_AXI_LP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a4a4e12ec611a16a6b6d5973ac2062dda" kindref="member">GPU_AQHILDLE_AXI_LP_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a416fa574d8c7c7136200c6394527c180" kindref="member">GPU_AQHILDLE_AXI_LP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="158" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="158" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aed0950b3d81d50ebbaabc19fb2d73ca6" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_BLT_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="165" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1afd2a8b86f802a780a19cbea9c9eb1bff" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_BLT_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="166" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="166" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2f09a3eff44969d7d41959c402e4a9f5" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_BLT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1aed0950b3d81d50ebbaabc19fb2d73ca6" kindref="member">GPU_AQHILDLE_IDLE_BLT_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1afd2a8b86f802a780a19cbea9c9eb1bff" kindref="member">GPU_AQHILDLE_IDLE_BLT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="167" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7f407a92adf8fb53db88955efbb672f4" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TS_MASK</name>
        <initializer>(0x800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="174" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2f997d19cadcc6aef3e2cfe10a4fa609" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TS_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="175" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="175" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7b336f07c899b3a89e4668f3ebb00f60" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a7f407a92adf8fb53db88955efbb672f4" kindref="member">GPU_AQHILDLE_IDLE_TS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a2f997d19cadcc6aef3e2cfe10a4fa609" kindref="member">GPU_AQHILDLE_IDLE_TS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="176" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8c90d3369f32405d3f6008c40deffc0d" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FP_MASK</name>
        <initializer>(0x400U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="183" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="183" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a44c16e21beb2d59f986206c3034bfd2e" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FP_SHIFT</name>
        <initializer>(10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="184" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="184" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2fa59e098595b058c119d40cbcdd4401" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FP_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a8c90d3369f32405d3f6008c40deffc0d" kindref="member">GPU_AQHILDLE_IDLE_FP_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a44c16e21beb2d59f986206c3034bfd2e" kindref="member">GPU_AQHILDLE_IDLE_FP_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="185" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="185" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a63a9f241f96f5839c31e25ce56587950" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_IM_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="192" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="192" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac8fd45ab9706ace2f4b8f8b83244b0a9" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_IM_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="193" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="193" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa4538509251b8e231ff0ec8bf7609dea" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_IM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a63a9f241f96f5839c31e25ce56587950" kindref="member">GPU_AQHILDLE_IDLE_IM_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ac8fd45ab9706ace2f4b8f8b83244b0a9" kindref="member">GPU_AQHILDLE_IDLE_IM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="194" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="194" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7ddff588c3ead50c5ba2164ea4399be3" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_VG_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="201" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="201" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ae368a52b8ea233d6188a7b80b5a05aad" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_VG_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="202" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="202" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a583b33ef00fdb7cf68b6a678e7d35414" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_VG_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a7ddff588c3ead50c5ba2164ea4399be3" kindref="member">GPU_AQHILDLE_IDLE_VG_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ae368a52b8ea233d6188a7b80b5a05aad" kindref="member">GPU_AQHILDLE_IDLE_VG_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="203" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="203" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a9f153f688722a3b79094b06a4c2d4e45" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TX_MASK</name>
        <initializer>(0x80U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="210" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="210" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3a5e25dff335bb810a79a9ba758b9b40" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TX_SHIFT</name>
        <initializer>(7U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="211" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="211" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ad7bf707b960d164032bfa93d4cba70d4" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_TX_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a9f153f688722a3b79094b06a4c2d4e45" kindref="member">GPU_AQHILDLE_IDLE_TX_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a3a5e25dff335bb810a79a9ba758b9b40" kindref="member">GPU_AQHILDLE_IDLE_TX_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="212" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="212" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a17e782f99d2a1a5358b00c0c2e4796c8" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_RA_MASK</name>
        <initializer>(0x40U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="219" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="219" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a0797372729675f3759794de538d9a944" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_RA_SHIFT</name>
        <initializer>(6U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="220" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="220" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac517ac9be25a1e2f77f3c2634c335a2d" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_RA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a17e782f99d2a1a5358b00c0c2e4796c8" kindref="member">GPU_AQHILDLE_IDLE_RA_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a0797372729675f3759794de538d9a944" kindref="member">GPU_AQHILDLE_IDLE_RA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="221" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="221" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a86b69354a7ccf80d1d99ea35dc870193" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SE_MASK</name>
        <initializer>(0x20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="228" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3957ae2eade22287cd7da51a402e1410" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SE_SHIFT</name>
        <initializer>(5U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="229" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a98487efcbc22aca0da9a96f3b47ea34e" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a86b69354a7ccf80d1d99ea35dc870193" kindref="member">GPU_AQHILDLE_IDLE_SE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a3957ae2eade22287cd7da51a402e1410" kindref="member">GPU_AQHILDLE_IDLE_SE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="230" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="230" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a309c4c32b4e6a2bef23af000c5ca5b1e" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PA_MASK</name>
        <initializer>(0x10U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="237" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a999609e382bcec7b05e7886e11f28079" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PA_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="238" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1afe883f62b1eb6b9ad3bb971b4a8fe0d0" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a309c4c32b4e6a2bef23af000c5ca5b1e" kindref="member">GPU_AQHILDLE_IDLE_PA_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a999609e382bcec7b05e7886e11f28079" kindref="member">GPU_AQHILDLE_IDLE_PA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="239" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af32ba928447b2364136e3e221a666ba9" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SH_MASK</name>
        <initializer>(0x8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="246" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="246" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1adae8bc328b979e6490855cccdeb1143e" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SH_SHIFT</name>
        <initializer>(3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="247" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af40c830cfe0e1ebaba71ed200bd5ac40" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_SH_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1af32ba928447b2364136e3e221a666ba9" kindref="member">GPU_AQHILDLE_IDLE_SH_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1adae8bc328b979e6490855cccdeb1143e" kindref="member">GPU_AQHILDLE_IDLE_SH_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="248" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac43a8d3b2b41718a5e9e0e0df71371e7" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PE_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="255" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a23202afce612f4d44492e0d267676a88" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PE_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="256" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a08072e6ed73c28bbede824bf4ea5c174" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_PE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ac43a8d3b2b41718a5e9e0e0df71371e7" kindref="member">GPU_AQHILDLE_IDLE_PE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a23202afce612f4d44492e0d267676a88" kindref="member">GPU_AQHILDLE_IDLE_PE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="257" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab4e87257c10aeb4ed5b9b56ede06dfeb" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_DE_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="264" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab938f6b5a82a83e6d9c8cc470ad4add5" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_DE_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="265" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a43a2cb9e32f1ed69257fd037faa439ff" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_DE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ab4e87257c10aeb4ed5b9b56ede06dfeb" kindref="member">GPU_AQHILDLE_IDLE_DE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ab938f6b5a82a83e6d9c8cc470ad4add5" kindref="member">GPU_AQHILDLE_IDLE_DE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="266" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a049a399c0945cd012669161821373dc9" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FE_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="273" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="273" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a82b3b8a70e9c1889bd666916e58fa065" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="274" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7278e3218a518074eb52fe9d7b793ace" prot="public" static="no">
        <name>GPU_AQHILDLE_IDLE_FE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a049a399c0945cd012669161821373dc9" kindref="member">GPU_AQHILDLE_IDLE_FE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a82b3b8a70e9c1889bd666916e58fa065" kindref="member">GPU_AQHILDLE_IDLE_FE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="275" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1abc2186f057da6c56956b1b4fc532b842" prot="public" static="no">
        <name>GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="283" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="283" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a10de976d998c8f259133b40fa766f0fb" prot="public" static="no">
        <name>GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="284" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7fbe78219a9060b850bc0135ca9653af" prot="public" static="no">
        <name>GPU_AQINTRACKNOWLEDGE_INTR_VEC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1abc2186f057da6c56956b1b4fc532b842" kindref="member">GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a10de976d998c8f259133b40fa766f0fb" kindref="member">GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="285" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2f5916ffab1f001baa2d5c9e148af77a" prot="public" static="no">
        <name>GPU_AQINTRENBL_INTR_ENBL_VEC_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="293" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="293" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af1cf901c71b141396638c41f710c7673" prot="public" static="no">
        <name>GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="294" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="294" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aba63883ec6b2f9c05802edade851485a" prot="public" static="no">
        <name>GPU_AQINTRENBL_INTR_ENBL_VEC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1af1cf901c71b141396638c41f710c7673" kindref="member">GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a2f5916ffab1f001baa2d5c9e148af77a" kindref="member">GPU_AQINTRENBL_INTR_ENBL_VEC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="295" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="295" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3bc593cce51753fe50dd11906c99fc3b" prot="public" static="no">
        <name>GPU_AQINTRENBL_INTR_ENBL_VEC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a2f5916ffab1f001baa2d5c9e148af77a" kindref="member">GPU_AQINTRENBL_INTR_ENBL_VEC_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1af1cf901c71b141396638c41f710c7673" kindref="member">GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="296" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="296" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a20c1c808d3f5733b7bd7aa0a47ce2ef9" prot="public" static="no">
        <name>GPU_GCCHIPREV_REV_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="304" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a0bcc931ed242401067832617bc2926de" prot="public" static="no">
        <name>GPU_GCCHIPREV_REV_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="305" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="305" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1afb592f679eb538931368b6bc486376b0" prot="public" static="no">
        <name>GPU_GCCHIPREV_REV_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a20c1c808d3f5733b7bd7aa0a47ce2ef9" kindref="member">GPU_GCCHIPREV_REV_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a0bcc931ed242401067832617bc2926de" kindref="member">GPU_GCCHIPREV_REV_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="306" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="306" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2eb00419a4ca32f79cd198bfbd7e3072" prot="public" static="no">
        <name>GPU_GCCHIPDATE_DATE_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="314" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="314" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a880ba73c29b2db5c88da6441e9aa0d00" prot="public" static="no">
        <name>GPU_GCCHIPDATE_DATE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="315" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aec9f6ffe44ed296066c6b6ef208ea248" prot="public" static="no">
        <name>GPU_GCCHIPDATE_DATE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a2eb00419a4ca32f79cd198bfbd7e3072" kindref="member">GPU_GCCHIPDATE_DATE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a880ba73c29b2db5c88da6441e9aa0d00" kindref="member">GPU_GCCHIPDATE_DATE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="316" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="316" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3815ee5659ff8aa96d5f6e2be796efd9" prot="public" static="no">
        <name>GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="324" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="324" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a174f957a01fe47f3235ec03048ef046f" prot="public" static="no">
        <name>GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="325" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="325" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5210e7f99ed44efc777fa86ec091d290" prot="public" static="no">
        <name>GPU_GCREGHICHIPPATCHREV_PATCH_REV_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a3815ee5659ff8aa96d5f6e2be796efd9" kindref="member">GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a174f957a01fe47f3235ec03048ef046f" kindref="member">GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="326" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a602c76eef6951dd1095816c427445a97" prot="public" static="no">
        <name>GPU_GCPRODUCTID_TYPE_MASK</name>
        <initializer>(0xF000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="334" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2786d321e9e51f32a8b9bbe14f3d2ae8" prot="public" static="no">
        <name>GPU_GCPRODUCTID_TYPE_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="335" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa49036177cc7e3c54b0a1fc8262f5600" prot="public" static="no">
        <name>GPU_GCPRODUCTID_TYPE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a602c76eef6951dd1095816c427445a97" kindref="member">GPU_GCPRODUCTID_TYPE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a2786d321e9e51f32a8b9bbe14f3d2ae8" kindref="member">GPU_GCPRODUCTID_TYPE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="336" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="336" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8dc100e051ade624edf1f1bcd1843ff7" prot="public" static="no">
        <name>GPU_GCPRODUCTID_NUM_MASK</name>
        <initializer>(0xFFFFF0UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="343" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a45cf11c61e0453460692cc91c9852b5b" prot="public" static="no">
        <name>GPU_GCPRODUCTID_NUM_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="344" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a4fc01ddd236d4df1dc12ab522da7bafa" prot="public" static="no">
        <name>GPU_GCPRODUCTID_NUM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a8dc100e051ade624edf1f1bcd1843ff7" kindref="member">GPU_GCPRODUCTID_NUM_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a45cf11c61e0453460692cc91c9852b5b" kindref="member">GPU_GCPRODUCTID_NUM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="345" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1e1000efceb1f1b2759a2d11eaf76d6e" prot="public" static="no">
        <name>GPU_GCPRODUCTID_GRADE_LEVEL_MASK</name>
        <initializer>(0xFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="352" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="352" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1acf76490aed6a3d28b7fab47b9df419bf" prot="public" static="no">
        <name>GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="353" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="353" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa8eff0bf6ced0e3662503035d420fbb8" prot="public" static="no">
        <name>GPU_GCPRODUCTID_GRADE_LEVEL_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a1e1000efceb1f1b2759a2d11eaf76d6e" kindref="member">GPU_GCPRODUCTID_GRADE_LEVEL_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1acf76490aed6a3d28b7fab47b9df419bf" kindref="member">GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="354" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="354" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2e56d5527b35749fa308e0f937bf6326" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK</name>
        <initializer>(0xFFFF0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="362" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="362" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5390cf590479a1c9aac5862374042eb1" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="363" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="363" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a98e4f62ceb2d6d79f9f38af7e119a8a8" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a5390cf590479a1c9aac5862374042eb1" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a2e56d5527b35749fa308e0f937bf6326" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="364" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="364" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a484c7106713b84d1018f10a3d7bd9fe7" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a2e56d5527b35749fa308e0f937bf6326" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a5390cf590479a1c9aac5862374042eb1" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="365" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="365" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a14dfeb745ca9a4f593edb32bd77b7d02" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK</name>
        <initializer>(0xF0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="372" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="372" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af622460238753a41ac1c804f1ab69e6b" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT</name>
        <initializer>(4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="373" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="373" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a495cd60514e3258958ae09f290806e77" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1af622460238753a41ac1c804f1ab69e6b" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a14dfeb745ca9a4f593edb32bd77b7d02" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="374" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7ef4a0d228dd12ddab379764a5363210" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a14dfeb745ca9a4f593edb32bd77b7d02" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1af622460238753a41ac1c804f1ab69e6b" kindref="member">GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="375" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ace10b17fa8ba232a3fff449dce1219f6" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="382" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="382" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8f0f1fdc60014a22916472d68a19b09b" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="383" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="383" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a4cfc544510ec01d35c40e2ab8f6d2404" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a8f0f1fdc60014a22916472d68a19b09b" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1ace10b17fa8ba232a3fff449dce1219f6" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="384" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="384" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aceb107b6c3e58b97acc38d6b260648ce" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ace10b17fa8ba232a3fff449dce1219f6" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a8f0f1fdc60014a22916472d68a19b09b" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="385" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="385" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a4cd100af96f83102bd27da20092eb3c4" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK</name>
        <initializer>(0x2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="392" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="392" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ae2a876eb74940fe3618671d48cf891e9" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT</name>
        <initializer>(1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="393" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="393" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a398c66ca6d7d68656088877227b7077f" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ae2a876eb74940fe3618671d48cf891e9" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a4cd100af96f83102bd27da20092eb3c4" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="394" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="394" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af244ef297662d876cb0d713a67611bba" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a4cd100af96f83102bd27da20092eb3c4" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ae2a876eb74940fe3618671d48cf891e9" kindref="member">GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="395" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="395" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5b114aa1526662029f6c9669f96e42af" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="402" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="402" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af2aca1ebba336a6497fb738e505670ec" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="403" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="403" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af171c7b87ec4ae6d5b8d790e91e8b1d8" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1af2aca1ebba336a6497fb738e505670ec" kindref="member">GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a5b114aa1526662029f6c9669f96e42af" kindref="member">GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="404" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="404" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3f85928160faf9f91ebb52df51f36d3f" prot="public" static="no">
        <name>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a5b114aa1526662029f6c9669f96e42af" kindref="member">GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1af2aca1ebba336a6497fb738e505670ec" kindref="member">GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="405" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="405" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2ca4ec65ac2d05dcc43026173d93a94d" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="413" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="413" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1ef9762e11658b6b92aaa733d4f25cd3" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="414" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="414" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aee76d1ece6976de8d5d8a42f13cc6ce2" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a1ef9762e11658b6b92aaa733d4f25cd3" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a2ca4ec65ac2d05dcc43026173d93a94d" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="415" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="415" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5a2e39ddfd1529a7c880a53c97a74992" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a2ca4ec65ac2d05dcc43026173d93a94d" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a1ef9762e11658b6b92aaa733d4f25cd3" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="416" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="416" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a408f9df3e8681e37f4eb330fdf8d4feb" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK</name>
        <initializer>(0x800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="423" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="423" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5e99f3ca14555a6b46a3197b18a90de9" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="424" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="424" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a881f765edf173adbeb3cd92c58025a22" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a5e99f3ca14555a6b46a3197b18a90de9" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a408f9df3e8681e37f4eb330fdf8d4feb" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="425" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="425" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aed172010930ff5f47d0858abfd41a752" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a408f9df3e8681e37f4eb330fdf8d4feb" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a5e99f3ca14555a6b46a3197b18a90de9" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="426" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="426" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af4fb21a1f09e72682d8c152e46f1df25" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="433" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="433" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1fb98ab0cb6fd4aeb27c11c895f64e5f" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="434" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="434" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa841de965b6bbe4242fd75140eed3bbd" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a1fb98ab0cb6fd4aeb27c11c895f64e5f" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1af4fb21a1f09e72682d8c152e46f1df25" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="435" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="435" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac1220526c69f6189de9a5b533d125e87" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1af4fb21a1f09e72682d8c152e46f1df25" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a1fb98ab0cb6fd4aeb27c11c895f64e5f" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="436" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="436" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5d626c684d2117d4a622debbce933aab" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="443" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="443" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6862e0516454ecd6844e6fc91845d408" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="444" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="444" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a707bc5873d98cae14fbd3f244d3b199b" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a6862e0516454ecd6844e6fc91845d408" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a5d626c684d2117d4a622debbce933aab" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="445" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="445" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a045aa0bb37a12648f253b1a204ff859e" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a5d626c684d2117d4a622debbce933aab" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a6862e0516454ecd6844e6fc91845d408" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="446" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="446" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a691e52495e8d3a05a6babed22c848b3d" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="453" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="453" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a81e6a8c30594010f5aaca3bca5671aa7" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="454" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="454" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af31e045de0f41c7c9742f42d465ffd48" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a81e6a8c30594010f5aaca3bca5671aa7" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a691e52495e8d3a05a6babed22c848b3d" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="455" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="455" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab40bffb977c5ac000e097d9bbb8c0945" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a691e52495e8d3a05a6babed22c848b3d" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a81e6a8c30594010f5aaca3bca5671aa7" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="456" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="456" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a22077e94bf570b76bc99602a75d1a494" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="463" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="463" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac4880349804ff4b9dc1f481d888c9ed6" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="464" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="464" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a9d19c406637c0ce74cdf0f1e37f3d869" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ac4880349804ff4b9dc1f481d888c9ed6" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a22077e94bf570b76bc99602a75d1a494" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="465" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="465" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a99314f987fd75fedf702b4a3decc50f5" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a22077e94bf570b76bc99602a75d1a494" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ac4880349804ff4b9dc1f481d888c9ed6" kindref="member">GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="466" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="466" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a748181e1a32b14f894d800b92af32a35" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK</name>
        <initializer>(0x1000U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="474" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a48fb7cb04ee44d2af1d2d55ae2e1bf8e" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="475" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a41d6159abdde4b07f4e61cc2c1958fd2" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a748181e1a32b14f894d800b92af32a35" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a48fb7cb04ee44d2af1d2d55ae2e1bf8e" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="476" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="476" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a973d04aa8b4645958329f28fdd0c1db9" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK</name>
        <initializer>(0x800U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="483" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="483" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8901b5c9b67a8e41cde4ac8d3c76fd33" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT</name>
        <initializer>(11U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="484" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="484" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7783bc88d3dccd06bc9e1b94acf780fb" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a973d04aa8b4645958329f28fdd0c1db9" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a8901b5c9b67a8e41cde4ac8d3c76fd33" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="485" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="485" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7a9661d7529e0a4aa8440fe4ffdad15d" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK</name>
        <initializer>(0x200U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="492" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="492" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab9c274c149c2d0eb10a351c6e4f4a210" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT</name>
        <initializer>(9U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="493" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="493" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af03aa6506f4832ed8a76ac3163cbaca7" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a7a9661d7529e0a4aa8440fe4ffdad15d" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ab9c274c149c2d0eb10a351c6e4f4a210" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="494" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1b1f08b4ee445ce1098a35956c4386e5" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK</name>
        <initializer>(0x100U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="501" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="501" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ad65ee2c209a4839a319266bb56f1c7a5" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="502" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="502" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ad3d41c6d6c56fe5e5c904525651f06f2" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a1b1f08b4ee445ce1098a35956c4386e5" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ad65ee2c209a4839a319266bb56f1c7a5" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="503" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="503" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5d76f6b6d787cae022cb413388385cc2" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK</name>
        <initializer>(0x4U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="510" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a9df60de01fd67f8762637e81325217ea" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="511" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a97cf3931e45a6f969871d350ad82b219" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a5d76f6b6d787cae022cb413388385cc2" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a9df60de01fd67f8762637e81325217ea" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="512" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8d34cdd5a8f645c4b2512aa3e9577d6e" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK</name>
        <initializer>(0x1U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="519" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a43bf0aab398da40fc5d7919eaf78e183" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="520" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a9ca286665aa66a9d4c20f5b1ac57ad3a" prot="public" static="no">
        <name>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a8d34cdd5a8f645c4b2512aa3e9577d6e" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a43bf0aab398da40fc5d7919eaf78e183" kindref="member">GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="521" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="521" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af2190337f3026f5cd6d94c4d5e72ee43" prot="public" static="no">
        <name>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK</name>
        <initializer>(0xFFFFF000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="529" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="529" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1abc083267870de8912b95a01071128e7d" prot="public" static="no">
        <name>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT</name>
        <initializer>(12U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="530" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="530" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6be7e70f8f801d22ee71e0981a137ad7" prot="public" static="no">
        <name>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1abc083267870de8912b95a01071128e7d" kindref="member">GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1af2190337f3026f5cd6d94c4d5e72ee43" kindref="member">GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="531" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="531" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ae6ebceca5119486b65fc656d20ea55b4" prot="public" static="no">
        <name>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1af2190337f3026f5cd6d94c4d5e72ee43" kindref="member">GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1abc083267870de8912b95a01071128e7d" kindref="member">GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="532" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="532" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1a02ed2293011d80c25df4fe20c0489a" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK</name>
        <initializer>(0x3F000000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="540" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="540" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac5fbbb34437ec9b128aa48e429c098d0" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT</name>
        <initializer>(24U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="541" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="541" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a2822d6ef75fc4d64a476eae9901be99c" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ac5fbbb34437ec9b128aa48e429c098d0" kindref="member">GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a1a02ed2293011d80c25df4fe20c0489a" kindref="member">GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="542" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="542" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7323db431f6ea0b6f634c8dd51ef9106" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a1a02ed2293011d80c25df4fe20c0489a" kindref="member">GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ac5fbbb34437ec9b128aa48e429c098d0" kindref="member">GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="543" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="543" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a783665bda914af0d833bd3f675b2e4de" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="550" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="550" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a99e9c4077eb5ff50984a8cb8546b025c" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="551" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="551" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a0efccbf658d5d910d64bb50e841764a1" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a99e9c4077eb5ff50984a8cb8546b025c" kindref="member">GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a783665bda914af0d833bd3f675b2e4de" kindref="member">GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="552" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="552" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8db342dc079c2709cffe6a0e6beaf2ec" prot="public" static="no">
        <name>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a783665bda914af0d833bd3f675b2e4de" kindref="member">GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a99e9c4077eb5ff50984a8cb8546b025c" kindref="member">GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="553" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="553" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ad1bcfa7e6a0f4a51ceb05944002a3de3" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK</name>
        <initializer>(0x100000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="561" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="561" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a291b6c57f3e4ae5e4a07a3b77e4b9bdc" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT</name>
        <initializer>(20U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="562" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="562" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8e84e8fb5a04ea383b2b43f80a979db5" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a291b6c57f3e4ae5e4a07a3b77e4b9bdc" kindref="member">GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1ad1bcfa7e6a0f4a51ceb05944002a3de3" kindref="member">GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="563" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="563" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a0a7d39131edbf0fa9543a3909f2f798f" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ad1bcfa7e6a0f4a51ceb05944002a3de3" kindref="member">GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a291b6c57f3e4ae5e4a07a3b77e4b9bdc" kindref="member">GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="564" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="564" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aea287690e4f960c0397e03e3dac45289" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK</name>
        <initializer>(0xC0000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="571" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac586d9f1d4964097a86366c068039bf3" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT</name>
        <initializer>(18U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="572" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a660bae82aa268090fddec3552b20950e" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ac586d9f1d4964097a86366c068039bf3" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1aea287690e4f960c0397e03e3dac45289" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="573" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="573" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa92ff9e3f8aa40c0d7c5619298618af8" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1aea287690e4f960c0397e03e3dac45289" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ac586d9f1d4964097a86366c068039bf3" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="574" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1af3ab37ce519dfca50c376c8cf36db0a1" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK</name>
        <initializer>(0x30000UL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="581" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a62d9346003344b602f1c1a4d40a35d6b" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT</name>
        <initializer>(16U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="582" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="582" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a12bfbd10abac3b12522a85c5a8fa6a18" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a62d9346003344b602f1c1a4d40a35d6b" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1af3ab37ce519dfca50c376c8cf36db0a1" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="583" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="583" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6e624565a3649acb60e5b76ebeadb748" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1af3ab37ce519dfca50c376c8cf36db0a1" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a62d9346003344b602f1c1a4d40a35d6b" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="584" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="584" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a73d648f38de2383e90d72783f94bddd4" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK</name>
        <initializer>(0xFF00U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="591" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="591" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a796bdab67387be73c49b02e17012844a" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT</name>
        <initializer>(8U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="592" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="592" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a4e1d88477d6fba8305e7f5d9ea547c60" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a796bdab67387be73c49b02e17012844a" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a73d648f38de2383e90d72783f94bddd4" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="593" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="593" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3150ca7122039d9256784cdd6092c21e" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a73d648f38de2383e90d72783f94bddd4" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a796bdab67387be73c49b02e17012844a" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="594" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a7a2716944fcf77250d586d1126e68b07" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK</name>
        <initializer>(0xFFU)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="601" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a3eef0ba8e9f467881c55575b30c2f738" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="602" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a9cf42f09d0acc3a5e671905eaedf22a5" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a3eef0ba8e9f467881c55575b30c2f738" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a7a2716944fcf77250d586d1126e68b07" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="603" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6302f3a77abf78e70e26f93a71577855" prot="public" static="no">
        <name>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a7a2716944fcf77250d586d1126e68b07" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a3eef0ba8e9f467881c55575b30c2f738" kindref="member">GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="604" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="604" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab2afe29792331d655eeb2bc7efaaa0c2" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_ADDRESS_MASK</name>
        <initializer>(0xFFFFFFFCUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="612" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="612" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1afc23750428a7a6397bf2919a71d26980" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT</name>
        <initializer>(2U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="613" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="613" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5a2b45f35bc36da3920bc20a96f93705" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_ADDRESS_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1afc23750428a7a6397bf2919a71d26980" kindref="member">GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1ab2afe29792331d655eeb2bc7efaaa0c2" kindref="member">GPU_GCREGFETCHADDRESS_ADDRESS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="614" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="614" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8c9d216e36d0f9064c460742a6a69a95" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_ADDRESS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ab2afe29792331d655eeb2bc7efaaa0c2" kindref="member">GPU_GCREGFETCHADDRESS_ADDRESS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1afc23750428a7a6397bf2919a71d26980" kindref="member">GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="615" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="615" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac0930955a7602c9f5405e930f5261297" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_TYPE_MASK</name>
        <initializer>(0x3U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="622" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="622" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ac3b2def6cd68e408c11c2dd07e072fb9" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_TYPE_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="623" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="623" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6b41bad989e33351c7e3defcacfcaf0c" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_TYPE_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1ac3b2def6cd68e408c11c2dd07e072fb9" kindref="member">GPU_GCREGFETCHADDRESS_TYPE_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1ac0930955a7602c9f5405e930f5261297" kindref="member">GPU_GCREGFETCHADDRESS_TYPE_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="624" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="624" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a0819f8a5cb4faf6c29be97947211a620" prot="public" static="no">
        <name>GPU_GCREGFETCHADDRESS_TYPE_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1ac0930955a7602c9f5405e930f5261297" kindref="member">GPU_GCREGFETCHADDRESS_TYPE_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ac3b2def6cd68e408c11c2dd07e072fb9" kindref="member">GPU_GCREGFETCHADDRESS_TYPE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="625" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="625" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a87a038e81e57f731486dfcc908901f9c" prot="public" static="no">
        <name>GPU_GCREGFETCHCONTROL_COUNT_MASK</name>
        <initializer>(0x1FFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="633" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="633" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a6c03426bd2ac889ea29a97e88401355b" prot="public" static="no">
        <name>GPU_GCREGFETCHCONTROL_COUNT_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="634" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a1df64aaf7aa19ca8e2fe8a0bcae87327" prot="public" static="no">
        <name>GPU_GCREGFETCHCONTROL_COUNT_SET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &lt;&lt; <ref refid="hpm__gpu__regs_8h_1a6c03426bd2ac889ea29a97e88401355b" kindref="member">GPU_GCREGFETCHCONTROL_COUNT_SHIFT</ref>) &amp; <ref refid="hpm__gpu__regs_8h_1a87a038e81e57f731486dfcc908901f9c" kindref="member">GPU_GCREGFETCHCONTROL_COUNT_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="635" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="635" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a5c248bc169526c438dcd063da2c6dc2c" prot="public" static="no">
        <name>GPU_GCREGFETCHCONTROL_COUNT_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1a87a038e81e57f731486dfcc908901f9c" kindref="member">GPU_GCREGFETCHCONTROL_COUNT_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1a6c03426bd2ac889ea29a97e88401355b" kindref="member">GPU_GCREGFETCHCONTROL_COUNT_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="636" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="636" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1aa1ef78cb7b7984e65df5ea17cc8731d3" prot="public" static="no">
        <name>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK</name>
        <initializer>(0xFFFFFFFFUL)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="644" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="644" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1ab95401773047e7ad158a161ae6c0ca22" prot="public" static="no">
        <name>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT</name>
        <initializer>(0U)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="645" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="645" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="hpm__gpu__regs_8h_1a8a576dd79fd923776f788e344ebe5f1d" prot="public" static="no">
        <name>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_GET</name>
        <param><defname>x</defname></param>
        <initializer>(((uint32_t)(x) &amp; <ref refid="hpm__gpu__regs_8h_1aa1ef78cb7b7984e65df5ea17cc8731d3" kindref="member">GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK</ref>) &gt;&gt; <ref refid="hpm__gpu__regs_8h_1ab95401773047e7ad158a161ae6c0ca22" kindref="member">GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="soc/HPM6800/ip/hpm_gpu_regs.h" line="646" column="9" bodyfile="soc/HPM6800/ip/hpm_gpu_regs.h" bodystart="646" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2021-2025<sp/>HPMicro</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>BSD-3-Clause</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="6"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>HPM_GPU_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HPM_GPU_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="structGPU__Type" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="13" refid="structGPU__Type_1a6bb0b1837178ec15840a8128c449e4a1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a6bb0b1837178ec15840a8128c449e4a1" kindref="member">AQHICLOCKCONTROL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x0:<sp/>clock<sp/>control<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="structGPU__Type_1afc1609d03d6202dbc0e6913d168ae484" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1afc1609d03d6202dbc0e6913d168ae484" kindref="member">AQHILDLE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x4:<sp/>idle<sp/>status<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="structGPU__Type_1a84368cf008c0063af4c136f12b78cbdb" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a84368cf008c0063af4c136f12b78cbdb" kindref="member">RESERVED0</ref>[8];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x8<sp/>-<sp/>0xF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16" refid="structGPU__Type_1ad6b77766735387c07c417f6ce6e4263a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1ad6b77766735387c07c417f6ce6e4263a" kindref="member">AQINTRACKNOWLEDGE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x10:<sp/>interrupt<sp/>acknoledge<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="structGPU__Type_1a609ecb80bd77e29f8638178c73bdc17e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a609ecb80bd77e29f8638178c73bdc17e" kindref="member">AQINTRENBL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x14:<sp/>interrupt<sp/>enable<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="structGPU__Type_1a419c6d2864544c7ed8e6da0ee01e3708" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a419c6d2864544c7ed8e6da0ee01e3708" kindref="member">RESERVED1</ref>[12];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x18<sp/>-<sp/>0x23:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="structGPU__Type_1a773f53a077f59fb5c0e2645b9156902c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1a773f53a077f59fb5c0e2645b9156902c" kindref="member">GCCHIPREV</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x24:<sp/>chip<sp/>revison<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="structGPU__Type_1a17929d61ca00a5a3c2392c52c0506de2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1a17929d61ca00a5a3c2392c52c0506de2" kindref="member">GCCHIPDATE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x28:<sp/>chip<sp/>date<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21" refid="structGPU__Type_1aa861533e65b6418f8b3875e24d460c90" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1aa861533e65b6418f8b3875e24d460c90" kindref="member">RESERVED2</ref>[108];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x2C<sp/>-<sp/>0x97:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="structGPU__Type_1ad7186edb7be21e8f9656af232f9eac35" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1ad7186edb7be21e8f9656af232f9eac35" kindref="member">GCREGHICHIPPATCHREV</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x98:<sp/>chip<sp/>patch<sp/>revision<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="structGPU__Type_1a960a178020755b376210ef81a553854f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a960a178020755b376210ef81a553854f" kindref="member">RESERVED3</ref>[12];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x9C<sp/>-<sp/>0xA7:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="structGPU__Type_1a88aa7e4c176c19e1140d952b11c09b77" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1a88aa7e4c176c19e1140d952b11c09b77" kindref="member">GCPRODUCTID</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xA8:<sp/>product<sp/>identification<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="structGPU__Type_1ae4dae2b9ec4bfe540406128e318ba2b6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1ae4dae2b9ec4bfe540406128e318ba2b6" kindref="member">RESERVED4</ref>[84];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0xAC<sp/>-<sp/>0xFF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26" refid="structGPU__Type_1a08ff62b7a94bf5eeb2b18241bb3b08e2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a08ff62b7a94bf5eeb2b18241bb3b08e2" kindref="member">GCMODULEPOWERCONTROLS</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x100:<sp/>module<sp/>power<sp/>control<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="structGPU__Type_1a6981fe3131d7297a5c6c1acc60610111" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a6981fe3131d7297a5c6c1acc60610111" kindref="member">GCMODULEPOWERMODULECONTROL</ref>;<sp/><sp/></highlight><highlight class="comment">/*<sp/>0x104:<sp/>module<sp/>power<sp/>module<sp/>control<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="structGPU__Type_1ae70e82dbbb7c61ebf48b37b395121b88" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1ae70e82dbbb7c61ebf48b37b395121b88" kindref="member">GCMODULEPOWERMODULESTATUS</ref>;<sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x108:<sp/>module<sp/>power<sp/>module<sp/>status<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29" refid="structGPU__Type_1a99f20d2b7951cfd569fc94a1de8dee25" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a99f20d2b7951cfd569fc94a1de8dee25" kindref="member">RESERVED5</ref>[756];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x10C<sp/>-<sp/>0x3FF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="structGPU__Type_1ac83198a5ad71eb778465a9d13c8d1c20" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1ac83198a5ad71eb778465a9d13c8d1c20" kindref="member">AQMEMORYFEPAGETABLE</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x400:<sp/>fetch<sp/>engine<sp/>page<sp/>table<sp/>base<sp/>address<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="structGPU__Type_1a7419927b39d9875689671f80504e42e1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a7419927b39d9875689671f80504e42e1" kindref="member">RESERVED6</ref>[16];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x404<sp/>-<sp/>0x413:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="structGPU__Type_1af603d9f275acbbd546217e182e457f66" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1af603d9f275acbbd546217e182e457f66" kindref="member">AQMEMORYDEBUG</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x414:<sp/>memory<sp/>debug<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="structGPU__Type_1a66ac0a75277ce9c0695b257f11b35282" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1a66ac0a75277ce9c0695b257f11b35282" kindref="member">RESERVED7</ref>[20];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x418<sp/>-<sp/>0x42B:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="structGPU__Type_1a7c19ff52051d98696c69412404aeecb5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a7c19ff52051d98696c69412404aeecb5" kindref="member">AQREGISTERTIMINGCONTROL</ref>;<sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x42C:<sp/>timing<sp/>control<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="structGPU__Type_1ad3a4e3369eaee6ac8f9b726c55e5c514" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint8_t<sp/><sp/><ref refid="structGPU__Type_1ad3a4e3369eaee6ac8f9b726c55e5c514" kindref="member">RESERVED8</ref>[208];<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x430<sp/>-<sp/>0x4FF:<sp/>Reserved<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36" refid="structGPU__Type_1a01b128d79177eab40428258be9f0a9b8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1a01b128d79177eab40428258be9f0a9b8" kindref="member">GCREGFETCHADDRESS</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x500:<sp/>fetch<sp/>command<sp/>buffer<sp/>base<sp/>address<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="37" refid="structGPU__Type_1ae853e7d5e6a1096e14cd399d74b7bc74" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__RW<sp/>uint32_t<sp/><ref refid="structGPU__Type_1ae853e7d5e6a1096e14cd399d74b7bc74" kindref="member">GCREGFETCHCONTROL</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x504:<sp/>fetch<sp/>control<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="structGPU__Type_1a5f676c1d246537a989dd61828b6d2e37" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>__R<sp/><sp/>uint32_t<sp/><ref refid="structGPU__Type_1a5f676c1d246537a989dd61828b6d2e37" kindref="member">GCREGCURRENTFETCHADDRESS</ref>;<sp/><sp/><sp/><sp/></highlight><highlight class="comment">/*<sp/>0x508:<sp/>current<sp/>fetch<sp/>command<sp/>address<sp/>register<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="39"><highlight class="normal">}<sp/><ref refid="structGPU__Type" kindref="compound">GPU_Type</ref>;</highlight></codeline>
<codeline lineno="40"><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight></codeline>
<codeline lineno="42"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQHICLOCKCONTROL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="44"><highlight class="comment"><sp/>*<sp/>ISOLATE_GPU<sp/>(RW)</highlight></codeline>
<codeline lineno="45"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="46"><highlight class="comment"><sp/>*<sp/>isolate<sp/>GPU<sp/>bit,<sp/>used<sp/>for<sp/>power<sp/>on/off</highlight></codeline>
<codeline lineno="47"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48" refid="hpm__gpu__regs_8h_1a069dc11adcb768a339a32f42ebdd9f72" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK<sp/>(0x80000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="hpm__gpu__regs_8h_1a6dcab512097c3c9b050d0bf90aaad069" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT<sp/>(19U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="hpm__gpu__regs_8h_1a54f2c296f2382c6f25a0383e3d6f4d92" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="hpm__gpu__regs_8h_1aef920e1d62aa2dbabdb5c05b6b1e15a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_ISOLATE_GPU_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52"><highlight class="normal"></highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="54"><highlight class="comment"><sp/>*<sp/>IDLE_VG<sp/>(R)</highlight></codeline>
<codeline lineno="55"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="56"><highlight class="comment"><sp/>*<sp/>vg<sp/>pipe<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="57"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="hpm__gpu__regs_8h_1a914b53de4ff23f89bb5ad9fe57ae7f6b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE_VG_MASK<sp/>(0x40000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="hpm__gpu__regs_8h_1aaf2495e899a4256c10f5741520c80f24" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT<sp/>(18U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="hpm__gpu__regs_8h_1af315417bcf800eff331ff7e8cb2b9554" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE_VG_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_IDLE_VG_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_IDLE_VG_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61"><highlight class="normal"></highlight></codeline>
<codeline lineno="62"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="63"><highlight class="comment"><sp/>*<sp/>IDLE2_D<sp/>(R)</highlight></codeline>
<codeline lineno="64"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="65"><highlight class="comment"><sp/>*<sp/>2D<sp/>pipe<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="66"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67" refid="hpm__gpu__regs_8h_1aa5b5995dd2a2575f5ce49c0314a88375" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE2_D_MASK<sp/>(0x20000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="68" refid="hpm__gpu__regs_8h_1a6a43c99351f07ecff595e49ab7f6abda" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT<sp/>(17U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="hpm__gpu__regs_8h_1aca47b098ebc6a4ca5994882d7d928379" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE2_D_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_IDLE2_D_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_IDLE2_D_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="72"><highlight class="comment"><sp/>*<sp/>IDLE3_D<sp/>(R)</highlight></codeline>
<codeline lineno="73"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="74"><highlight class="comment"><sp/>*<sp/>3D<sp/>pipe<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="75"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="76" refid="hpm__gpu__regs_8h_1a8fe2f6b5385dcb9ebeee66ec8284b829" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE3_D_MASK<sp/>(0x10000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="77" refid="hpm__gpu__regs_8h_1aede4f490cece1c9c1b199459f28a3f0d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78" refid="hpm__gpu__regs_8h_1aa04b2b4b0aaa07374e15a2f593b08c23" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_IDLE3_D_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_IDLE3_D_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_IDLE3_D_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="79"><highlight class="normal"></highlight></codeline>
<codeline lineno="80"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="81"><highlight class="comment"><sp/>*<sp/>DISABLE_RAM_POWER_OPTIMIZATION<sp/>(RW)</highlight></codeline>
<codeline lineno="82"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="83"><highlight class="comment"><sp/>*<sp/>disables<sp/>ram<sp/>power<sp/>optimization</highlight></codeline>
<codeline lineno="84"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85" refid="hpm__gpu__regs_8h_1a33a3d3032899eafd72df89eb40d047a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK<sp/>(0x2000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="hpm__gpu__regs_8h_1ae687d1cefe06571378e4902275b24360" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT<sp/>(13U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="hpm__gpu__regs_8h_1a004cb84119e1133373a5ae60ff6e8a13" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="hpm__gpu__regs_8h_1adc4e257e0ff40c105cc6871d626a6184" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_POWER_OPTIMIZATION_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89"><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="91"><highlight class="comment"><sp/>*<sp/>SOFT_RESET<sp/>(RW)</highlight></codeline>
<codeline lineno="92"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="93"><highlight class="comment"><sp/>*<sp/>soft<sp/>reset<sp/>the<sp/>IP</highlight></codeline>
<codeline lineno="94"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="hpm__gpu__regs_8h_1a281c6670f3f40820646b4ce741876f07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="hpm__gpu__regs_8h_1a317bcb91e7b3abdac6f7b8f8af878343" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="hpm__gpu__regs_8h_1a8631cbe29648f07b8a10291ecbdf7c75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="hpm__gpu__regs_8h_1aa5528d5c763b4df90330d9f46baf49ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_SOFT_RESET_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="101"><highlight class="comment"><sp/>*<sp/>DISABLE_DEBUG_REGISTERS<sp/>(RW)</highlight></codeline>
<codeline lineno="102"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="103"><highlight class="comment"><sp/>*<sp/>disable<sp/>debug<sp/>registers</highlight></codeline>
<codeline lineno="104"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="hpm__gpu__regs_8h_1ad4aba2ae0b71efa393a1e23852240365" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK<sp/>(0x800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106" refid="hpm__gpu__regs_8h_1a2644fa3909ff75fc87ba4a747c77036f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="hpm__gpu__regs_8h_1a17d196576dfa1098f8ebb6e04378ee5e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108" refid="hpm__gpu__regs_8h_1a229bd6f236787337fc2b8d23f8cb2549" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_DEBUG_REGISTERS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109"><highlight class="normal"></highlight></codeline>
<codeline lineno="110"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="111"><highlight class="comment"><sp/>*<sp/>DISABLE_RAM_CLOCK_GATING<sp/>(RW)</highlight></codeline>
<codeline lineno="112"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="113"><highlight class="comment"><sp/>*<sp/>disables<sp/>clock<sp/>gating<sp/>for<sp/>rams</highlight></codeline>
<codeline lineno="114"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="115" refid="hpm__gpu__regs_8h_1a1a51658f6932bb37892cddf5162c6d39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK<sp/>(0x400U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116" refid="hpm__gpu__regs_8h_1aad251acdee15be5e9095c32913dc883e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT<sp/>(10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="117" refid="hpm__gpu__regs_8h_1af7bef4262a8fc7e38221d883187cbb99" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="118" refid="hpm__gpu__regs_8h_1a5932b0a8860c7f178c5f2e4d6dc33492" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_DISABLE_RAM_CLOCK_GATING_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="119"><highlight class="normal"></highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="121"><highlight class="comment"><sp/>*<sp/>FSCALE_CMD_LOAD<sp/>(RW)</highlight></codeline>
<codeline lineno="122"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="123"><highlight class="comment"><sp/>*<sp/>core<sp/>clock<sp/>frequency<sp/>scale<sp/>value<sp/>enable</highlight></codeline>
<codeline lineno="124"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125" refid="hpm__gpu__regs_8h_1a5ee62d9c5b184bac462a5a33c7ce029f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="hpm__gpu__regs_8h_1abddf5005e2327dcbced6dedf724934d2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="hpm__gpu__regs_8h_1a5eb48bad30a96e514449f58a6c4255b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128" refid="hpm__gpu__regs_8h_1a7fa87a4c34468658397a1f8564548bf1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_CMD_LOAD_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129"><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="131"><highlight class="comment"><sp/>*<sp/>FSCALE_VAL<sp/>(RW)</highlight></codeline>
<codeline lineno="132"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="133"><highlight class="comment"><sp/>*<sp/>core<sp/>clock<sp/>frequency<sp/>scale<sp/>value</highlight></codeline>
<codeline lineno="134"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135" refid="hpm__gpu__regs_8h_1a755d91551e9259148660bb187d6e8ae3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK<sp/>(0x1FCU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136" refid="hpm__gpu__regs_8h_1a2ab8d43a17f3bb92e41b7359cc87a16c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137" refid="hpm__gpu__regs_8h_1a7435588c50866a4ec3d85d752406b008" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138" refid="hpm__gpu__regs_8h_1a35a8d4099e73d1fa1ef40395b8808bc3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_FSCALE_VAL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139"><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="141"><highlight class="comment"><sp/>*<sp/>CLK2D_DIS<sp/>(RW)</highlight></codeline>
<codeline lineno="142"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="143"><highlight class="comment"><sp/>*<sp/>disable<sp/>2D/VG<sp/>clock</highlight></codeline>
<codeline lineno="144"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145" refid="hpm__gpu__regs_8h_1a48e4abbeb7217651f77333cfc6020c5a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146" refid="hpm__gpu__regs_8h_1a358dda0ad54b4c4888cc2df4bf9ed0db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147" refid="hpm__gpu__regs_8h_1a63999d44ded9b5436a9c7263dbce2bb9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148" refid="hpm__gpu__regs_8h_1a2fdfa8f6770306bca003e6ede4c5e980" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHICLOCKCONTROL_CLK2D_DIS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149"><highlight class="normal"></highlight></codeline>
<codeline lineno="150"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQHILDLE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="152"><highlight class="comment"><sp/>*<sp/>AXI_LP<sp/>(R)</highlight></codeline>
<codeline lineno="153"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="154"><highlight class="comment"><sp/>*<sp/>axi<sp/>is<sp/>in<sp/>low<sp/>power<sp/>mode</highlight></codeline>
<codeline lineno="155"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156" refid="hpm__gpu__regs_8h_1a4a4e12ec611a16a6b6d5973ac2062dda" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_AXI_LP_MASK<sp/>(0x80000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157" refid="hpm__gpu__regs_8h_1a416fa574d8c7c7136200c6394527c180" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_AXI_LP_SHIFT<sp/>(31U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="158" refid="hpm__gpu__regs_8h_1a647877b17f8cf2052bc94daf8adbe4b8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_AXI_LP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_AXI_LP_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_AXI_LP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159"><highlight class="normal"></highlight></codeline>
<codeline lineno="160"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="161"><highlight class="comment"><sp/>*<sp/>IDLE_BLT<sp/>(R)</highlight></codeline>
<codeline lineno="162"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="163"><highlight class="comment"><sp/>*<sp/>BLT<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="164"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="hpm__gpu__regs_8h_1aed0950b3d81d50ebbaabc19fb2d73ca6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_BLT_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166" refid="hpm__gpu__regs_8h_1afd2a8b86f802a780a19cbea9c9eb1bff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_BLT_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="hpm__gpu__regs_8h_1a2f09a3eff44969d7d41959c402e4a9f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_BLT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_BLT_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_BLT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="170"><highlight class="comment"><sp/>*<sp/>IDLE_TS<sp/>(R)</highlight></codeline>
<codeline lineno="171"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="172"><highlight class="comment"><sp/>*<sp/>Tessellation<sp/>Engine<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="173"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174" refid="hpm__gpu__regs_8h_1a7f407a92adf8fb53db88955efbb672f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TS_MASK<sp/>(0x800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175" refid="hpm__gpu__regs_8h_1a2f997d19cadcc6aef3e2cfe10a4fa609" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TS_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="hpm__gpu__regs_8h_1a7b336f07c899b3a89e4668f3ebb00f60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_TS_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_TS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177"><highlight class="normal"></highlight></codeline>
<codeline lineno="178"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="179"><highlight class="comment"><sp/>*<sp/>IDLE_FP<sp/>(R)</highlight></codeline>
<codeline lineno="180"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="181"><highlight class="comment"><sp/>*<sp/>FP<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="182"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183" refid="hpm__gpu__regs_8h_1a8c90d3369f32405d3f6008c40deffc0d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FP_MASK<sp/>(0x400U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="184" refid="hpm__gpu__regs_8h_1a44c16e21beb2d59f986206c3034bfd2e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FP_SHIFT<sp/>(10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185" refid="hpm__gpu__regs_8h_1a2fa59e098595b058c119d40cbcdd4401" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FP_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_FP_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_FP_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="188"><highlight class="comment"><sp/>*<sp/>IDLE_IM<sp/>(R)</highlight></codeline>
<codeline lineno="189"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="190"><highlight class="comment"><sp/>*<sp/>Image<sp/>Engine<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="191"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192" refid="hpm__gpu__regs_8h_1a63a9f241f96f5839c31e25ce56587950" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_IM_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="193" refid="hpm__gpu__regs_8h_1ac8fd45ab9706ace2f4b8f8b83244b0a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_IM_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194" refid="hpm__gpu__regs_8h_1aa4538509251b8e231ff0ec8bf7609dea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_IM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_IM_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_IM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight></codeline>
<codeline lineno="196"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="197"><highlight class="comment"><sp/>*<sp/>IDLE_VG<sp/>(R)</highlight></codeline>
<codeline lineno="198"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="199"><highlight class="comment"><sp/>*<sp/>Vector<sp/>Graphics<sp/>Engine<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="200"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="201" refid="hpm__gpu__regs_8h_1a7ddff588c3ead50c5ba2164ea4399be3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_VG_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202" refid="hpm__gpu__regs_8h_1ae368a52b8ea233d6188a7b80b5a05aad" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_VG_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203" refid="hpm__gpu__regs_8h_1a583b33ef00fdb7cf68b6a678e7d35414" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_VG_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_VG_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_VG_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="206"><highlight class="comment"><sp/>*<sp/>IDLE_TX<sp/>(R)</highlight></codeline>
<codeline lineno="207"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="208"><highlight class="comment"><sp/>*<sp/>TX<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="209"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="210" refid="hpm__gpu__regs_8h_1a9f153f688722a3b79094b06a4c2d4e45" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TX_MASK<sp/>(0x80U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="211" refid="hpm__gpu__regs_8h_1a3a5e25dff335bb810a79a9ba758b9b40" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TX_SHIFT<sp/>(7U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="212" refid="hpm__gpu__regs_8h_1ad7bf707b960d164032bfa93d4cba70d4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_TX_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_TX_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_TX_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="213"><highlight class="normal"></highlight></codeline>
<codeline lineno="214"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="215"><highlight class="comment"><sp/>*<sp/>IDLE_RA<sp/>(R)</highlight></codeline>
<codeline lineno="216"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="217"><highlight class="comment"><sp/>*<sp/>RA<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="218"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219" refid="hpm__gpu__regs_8h_1a17e782f99d2a1a5358b00c0c2e4796c8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_RA_MASK<sp/>(0x40U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="220" refid="hpm__gpu__regs_8h_1a0797372729675f3759794de538d9a944" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_RA_SHIFT<sp/>(6U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221" refid="hpm__gpu__regs_8h_1ac517ac9be25a1e2f77f3c2634c335a2d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_RA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_RA_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_RA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222"><highlight class="normal"></highlight></codeline>
<codeline lineno="223"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="224"><highlight class="comment"><sp/>*<sp/>IDLE_SE<sp/>(R)</highlight></codeline>
<codeline lineno="225"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="226"><highlight class="comment"><sp/>*<sp/>SE<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="227"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228" refid="hpm__gpu__regs_8h_1a86b69354a7ccf80d1d99ea35dc870193" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SE_MASK<sp/>(0x20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229" refid="hpm__gpu__regs_8h_1a3957ae2eade22287cd7da51a402e1410" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SE_SHIFT<sp/>(5U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230" refid="hpm__gpu__regs_8h_1a98487efcbc22aca0da9a96f3b47ea34e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_SE_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_SE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="233"><highlight class="comment"><sp/>*<sp/>IDLE_PA<sp/>(R)</highlight></codeline>
<codeline lineno="234"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="235"><highlight class="comment"><sp/>*<sp/>PA<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="236"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="hpm__gpu__regs_8h_1a309c4c32b4e6a2bef23af000c5ca5b1e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PA_MASK<sp/>(0x10U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238" refid="hpm__gpu__regs_8h_1a999609e382bcec7b05e7886e11f28079" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PA_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239" refid="hpm__gpu__regs_8h_1afe883f62b1eb6b9ad3bb971b4a8fe0d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_PA_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_PA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240"><highlight class="normal"></highlight></codeline>
<codeline lineno="241"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="242"><highlight class="comment"><sp/>*<sp/>IDLE_SH<sp/>(R)</highlight></codeline>
<codeline lineno="243"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="244"><highlight class="comment"><sp/>*<sp/>SH<sp/>is<sp/>idle<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="245"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="246" refid="hpm__gpu__regs_8h_1af32ba928447b2364136e3e221a666ba9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SH_MASK<sp/>(0x8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247" refid="hpm__gpu__regs_8h_1adae8bc328b979e6490855cccdeb1143e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SH_SHIFT<sp/>(3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248" refid="hpm__gpu__regs_8h_1af40c830cfe0e1ebaba71ed200bd5ac40" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_SH_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_SH_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_SH_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="249"><highlight class="normal"></highlight></codeline>
<codeline lineno="250"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="251"><highlight class="comment"><sp/>*<sp/>IDLE_PE<sp/>(R)</highlight></codeline>
<codeline lineno="252"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="253"><highlight class="comment"><sp/>*<sp/>Pixel<sp/>engine<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="254"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255" refid="hpm__gpu__regs_8h_1ac43a8d3b2b41718a5e9e0e0df71371e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PE_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256" refid="hpm__gpu__regs_8h_1a23202afce612f4d44492e0d267676a88" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PE_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="257" refid="hpm__gpu__regs_8h_1a08072e6ed73c28bbede824bf4ea5c174" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_PE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_PE_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_PE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258"><highlight class="normal"></highlight></codeline>
<codeline lineno="259"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="260"><highlight class="comment"><sp/>*<sp/>IDLE_DE<sp/>(R)</highlight></codeline>
<codeline lineno="261"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="262"><highlight class="comment"><sp/>*<sp/>DE<sp/>is<sp/>dile<sp/>or<sp/>not<sp/>present</highlight></codeline>
<codeline lineno="263"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264" refid="hpm__gpu__regs_8h_1ab4e87257c10aeb4ed5b9b56ede06dfeb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_DE_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="265" refid="hpm__gpu__regs_8h_1ab938f6b5a82a83e6d9c8cc470ad4add5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_DE_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="266" refid="hpm__gpu__regs_8h_1a43a2cb9e32f1ed69257fd037faa439ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_DE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_DE_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_DE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267"><highlight class="normal"></highlight></codeline>
<codeline lineno="268"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="269"><highlight class="comment"><sp/>*<sp/>IDLE_FE<sp/>(R)</highlight></codeline>
<codeline lineno="270"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="271"><highlight class="comment"><sp/>*<sp/>0:<sp/>fetch<sp/>engine<sp/>is<sp/>busy<sp/><sp/>1:fetch<sp/>engine<sp/>is<sp/>idle</highlight></codeline>
<codeline lineno="272"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="273" refid="hpm__gpu__regs_8h_1a049a399c0945cd012669161821373dc9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FE_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="274" refid="hpm__gpu__regs_8h_1a82b3b8a70e9c1889bd666916e58fa065" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="275" refid="hpm__gpu__regs_8h_1a7278e3218a518074eb52fe9d7b793ace" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQHILDLE_IDLE_FE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQHILDLE_IDLE_FE_MASK)<sp/>&gt;&gt;<sp/>GPU_AQHILDLE_IDLE_FE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="276"><highlight class="normal"></highlight></codeline>
<codeline lineno="277"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQINTRACKNOWLEDGE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="278"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="279"><highlight class="comment"><sp/>*<sp/>INTR_VEC<sp/>(R)</highlight></codeline>
<codeline lineno="280"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="281"><highlight class="comment"><sp/>*<sp/>for<sp/>each<sp/>interrupt<sp/>event,<sp/>0=clear,1=interrupt<sp/>active</highlight></codeline>
<codeline lineno="282"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="283" refid="hpm__gpu__regs_8h_1abc2186f057da6c56956b1b4fc532b842" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="284" refid="hpm__gpu__regs_8h_1a10de976d998c8f259133b40fa766f0fb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="285" refid="hpm__gpu__regs_8h_1a7fbe78219a9060b850bc0135ca9653af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRACKNOWLEDGE_INTR_VEC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQINTRACKNOWLEDGE_INTR_VEC_MASK)<sp/>&gt;&gt;<sp/>GPU_AQINTRACKNOWLEDGE_INTR_VEC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="286"><highlight class="normal"></highlight></codeline>
<codeline lineno="287"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQINTRENBL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="288"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="289"><highlight class="comment"><sp/>*<sp/>INTR_ENBL_VEC<sp/>(RW)</highlight></codeline>
<codeline lineno="290"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="291"><highlight class="comment"><sp/>*<sp/>0=disable<sp/>interrupt;<sp/>1=enable<sp/>interrupt</highlight></codeline>
<codeline lineno="292"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="293" refid="hpm__gpu__regs_8h_1a2f5916ffab1f001baa2d5c9e148af77a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="294" refid="hpm__gpu__regs_8h_1af1cf901c71b141396638c41f710c7673" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="295" refid="hpm__gpu__regs_8h_1aba63883ec6b2f9c05802edade851485a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT)<sp/>&amp;<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296" refid="hpm__gpu__regs_8h_1a3bc593cce51753fe50dd11906c99fc3b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_MASK)<sp/>&gt;&gt;<sp/>GPU_AQINTRENBL_INTR_ENBL_VEC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="297"><highlight class="normal"></highlight></codeline>
<codeline lineno="298"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCCHIPREV<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="299"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="300"><highlight class="comment"><sp/>*<sp/>REV<sp/>(R)</highlight></codeline>
<codeline lineno="301"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="302"><highlight class="comment"><sp/>*<sp/>revision</highlight></codeline>
<codeline lineno="303"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="304" refid="hpm__gpu__regs_8h_1a20c1c808d3f5733b7bd7aa0a47ce2ef9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPREV_REV_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305" refid="hpm__gpu__regs_8h_1a0bcc931ed242401067832617bc2926de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPREV_REV_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="306" refid="hpm__gpu__regs_8h_1afb592f679eb538931368b6bc486376b0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPREV_REV_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCCHIPREV_REV_MASK)<sp/>&gt;&gt;<sp/>GPU_GCCHIPREV_REV_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="307"><highlight class="normal"></highlight></codeline>
<codeline lineno="308"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCCHIPDATE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="309"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="310"><highlight class="comment"><sp/>*<sp/>DATE<sp/>(R)</highlight></codeline>
<codeline lineno="311"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="312"><highlight class="comment"><sp/>*<sp/>date</highlight></codeline>
<codeline lineno="313"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="314" refid="hpm__gpu__regs_8h_1a2eb00419a4ca32f79cd198bfbd7e3072" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPDATE_DATE_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315" refid="hpm__gpu__regs_8h_1a880ba73c29b2db5c88da6441e9aa0d00" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPDATE_DATE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="316" refid="hpm__gpu__regs_8h_1aec9f6ffe44ed296066c6b6ef208ea248" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCCHIPDATE_DATE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCCHIPDATE_DATE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCCHIPDATE_DATE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="317"><highlight class="normal"></highlight></codeline>
<codeline lineno="318"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCREGHICHIPPATCHREV<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="319"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="320"><highlight class="comment"><sp/>*<sp/>PATCH_REV<sp/>(R)</highlight></codeline>
<codeline lineno="321"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="322"><highlight class="comment"><sp/>*<sp/>patch<sp/>revision</highlight></codeline>
<codeline lineno="323"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324" refid="hpm__gpu__regs_8h_1a3815ee5659ff8aa96d5f6e2be796efd9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="325" refid="hpm__gpu__regs_8h_1a174f957a01fe47f3235ec03048ef046f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326" refid="hpm__gpu__regs_8h_1a5210e7f99ed44efc777fa86ec091d290" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGHICHIPPATCHREV_PATCH_REV_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCREGHICHIPPATCHREV_PATCH_REV_MASK)<sp/>&gt;&gt;<sp/>GPU_GCREGHICHIPPATCHREV_PATCH_REV_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327"><highlight class="normal"></highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCPRODUCTID<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="330"><highlight class="comment"><sp/>*<sp/>TYPE<sp/>(R)</highlight></codeline>
<codeline lineno="331"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="332"><highlight class="comment"><sp/>*<sp/>product<sp/>type<sp/>is<sp/>3:VG</highlight></codeline>
<codeline lineno="333"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="334" refid="hpm__gpu__regs_8h_1a602c76eef6951dd1095816c427445a97" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_TYPE_MASK<sp/>(0xF000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="335" refid="hpm__gpu__regs_8h_1a2786d321e9e51f32a8b9bbe14f3d2ae8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_TYPE_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336" refid="hpm__gpu__regs_8h_1aa49036177cc7e3c54b0a1fc8262f5600" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_TYPE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCPRODUCTID_TYPE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCPRODUCTID_TYPE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="337"><highlight class="normal"></highlight></codeline>
<codeline lineno="338"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="339"><highlight class="comment"><sp/>*<sp/>NUM<sp/>(R)</highlight></codeline>
<codeline lineno="340"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="341"><highlight class="comment"><sp/>*<sp/>product<sp/>number<sp/>is<sp/>265</highlight></codeline>
<codeline lineno="342"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="343" refid="hpm__gpu__regs_8h_1a8dc100e051ade624edf1f1bcd1843ff7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_NUM_MASK<sp/>(0xFFFFF0UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344" refid="hpm__gpu__regs_8h_1a45cf11c61e0453460692cc91c9852b5b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_NUM_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="345" refid="hpm__gpu__regs_8h_1a4fc01ddd236d4df1dc12ab522da7bafa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_NUM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCPRODUCTID_NUM_MASK)<sp/>&gt;&gt;<sp/>GPU_GCPRODUCTID_NUM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346"><highlight class="normal"></highlight></codeline>
<codeline lineno="347"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="348"><highlight class="comment"><sp/>*<sp/>GRADE_LEVEL<sp/>(R)</highlight></codeline>
<codeline lineno="349"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="350"><highlight class="comment"><sp/>*<sp/>0:None_no<sp/>extra<sp/>letter<sp/>on<sp/>the<sp/>product<sp/>name<sp/>for<sp/>this<sp/>core<sp/>1:nano<sp/>5:nano<sp/>ultra</highlight></codeline>
<codeline lineno="351"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="352" refid="hpm__gpu__regs_8h_1a1e1000efceb1f1b2759a2d11eaf76d6e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_GRADE_LEVEL_MASK<sp/>(0xFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="353" refid="hpm__gpu__regs_8h_1acf76490aed6a3d28b7fab47b9df419bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="354" refid="hpm__gpu__regs_8h_1aa8eff0bf6ced0e3662503035d420fbb8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCPRODUCTID_GRADE_LEVEL_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCPRODUCTID_GRADE_LEVEL_MASK)<sp/>&gt;&gt;<sp/>GPU_GCPRODUCTID_GRADE_LEVEL_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="355"><highlight class="normal"></highlight></codeline>
<codeline lineno="356"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCMODULEPOWERCONTROLS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="357"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="358"><highlight class="comment"><sp/>*<sp/>TURN_OFF_COUNTER<sp/>(RW)</highlight></codeline>
<codeline lineno="359"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="360"><highlight class="comment"><sp/>*<sp/>counter<sp/>value<sp/>for<sp/>clock<sp/>gating<sp/>the<sp/>module<sp/>if<sp/>the<sp/>module<sp/>is<sp/>idle<sp/>for<sp/>this<sp/>amout<sp/>of<sp/>clock<sp/>cycles</highlight></codeline>
<codeline lineno="361"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="362" refid="hpm__gpu__regs_8h_1a2e56d5527b35749fa308e0f937bf6326" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK<sp/>(0xFFFF0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="363" refid="hpm__gpu__regs_8h_1a5390cf590479a1c9aac5862374042eb1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="364" refid="hpm__gpu__regs_8h_1a98e4f62ceb2d6d79f9f38af7e119a8a8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="365" refid="hpm__gpu__regs_8h_1a484c7106713b84d1018f10a3d7bd9fe7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_OFF_COUNTER_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="366"><highlight class="normal"></highlight></codeline>
<codeline lineno="367"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="368"><highlight class="comment"><sp/>*<sp/>TURN_ON_COUNTER<sp/>(RW)</highlight></codeline>
<codeline lineno="369"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="370"><highlight class="comment"><sp/>*<sp/>number<sp/>of<sp/>clock<sp/>cycle<sp/>gating<sp/>the<sp/>module<sp/>if<sp/>the<sp/>modules<sp/>is<sp/>idle<sp/>for<sp/>this<sp/>amout<sp/>of<sp/>clockk<sp/>cycles</highlight></codeline>
<codeline lineno="371"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="372" refid="hpm__gpu__regs_8h_1a14dfeb745ca9a4f593edb32bd77b7d02" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK<sp/>(0xF0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="373" refid="hpm__gpu__regs_8h_1af622460238753a41ac1c804f1ab69e6b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT<sp/>(4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="374" refid="hpm__gpu__regs_8h_1a495cd60514e3258958ae09f290806e77" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="375" refid="hpm__gpu__regs_8h_1a7ef4a0d228dd12ddab379764a5363210" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERCONTROLS_TURN_ON_COUNTER_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="376"><highlight class="normal"></highlight></codeline>
<codeline lineno="377"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="378"><highlight class="comment"><sp/>*<sp/>DISABLE_STARVE_MODULE_CLOCK_GATING<sp/>(RW)</highlight></codeline>
<codeline lineno="379"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="380"><highlight class="comment"><sp/>*<sp/>disable<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>starve/idle<sp/>condition</highlight></codeline>
<codeline lineno="381"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="382" refid="hpm__gpu__regs_8h_1ace10b17fa8ba232a3fff449dce1219f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="383" refid="hpm__gpu__regs_8h_1a8f0f1fdc60014a22916472d68a19b09b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="384" refid="hpm__gpu__regs_8h_1a4cfc544510ec01d35c40e2ab8f6d2404" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="385" refid="hpm__gpu__regs_8h_1aceb107b6c3e58b97acc38d6b260648ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STARVE_MODULE_CLOCK_GATING_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="386"><highlight class="normal"></highlight></codeline>
<codeline lineno="387"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="388"><highlight class="comment"><sp/>*<sp/>DISABLE_STALL_MODULE_CLOCK_GATING<sp/>(RW)</highlight></codeline>
<codeline lineno="389"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="390"><highlight class="comment"><sp/>*<sp/>disable<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>stall<sp/>condition</highlight></codeline>
<codeline lineno="391"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="392" refid="hpm__gpu__regs_8h_1a4cd100af96f83102bd27da20092eb3c4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK<sp/>(0x2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="393" refid="hpm__gpu__regs_8h_1ae2a876eb74940fe3618671d48cf891e9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT<sp/>(1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="394" refid="hpm__gpu__regs_8h_1a398c66ca6d7d68656088877227b7077f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="395" refid="hpm__gpu__regs_8h_1af244ef297662d876cb0d713a67611bba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERCONTROLS_DISABLE_STALL_MODULE_CLOCK_GATING_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="396"><highlight class="normal"></highlight></codeline>
<codeline lineno="397"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="398"><highlight class="comment"><sp/>*<sp/>ENABLE_MODULE_CLOCK_GATING<sp/>(RW)</highlight></codeline>
<codeline lineno="399"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="400"><highlight class="comment"><sp/>*<sp/>enable<sp/>module<sp/>level<sp/>clock<sp/>gating</highlight></codeline>
<codeline lineno="401"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="402" refid="hpm__gpu__regs_8h_1a5b114aa1526662029f6c9669f96e42af" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="403" refid="hpm__gpu__regs_8h_1af2aca1ebba336a6497fb738e505670ec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="404" refid="hpm__gpu__regs_8h_1af171c7b87ec4ae6d5b8d790e91e8b1d8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="405" refid="hpm__gpu__regs_8h_1a3f85928160faf9f91ebb52df51f36d3f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERCONTROLS_ENABLE_MODULE_CLOCK_GATING_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="406"><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCMODULEPOWERMODULECONTROL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="408"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="409"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCKGATING_FLEXA<sp/>(RW)</highlight></codeline>
<codeline lineno="410"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="411"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>flexa,<sp/>not<sp/>supported<sp/>for<sp/>all<sp/>variants</highlight></codeline>
<codeline lineno="412"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="413" refid="hpm__gpu__regs_8h_1a2ca4ec65ac2d05dcc43026173d93a94d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="414" refid="hpm__gpu__regs_8h_1a1ef9762e11658b6b92aaa733d4f25cd3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="415" refid="hpm__gpu__regs_8h_1aee76d1ece6976de8d5d8a42f13cc6ce2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="416" refid="hpm__gpu__regs_8h_1a5a2e39ddfd1529a7c880a53c97a74992" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCKGATING_FLEXA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="417"><highlight class="normal"></highlight></codeline>
<codeline lineno="418"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="419"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCK_GATING_TS<sp/>(RW)</highlight></codeline>
<codeline lineno="420"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="421"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>TS</highlight></codeline>
<codeline lineno="422"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="423" refid="hpm__gpu__regs_8h_1a408f9df3e8681e37f4eb330fdf8d4feb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK<sp/>(0x800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="424" refid="hpm__gpu__regs_8h_1a5e99f3ca14555a6b46a3197b18a90de9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="425" refid="hpm__gpu__regs_8h_1a881f765edf173adbeb3cd92c58025a22" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="426" refid="hpm__gpu__regs_8h_1aed172010930ff5f47d0858abfd41a752" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_TS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427"><highlight class="normal"></highlight></codeline>
<codeline lineno="428"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="429"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCK_GATING_IM<sp/>(RW)</highlight></codeline>
<codeline lineno="430"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="431"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>IM</highlight></codeline>
<codeline lineno="432"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="433" refid="hpm__gpu__regs_8h_1af4fb21a1f09e72682d8c152e46f1df25" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="434" refid="hpm__gpu__regs_8h_1a1fb98ab0cb6fd4aeb27c11c895f64e5f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="435" refid="hpm__gpu__regs_8h_1aa841de965b6bbe4242fd75140eed3bbd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="436" refid="hpm__gpu__regs_8h_1ac1220526c69f6189de9a5b533d125e87" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_IM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="437"><highlight class="normal"></highlight></codeline>
<codeline lineno="438"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="439"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCK_GATING_VG<sp/>(RW)</highlight></codeline>
<codeline lineno="440"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="441"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>lelvel<sp/>clock<sp/>gating<sp/>for<sp/>VG</highlight></codeline>
<codeline lineno="442"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="443" refid="hpm__gpu__regs_8h_1a5d626c684d2117d4a622debbce933aab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="444" refid="hpm__gpu__regs_8h_1a6862e0516454ecd6844e6fc91845d408" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="445" refid="hpm__gpu__regs_8h_1a707bc5873d98cae14fbd3f244d3b199b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="446" refid="hpm__gpu__regs_8h_1a045aa0bb37a12648f253b1a204ff859e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_VG_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="447"><highlight class="normal"></highlight></codeline>
<codeline lineno="448"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="449"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCK_GATING_PE<sp/>(RW)</highlight></codeline>
<codeline lineno="450"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="451"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>PE</highlight></codeline>
<codeline lineno="452"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="453" refid="hpm__gpu__regs_8h_1a691e52495e8d3a05a6babed22c848b3d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="454" refid="hpm__gpu__regs_8h_1a81e6a8c30594010f5aaca3bca5671aa7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="455" refid="hpm__gpu__regs_8h_1af31e045de0f41c7c9742f42d465ffd48" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="456" refid="hpm__gpu__regs_8h_1ab40bffb977c5ac000e097d9bbb8c0945" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_PE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="457"><highlight class="normal"></highlight></codeline>
<codeline lineno="458"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="459"><highlight class="comment"><sp/>*<sp/>DISABLE_MODULE_CLOCK_GATING_FE<sp/>(RW)</highlight></codeline>
<codeline lineno="460"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="461"><highlight class="comment"><sp/>*<sp/>disables<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>for<sp/>FE</highlight></codeline>
<codeline lineno="462"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="463" refid="hpm__gpu__regs_8h_1a22077e94bf570b76bc99602a75d1a494" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="464" refid="hpm__gpu__regs_8h_1ac4880349804ff4b9dc1f481d888c9ed6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="465" refid="hpm__gpu__regs_8h_1a9d19c406637c0ce74cdf0f1e37f3d869" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="466" refid="hpm__gpu__regs_8h_1a99314f987fd75fedf702b4a3decc50f5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULECONTROL_DISABLE_MODULE_CLOCK_GATING_FE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="467"><highlight class="normal"></highlight></codeline>
<codeline lineno="468"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCMODULEPOWERMODULESTATUS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="469"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="470"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_FLEXA<sp/>(R)</highlight></codeline>
<codeline lineno="471"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="472"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>ckock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>flexa</highlight></codeline>
<codeline lineno="473"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="474" refid="hpm__gpu__regs_8h_1a748181e1a32b14f894d800b92af32a35" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK<sp/>(0x1000U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="475" refid="hpm__gpu__regs_8h_1a48fb7cb04ee44d2af1d2d55ae2e1bf8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="476" refid="hpm__gpu__regs_8h_1a41d6159abdde4b07f4e61cc2c1958fd2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FLEXA_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="477"><highlight class="normal"></highlight></codeline>
<codeline lineno="478"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="479"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_TS<sp/>(R)</highlight></codeline>
<codeline lineno="480"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="481"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>ckock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>ts</highlight></codeline>
<codeline lineno="482"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="483" refid="hpm__gpu__regs_8h_1a973d04aa8b4645958329f28fdd0c1db9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK<sp/>(0x800U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="484" refid="hpm__gpu__regs_8h_1a8901b5c9b67a8e41cde4ac8d3c76fd33" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT<sp/>(11U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="485" refid="hpm__gpu__regs_8h_1a7783bc88d3dccd06bc9e1b94acf780fb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_TS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="486"><highlight class="normal"></highlight></codeline>
<codeline lineno="487"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="488"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_IM<sp/>(R)</highlight></codeline>
<codeline lineno="489"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="490"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>IM</highlight></codeline>
<codeline lineno="491"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="492" refid="hpm__gpu__regs_8h_1a7a9661d7529e0a4aa8440fe4ffdad15d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK<sp/>(0x200U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="493" refid="hpm__gpu__regs_8h_1ab9c274c149c2d0eb10a351c6e4f4a210" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT<sp/>(9U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="494" refid="hpm__gpu__regs_8h_1af03aa6506f4832ed8a76ac3163cbaca7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_IM_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="495"><highlight class="normal"></highlight></codeline>
<codeline lineno="496"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="497"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_VG<sp/>(R)</highlight></codeline>
<codeline lineno="498"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="499"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>VG</highlight></codeline>
<codeline lineno="500"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="501" refid="hpm__gpu__regs_8h_1a1b1f08b4ee445ce1098a35956c4386e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK<sp/>(0x100U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="502" refid="hpm__gpu__regs_8h_1ad65ee2c209a4839a319266bb56f1c7a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="503" refid="hpm__gpu__regs_8h_1ad3d41c6d6c56fe5e5c904525651f06f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_VG_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="504"><highlight class="normal"></highlight></codeline>
<codeline lineno="505"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="506"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_PE<sp/>(R)</highlight></codeline>
<codeline lineno="507"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="508"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>PE</highlight></codeline>
<codeline lineno="509"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="510" refid="hpm__gpu__regs_8h_1a5d76f6b6d787cae022cb413388385cc2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK<sp/>(0x4U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="511" refid="hpm__gpu__regs_8h_1a9df60de01fd67f8762637e81325217ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512" refid="hpm__gpu__regs_8h_1a97cf3931e45a6f969871d350ad82b219" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_PE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="513"><highlight class="normal"></highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="515"><highlight class="comment"><sp/>*<sp/>MODULE_CLOCK_GATED_FE<sp/>(R)</highlight></codeline>
<codeline lineno="516"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="517"><highlight class="comment"><sp/>*<sp/>module<sp/>level<sp/>clock<sp/>gating<sp/>is<sp/>on<sp/>for<sp/>FE</highlight></codeline>
<codeline lineno="518"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="519" refid="hpm__gpu__regs_8h_1a8d34cdd5a8f645c4b2512aa3e9577d6e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK<sp/>(0x1U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="520" refid="hpm__gpu__regs_8h_1a43bf0aab398da40fc5d7919eaf78e183" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="521" refid="hpm__gpu__regs_8h_1a9ca286665aa66a9d4c20f5b1ac57ad3a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCMODULEPOWERMODULESTATUS_MODULE_CLOCK_GATED_FE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="522"><highlight class="normal"></highlight></codeline>
<codeline lineno="523"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQMEMORYFEPAGETABLE<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="524"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="525"><highlight class="comment"><sp/>*<sp/>BASE_ADDRESS<sp/>(RW)</highlight></codeline>
<codeline lineno="526"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="527"><highlight class="comment"><sp/>*<sp/>base<sp/>address<sp/>for<sp/>the<sp/>FE<sp/>virtual<sp/>address<sp/>lookup<sp/>table</highlight></codeline>
<codeline lineno="528"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="529" refid="hpm__gpu__regs_8h_1af2190337f3026f5cd6d94c4d5e72ee43" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK<sp/>(0xFFFFF000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="530" refid="hpm__gpu__regs_8h_1abc083267870de8912b95a01071128e7d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT<sp/>(12U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="531" refid="hpm__gpu__regs_8h_1a6be7e70f8f801d22ee71e0981a137ad7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT)<sp/>&amp;<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="532" refid="hpm__gpu__regs_8h_1ae6ebceca5119486b65fc656d20ea55b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_MASK)<sp/>&gt;&gt;<sp/>GPU_AQMEMORYFEPAGETABLE_BASE_ADDRESS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="533"><highlight class="normal"></highlight></codeline>
<codeline lineno="534"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQMEMORYDEBUG<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="535"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="536"><highlight class="comment"><sp/>*<sp/>ZCOMP_LIMIT<sp/>(RW)</highlight></codeline>
<codeline lineno="537"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="538"><highlight class="comment"><sp/>*<sp/>not<sp/>relevant<sp/>for<sp/>vector<sp/>graphics<sp/>IP</highlight></codeline>
<codeline lineno="539"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="540" refid="hpm__gpu__regs_8h_1a1a02ed2293011d80c25df4fe20c0489a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK<sp/>(0x3F000000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="541" refid="hpm__gpu__regs_8h_1ac5fbbb34437ec9b128aa48e429c098d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT<sp/>(24U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="542" refid="hpm__gpu__regs_8h_1a2822d6ef75fc4d64a476eae9901be99c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT)<sp/>&amp;<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="543" refid="hpm__gpu__regs_8h_1a7323db431f6ea0b6f634c8dd51ef9106" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_MASK)<sp/>&gt;&gt;<sp/>GPU_AQMEMORYDEBUG_ZCOMP_LIMIT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="544"><highlight class="normal"></highlight></codeline>
<codeline lineno="545"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="546"><highlight class="comment"><sp/>*<sp/>MAX_OUTSTANDING_READS<sp/>(RW)</highlight></codeline>
<codeline lineno="547"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="548"><highlight class="comment"><sp/>*<sp/>limits<sp/>the<sp/>total<sp/>number<sp/>of<sp/>outstanding<sp/>read<sp/>requests</highlight></codeline>
<codeline lineno="549"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="550" refid="hpm__gpu__regs_8h_1a783665bda914af0d833bd3f675b2e4de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="551" refid="hpm__gpu__regs_8h_1a99e9c4077eb5ff50984a8cb8546b025c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="552" refid="hpm__gpu__regs_8h_1a0efccbf658d5d910d64bb50e841764a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT)<sp/>&amp;<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="553" refid="hpm__gpu__regs_8h_1a8db342dc079c2709cffe6a0e6beaf2ec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_MASK)<sp/>&gt;&gt;<sp/>GPU_AQMEMORYDEBUG_MAX_OUTSTANDING_READS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="554"><highlight class="normal"></highlight></codeline>
<codeline lineno="555"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>AQREGISTERTIMINGCONTROL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="556"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="557"><highlight class="comment"><sp/>*<sp/>POWER_DOWN<sp/>(RW)</highlight></codeline>
<codeline lineno="558"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="559"><highlight class="comment"><sp/>*<sp/>powerdown<sp/>memory</highlight></codeline>
<codeline lineno="560"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="561" refid="hpm__gpu__regs_8h_1ad1bcfa7e6a0f4a51ceb05944002a3de3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK<sp/>(0x100000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="562" refid="hpm__gpu__regs_8h_1a291b6c57f3e4ae5e4a07a3b77e4b9bdc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT<sp/>(20U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="563" refid="hpm__gpu__regs_8h_1a8e84e8fb5a04ea383b2b43f80a979db5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="564" refid="hpm__gpu__regs_8h_1a0a7d39131edbf0fa9543a3909f2f798f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_MASK)<sp/>&gt;&gt;<sp/>GPU_AQREGISTERTIMINGCONTROL_POWER_DOWN_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="565"><highlight class="normal"></highlight></codeline>
<codeline lineno="566"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="567"><highlight class="comment"><sp/>*<sp/>FAST_WTC<sp/>(RW)</highlight></codeline>
<codeline lineno="568"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="569"><highlight class="comment"><sp/>*<sp/>WTC<sp/>for<sp/>fast<sp/>rams</highlight></codeline>
<codeline lineno="570"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="571" refid="hpm__gpu__regs_8h_1aea287690e4f960c0397e03e3dac45289" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK<sp/>(0xC0000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="572" refid="hpm__gpu__regs_8h_1ac586d9f1d4964097a86366c068039bf3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT<sp/>(18U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="573" refid="hpm__gpu__regs_8h_1a660bae82aa268090fddec3552b20950e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="574" refid="hpm__gpu__regs_8h_1aa92ff9e3f8aa40c0d7c5619298618af8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_MASK)<sp/>&gt;&gt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_WTC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="575"><highlight class="normal"></highlight></codeline>
<codeline lineno="576"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="577"><highlight class="comment"><sp/>*<sp/>FAST_RTC<sp/>(RW)</highlight></codeline>
<codeline lineno="578"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="579"><highlight class="comment"><sp/>*<sp/>RTC<sp/>for<sp/>fast<sp/>rams</highlight></codeline>
<codeline lineno="580"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="581" refid="hpm__gpu__regs_8h_1af3ab37ce519dfca50c376c8cf36db0a1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK<sp/>(0x30000UL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="582" refid="hpm__gpu__regs_8h_1a62d9346003344b602f1c1a4d40a35d6b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT<sp/>(16U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="583" refid="hpm__gpu__regs_8h_1a12bfbd10abac3b12522a85c5a8fa6a18" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="584" refid="hpm__gpu__regs_8h_1a6e624565a3649acb60e5b76ebeadb748" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_MASK)<sp/>&gt;&gt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FAST_RTC_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="585"><highlight class="normal"></highlight></codeline>
<codeline lineno="586"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="587"><highlight class="comment"><sp/>*<sp/>FOR_RF2P<sp/>(RW)</highlight></codeline>
<codeline lineno="588"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="589"><highlight class="comment"><sp/>*<sp/>for<sp/>2<sp/>port<sp/>ram</highlight></codeline>
<codeline lineno="590"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="591" refid="hpm__gpu__regs_8h_1a73d648f38de2383e90d72783f94bddd4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK<sp/>(0xFF00U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="592" refid="hpm__gpu__regs_8h_1a796bdab67387be73c49b02e17012844a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT<sp/>(8U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="593" refid="hpm__gpu__regs_8h_1a4e1d88477d6fba8305e7f5d9ea547c60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="594" refid="hpm__gpu__regs_8h_1a3150ca7122039d9256784cdd6092c21e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_MASK)<sp/>&gt;&gt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF2P_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="595"><highlight class="normal"></highlight></codeline>
<codeline lineno="596"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="597"><highlight class="comment"><sp/>*<sp/>FOR_RF1P<sp/>(RW)</highlight></codeline>
<codeline lineno="598"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="599"><highlight class="comment"><sp/>*<sp/>for<sp/>1<sp/>port<sp/>ram</highlight></codeline>
<codeline lineno="600"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="601" refid="hpm__gpu__regs_8h_1a7a2716944fcf77250d586d1126e68b07" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK<sp/>(0xFFU)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="602" refid="hpm__gpu__regs_8h_1a3eef0ba8e9f467881c55575b30c2f738" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="603" refid="hpm__gpu__regs_8h_1a9cf42f09d0acc3a5e671905eaedf22a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="604" refid="hpm__gpu__regs_8h_1a6302f3a77abf78e70e26f93a71577855" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_MASK)<sp/>&gt;&gt;<sp/>GPU_AQREGISTERTIMINGCONTROL_FOR_RF1P_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="605"><highlight class="normal"></highlight></codeline>
<codeline lineno="606"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCREGFETCHADDRESS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="607"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="608"><highlight class="comment"><sp/>*<sp/>ADDRESS<sp/>(RW)</highlight></codeline>
<codeline lineno="609"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="610"><highlight class="comment"><sp/>*<sp/>address<sp/>of<sp/>command<sp/>buffer</highlight></codeline>
<codeline lineno="611"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="612" refid="hpm__gpu__regs_8h_1ab2afe29792331d655eeb2bc7efaaa0c2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_MASK<sp/>(0xFFFFFFFCUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="613" refid="hpm__gpu__regs_8h_1afc23750428a7a6397bf2919a71d26980" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT<sp/>(2U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="614" refid="hpm__gpu__regs_8h_1a5a2b45f35bc36da3920bc20a96f93705" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT)<sp/>&amp;<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="615" refid="hpm__gpu__regs_8h_1a8c9d216e36d0f9064c460742a6a69a95" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_MASK)<sp/>&gt;&gt;<sp/>GPU_GCREGFETCHADDRESS_ADDRESS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="616"><highlight class="normal"></highlight></codeline>
<codeline lineno="617"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="618"><highlight class="comment"><sp/>*<sp/>TYPE<sp/>(RW)</highlight></codeline>
<codeline lineno="619"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="620"><highlight class="comment"><sp/>*<sp/>0=system<sp/><sp/>2=vritual<sp/>1=local</highlight></codeline>
<codeline lineno="621"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="622" refid="hpm__gpu__regs_8h_1ac0930955a7602c9f5405e930f5261297" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_TYPE_MASK<sp/>(0x3U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="623" refid="hpm__gpu__regs_8h_1ac3b2def6cd68e408c11c2dd07e072fb9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_TYPE_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="624" refid="hpm__gpu__regs_8h_1a6b41bad989e33351c7e3defcacfcaf0c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_TYPE_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCREGFETCHADDRESS_TYPE_SHIFT)<sp/>&amp;<sp/>GPU_GCREGFETCHADDRESS_TYPE_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="625" refid="hpm__gpu__regs_8h_1a0819f8a5cb4faf6c29be97947211a620" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHADDRESS_TYPE_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCREGFETCHADDRESS_TYPE_MASK)<sp/>&gt;&gt;<sp/>GPU_GCREGFETCHADDRESS_TYPE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="626"><highlight class="normal"></highlight></codeline>
<codeline lineno="627"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCREGFETCHCONTROL<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="628"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="629"><highlight class="comment"><sp/>*<sp/>COUNT<sp/>(RW)</highlight></codeline>
<codeline lineno="630"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="631"><highlight class="comment"><sp/>*<sp/>number<sp/>of<sp/>64bit<sp/>words<sp/>to<sp/>fetch</highlight></codeline>
<codeline lineno="632"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="633" refid="hpm__gpu__regs_8h_1a87a038e81e57f731486dfcc908901f9c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHCONTROL_COUNT_MASK<sp/>(0x1FFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="634" refid="hpm__gpu__regs_8h_1a6c03426bd2ac889ea29a97e88401355b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHCONTROL_COUNT_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="635" refid="hpm__gpu__regs_8h_1a1df64aaf7aa19ca8e2fe8a0bcae87327" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHCONTROL_COUNT_SET(x)<sp/>(((uint32_t)(x)<sp/>&lt;&lt;<sp/>GPU_GCREGFETCHCONTROL_COUNT_SHIFT)<sp/>&amp;<sp/>GPU_GCREGFETCHCONTROL_COUNT_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="636" refid="hpm__gpu__regs_8h_1a5c248bc169526c438dcd063da2c6dc2c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGFETCHCONTROL_COUNT_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCREGFETCHCONTROL_COUNT_MASK)<sp/>&gt;&gt;<sp/>GPU_GCREGFETCHCONTROL_COUNT_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="637"><highlight class="normal"></highlight></codeline>
<codeline lineno="638"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Bitfield<sp/>definition<sp/>for<sp/>register:<sp/>GCREGCURRENTFETCHADDRESS<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="639"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="640"><highlight class="comment"><sp/>*<sp/>ADDRESS<sp/>(R)</highlight></codeline>
<codeline lineno="641"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="642"><highlight class="comment"><sp/>*<sp/>address</highlight></codeline>
<codeline lineno="643"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="644" refid="hpm__gpu__regs_8h_1aa1ef78cb7b7984e65df5ea17cc8731d3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK<sp/>(0xFFFFFFFFUL)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="645" refid="hpm__gpu__regs_8h_1ab95401773047e7ad158a161ae6c0ca22" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT<sp/>(0U)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="646" refid="hpm__gpu__regs_8h_1a8a576dd79fd923776f788e344ebe5f1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_GET(x)<sp/>(((uint32_t)(x)<sp/>&amp;<sp/>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_MASK)<sp/>&gt;&gt;<sp/>GPU_GCREGCURRENTFETCHADDRESS_ADDRESS_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="647"><highlight class="normal"></highlight></codeline>
<codeline lineno="648"><highlight class="normal"></highlight></codeline>
<codeline lineno="649"><highlight class="normal"></highlight></codeline>
<codeline lineno="650"><highlight class="normal"></highlight></codeline>
<codeline lineno="651"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>HPM_GPU_H<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="soc/HPM6800/ip/hpm_gpu_regs.h"/>
  </compounddef>
</doxygen>
