<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>xio3130_downstream.c source code [codebrowser/hw/pci-bridge/xio3130_downstream.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/pci-bridge/xio3130_downstream.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>pci-bridge</a>/<a href='xio3130_downstream.c.html'>xio3130_downstream.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * x3130_downstream.c</i></td></tr>
<tr><th id="3">3</th><td><i> * TI X3130 pci express downstream port switch</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2010 Isaku Yamahata &lt;yamahata at valinux co jp&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *                    VA Linux Systems Japan K.K.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="9">9</th><td><i> * it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="10">10</th><td><i> * the Free Software Foundation; either version 2 of the License, or</i></td></tr>
<tr><th id="11">11</th><td><i> * (at your option) any later version.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="14">14</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="15">15</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="16">16</th><td><i> * GNU General Public License for more details.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * You should have received a copy of the GNU General Public License along</i></td></tr>
<tr><th id="19">19</th><td><i> * with this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/hw/pci/pci_ids.h.html">"hw/pci/pci_ids.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/hw/pci/msi.h.html">"hw/pci/msi.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/hw/pci/pcie.h.html">"hw/pci/pcie.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="xio3130_downstream.h.html">"xio3130_downstream.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/qapi/error.h.html">"qapi/error.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/PCI_DEVICE_ID_TI_XIO3130D" data-ref="_M/PCI_DEVICE_ID_TI_XIO3130D">PCI_DEVICE_ID_TI_XIO3130D</dfn>       0x8233  /* downstream port */</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/XIO3130_REVISION" data-ref="_M/XIO3130_REVISION">XIO3130_REVISION</dfn>                0x1</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/XIO3130_MSI_OFFSET" data-ref="_M/XIO3130_MSI_OFFSET">XIO3130_MSI_OFFSET</dfn>              0x70</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/XIO3130_MSI_SUPPORTED_FLAGS" data-ref="_M/XIO3130_MSI_SUPPORTED_FLAGS">XIO3130_MSI_SUPPORTED_FLAGS</dfn>     PCI_MSI_FLAGS_64BIT</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/XIO3130_MSI_NR_VECTOR" data-ref="_M/XIO3130_MSI_NR_VECTOR">XIO3130_MSI_NR_VECTOR</dfn>           1</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/XIO3130_SSVID_OFFSET" data-ref="_M/XIO3130_SSVID_OFFSET">XIO3130_SSVID_OFFSET</dfn>            0x80</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/XIO3130_SSVID_SVID" data-ref="_M/XIO3130_SSVID_SVID">XIO3130_SSVID_SVID</dfn>              0</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/XIO3130_SSVID_SSID" data-ref="_M/XIO3130_SSVID_SSID">XIO3130_SSVID_SSID</dfn>              0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/XIO3130_EXP_OFFSET" data-ref="_M/XIO3130_EXP_OFFSET">XIO3130_EXP_OFFSET</dfn>              0x90</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/XIO3130_AER_OFFSET" data-ref="_M/XIO3130_AER_OFFSET">XIO3130_AER_OFFSET</dfn>              0x100</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_write_config" title='xio3130_downstream_write_config' data-type='void xio3130_downstream_write_config(PCIDevice * d, uint32_t address, uint32_t val, int len)' data-ref="xio3130_downstream_write_config">xio3130_downstream_write_config</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col9 decl" id="9d" title='d' data-type='PCIDevice *' data-ref="9d">d</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="10address" title='address' data-type='uint32_t' data-ref="10address">address</dfn>,</td></tr>
<tr><th id="41">41</th><td>                                         <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="11val" title='val' data-type='uint32_t' data-ref="11val">val</dfn>, <em>int</em> <dfn class="local col2 decl" id="12len" title='len' data-type='int' data-ref="12len">len</dfn>)</td></tr>
<tr><th id="42">42</th><td>{</td></tr>
<tr><th id="43">43</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_write_config" title='pci_bridge_write_config' data-ref="pci_bridge_write_config">pci_bridge_write_config</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>, <a class="local col0 ref" href="#10address" title='address' data-ref="10address">address</a>, <a class="local col1 ref" href="#11val" title='val' data-ref="11val">val</a>, <a class="local col2 ref" href="#12len" title='len' data-ref="12len">len</a>);</td></tr>
<tr><th id="44">44</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_flr_write_config" title='pcie_cap_flr_write_config' data-ref="pcie_cap_flr_write_config">pcie_cap_flr_write_config</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>, <a class="local col0 ref" href="#10address" title='address' data-ref="10address">address</a>, <a class="local col1 ref" href="#11val" title='val' data-ref="11val">val</a>, <a class="local col2 ref" href="#12len" title='len' data-ref="12len">len</a>);</td></tr>
<tr><th id="45">45</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_write_config" title='pcie_cap_slot_write_config' data-ref="pcie_cap_slot_write_config">pcie_cap_slot_write_config</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>, <a class="local col0 ref" href="#10address" title='address' data-ref="10address">address</a>, <a class="local col1 ref" href="#11val" title='val' data-ref="11val">val</a>, <a class="local col2 ref" href="#12len" title='len' data-ref="12len">len</a>);</td></tr>
<tr><th id="46">46</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_write_config" title='pcie_aer_write_config' data-ref="pcie_aer_write_config">pcie_aer_write_config</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>, <a class="local col0 ref" href="#10address" title='address' data-ref="10address">address</a>, <a class="local col1 ref" href="#11val" title='val' data-ref="11val">val</a>, <a class="local col2 ref" href="#12len" title='len' data-ref="12len">len</a>);</td></tr>
<tr><th id="47">47</th><td>}</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_reset" title='xio3130_downstream_reset' data-type='void xio3130_downstream_reset(DeviceState * qdev)' data-ref="xio3130_downstream_reset">xio3130_downstream_reset</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col3 decl" id="13qdev" title='qdev' data-type='DeviceState *' data-ref="13qdev">qdev</dfn>)</td></tr>
<tr><th id="50">50</th><td>{</td></tr>
<tr><th id="51">51</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col4 decl" id="14d" title='d' data-type='PCIDevice *' data-ref="14d">d</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#191" title="((PCIDevice *)object_dynamic_cast_assert(((Object *)((qdev))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 51, __func__))" data-ref="_M/PCI_DEVICE">PCI_DEVICE</a>(<a class="local col3 ref" href="#13qdev" title='qdev' data-ref="13qdev">qdev</a>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_deverr_reset" title='pcie_cap_deverr_reset' data-ref="pcie_cap_deverr_reset">pcie_cap_deverr_reset</a>(<a class="local col4 ref" href="#14d" title='d' data-ref="14d">d</a>);</td></tr>
<tr><th id="54">54</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_reset" title='pcie_cap_slot_reset' data-ref="pcie_cap_slot_reset">pcie_cap_slot_reset</a>(<a class="local col4 ref" href="#14d" title='d' data-ref="14d">d</a>);</td></tr>
<tr><th id="55">55</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_arifwd_reset" title='pcie_cap_arifwd_reset' data-ref="pcie_cap_arifwd_reset">pcie_cap_arifwd_reset</a>(<a class="local col4 ref" href="#14d" title='d' data-ref="14d">d</a>);</td></tr>
<tr><th id="56">56</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_reset" title='pci_bridge_reset' data-ref="pci_bridge_reset">pci_bridge_reset</a>(<a class="local col3 ref" href="#13qdev" title='qdev' data-ref="13qdev">qdev</a>);</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_realize" title='xio3130_downstream_realize' data-type='void xio3130_downstream_realize(PCIDevice * d, Error ** errp)' data-ref="xio3130_downstream_realize">xio3130_downstream_realize</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col5 decl" id="15d" title='d' data-type='PCIDevice *' data-ref="15d">d</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col6 decl" id="16errp" title='errp' data-type='Error **' data-ref="16errp">errp</dfn>)</td></tr>
<tr><th id="60">60</th><td>{</td></tr>
<tr><th id="61">61</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIEPort" title='PCIEPort' data-type='struct PCIEPort' data-ref="PCIEPort">PCIEPort</a> *<dfn class="local col7 decl" id="17p" title='p' data-type='PCIEPort *' data-ref="17p">p</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#28" title="((PCIEPort *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-port&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 61, __func__))" data-ref="_M/PCIE_PORT">PCIE_PORT</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="62">62</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a> *<dfn class="local col8 decl" id="18s" title='s' data-type='PCIESlot *' data-ref="18s">s</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#42" title="((PCIESlot *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-slot&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 62, __func__))" data-ref="_M/PCIE_SLOT">PCIE_SLOT</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="63">63</th><td>    <em>int</em> <dfn class="local col9 decl" id="19rc" title='rc' data-type='int' data-ref="19rc">rc</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_initfn" title='pci_bridge_initfn' data-ref="pci_bridge_initfn">pci_bridge_initfn</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="macro" href="../../include/hw/pci/pci.h.html#390" title="&quot;PCIE&quot;" data-ref="_M/TYPE_PCIE_BUS">TYPE_PCIE_BUS</a>);</td></tr>
<tr><th id="66">66</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_port_init_reg" title='pcie_port_init_reg' data-ref="pcie_port_init_reg">pcie_port_init_reg</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> = <a class="ref" href="../../include/hw/pci/msi.h.html#msi_init" title='msi_init' data-ref="msi_init">msi_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="macro" href="#31" title="0x70" data-ref="_M/XIO3130_MSI_OFFSET">XIO3130_MSI_OFFSET</a>, <a class="macro" href="#33" title="1" data-ref="_M/XIO3130_MSI_NR_VECTOR">XIO3130_MSI_NR_VECTOR</a>,</td></tr>
<tr><th id="69">69</th><td>                  <a class="macro" href="#32" title="0x0080" data-ref="_M/XIO3130_MSI_SUPPORTED_FLAGS">XIO3130_MSI_SUPPORTED_FLAGS</a> &amp; <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#308" title="0x0080" data-ref="_M/PCI_MSI_FLAGS_64BIT">PCI_MSI_FLAGS_64BIT</a>,</td></tr>
<tr><th id="70">70</th><td>                  <a class="macro" href="#32" title="0x0080" data-ref="_M/XIO3130_MSI_SUPPORTED_FLAGS">XIO3130_MSI_SUPPORTED_FLAGS</a> &amp; <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#309" title="0x0100" data-ref="_M/PCI_MSI_FLAGS_MASKBIT">PCI_MSI_FLAGS_MASKBIT</a>,</td></tr>
<tr><th id="71">71</th><td>                  <a class="local col6 ref" href="#16errp" title='errp' data-ref="16errp">errp</a>);</td></tr>
<tr><th id="72">72</th><td>    <b>if</b> (<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="73">73</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((rc == -95) ? (void) (0) : __assert_fail (&quot;rc == -ENOTSUP&quot;, &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 73, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> == -<a class="macro" href="../../../include/x86_64-linux-gnu/bits/errno.h.html#27" title="95" data-ref="_M/ENOTSUP">ENOTSUP</a>);</td></tr>
<tr><th id="74">74</th><td>        <b>goto</b> <a class="lbl" href="#20err_bridge" data-ref="20err_bridge">err_bridge</a>;</td></tr>
<tr><th id="75">75</th><td>    }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> = <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_ssvid_init" title='pci_bridge_ssvid_init' data-ref="pci_bridge_ssvid_init">pci_bridge_ssvid_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="macro" href="#34" title="0x80" data-ref="_M/XIO3130_SSVID_OFFSET">XIO3130_SSVID_OFFSET</a>,</td></tr>
<tr><th id="78">78</th><td>                               <a class="macro" href="#35" title="0" data-ref="_M/XIO3130_SSVID_SVID">XIO3130_SSVID_SVID</a>, <a class="macro" href="#36" title="0" data-ref="_M/XIO3130_SSVID_SSID">XIO3130_SSVID_SSID</a>,</td></tr>
<tr><th id="79">79</th><td>                               <a class="local col6 ref" href="#16errp" title='errp' data-ref="16errp">errp</a>);</td></tr>
<tr><th id="80">80</th><td>    <b>if</b> (<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="81">81</th><td>        <b>goto</b> <a class="lbl" href="#20err_bridge" data-ref="20err_bridge">err_bridge</a>;</td></tr>
<tr><th id="82">82</th><td>    }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_init" title='pcie_cap_init' data-ref="pcie_cap_init">pcie_cap_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="macro" href="#37" title="0x90" data-ref="_M/XIO3130_EXP_OFFSET">XIO3130_EXP_OFFSET</a>, <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#472" title="0x6" data-ref="_M/PCI_EXP_TYPE_DOWNSTREAM">PCI_EXP_TYPE_DOWNSTREAM</a>,</td></tr>
<tr><th id="85">85</th><td>                       <a class="local col7 ref" href="#17p" title='p' data-ref="17p">p</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIEPort::port" title='PCIEPort::port' data-ref="PCIEPort::port">port</a>, <a class="local col6 ref" href="#16errp" title='errp' data-ref="16errp">errp</a>);</td></tr>
<tr><th id="86">86</th><td>    <b>if</b> (<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="87">87</th><td>        <b>goto</b> <a class="lbl" href="#21err_msi" data-ref="21err_msi">err_msi</a>;</td></tr>
<tr><th id="88">88</th><td>    }</td></tr>
<tr><th id="89">89</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_flr_init" title='pcie_cap_flr_init' data-ref="pcie_cap_flr_init">pcie_cap_flr_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="90">90</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_deverr_init" title='pcie_cap_deverr_init' data-ref="pcie_cap_deverr_init">pcie_cap_deverr_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="91">91</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_init" title='pcie_cap_slot_init' data-ref="pcie_cap_slot_init">pcie_cap_slot_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="local col8 ref" href="#18s" title='s' data-ref="18s">s</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::slot" title='PCIESlot::slot' data-ref="PCIESlot::slot">slot</a>);</td></tr>
<tr><th id="92">92</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_arifwd_init" title='pcie_cap_arifwd_init' data-ref="pcie_cap_arifwd_init">pcie_cap_arifwd_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_create" title='pcie_chassis_create' data-ref="pcie_chassis_create">pcie_chassis_create</a>(<a class="local col8 ref" href="#18s" title='s' data-ref="18s">s</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::chassis" title='PCIESlot::chassis' data-ref="PCIESlot::chassis">chassis</a>);</td></tr>
<tr><th id="95">95</th><td>    <a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_add_slot" title='pcie_chassis_add_slot' data-ref="pcie_chassis_add_slot">pcie_chassis_add_slot</a>(<a class="local col8 ref" href="#18s" title='s' data-ref="18s">s</a>);</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="97">97</th><td>        <b>goto</b> <a class="lbl" href="#22err_pcie_cap" data-ref="22err_pcie_cap">err_pcie_cap</a>;</td></tr>
<tr><th id="98">98</th><td>    }</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_init" title='pcie_aer_init' data-ref="pcie_aer_init">pcie_aer_init</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>, <a class="macro" href="../../include/hw/pci/pcie_regs.h.html#83" title="2" data-ref="_M/PCI_ERR_VER">PCI_ERR_VER</a>, <a class="macro" href="#38" title="0x100" data-ref="_M/XIO3130_AER_OFFSET">XIO3130_AER_OFFSET</a>,</td></tr>
<tr><th id="101">101</th><td>                       <a class="macro" href="../../include/hw/pci/pcie_regs.h.html#84" title="0x48" data-ref="_M/PCI_ERR_SIZEOF">PCI_ERR_SIZEOF</a>, <a class="local col6 ref" href="#16errp" title='errp' data-ref="16errp">errp</a>);</td></tr>
<tr><th id="102">102</th><td>    <b>if</b> (<a class="local col9 ref" href="#19rc" title='rc' data-ref="19rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="103">103</th><td>        <b>goto</b> <a class="lbl" href="#23err" data-ref="23err">err</a>;</td></tr>
<tr><th id="104">104</th><td>    }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <b>return</b>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><dfn class="lbl" id="23err" data-ref="23err">err</dfn>:</td></tr>
<tr><th id="109">109</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_del_slot" title='pcie_chassis_del_slot' data-ref="pcie_chassis_del_slot">pcie_chassis_del_slot</a>(<a class="local col8 ref" href="#18s" title='s' data-ref="18s">s</a>);</td></tr>
<tr><th id="110">110</th><td><dfn class="lbl" id="22err_pcie_cap" data-ref="22err_pcie_cap">err_pcie_cap</dfn>:</td></tr>
<tr><th id="111">111</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_exit" title='pcie_cap_exit' data-ref="pcie_cap_exit">pcie_cap_exit</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="112">112</th><td><dfn class="lbl" id="21err_msi" data-ref="21err_msi">err_msi</dfn>:</td></tr>
<tr><th id="113">113</th><td>    <a class="ref" href="../../include/hw/pci/msi.h.html#msi_uninit" title='msi_uninit' data-ref="msi_uninit">msi_uninit</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="114">114</th><td><dfn class="lbl" id="20err_bridge" data-ref="20err_bridge">err_bridge</dfn>:</td></tr>
<tr><th id="115">115</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_exitfn" title='pci_bridge_exitfn' data-ref="pci_bridge_exitfn">pci_bridge_exitfn</a>(<a class="local col5 ref" href="#15d" title='d' data-ref="15d">d</a>);</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_exitfn" title='xio3130_downstream_exitfn' data-type='void xio3130_downstream_exitfn(PCIDevice * d)' data-ref="xio3130_downstream_exitfn">xio3130_downstream_exitfn</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col4 decl" id="24d" title='d' data-type='PCIDevice *' data-ref="24d">d</dfn>)</td></tr>
<tr><th id="119">119</th><td>{</td></tr>
<tr><th id="120">120</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a> *<dfn class="local col5 decl" id="25s" title='s' data-type='PCIESlot *' data-ref="25s">s</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#42" title="((PCIESlot *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-slot&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 120, __func__))" data-ref="_M/PCIE_SLOT">PCIE_SLOT</a>(<a class="local col4 ref" href="#24d" title='d' data-ref="24d">d</a>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_exit" title='pcie_aer_exit' data-ref="pcie_aer_exit">pcie_aer_exit</a>(<a class="local col4 ref" href="#24d" title='d' data-ref="24d">d</a>);</td></tr>
<tr><th id="123">123</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_del_slot" title='pcie_chassis_del_slot' data-ref="pcie_chassis_del_slot">pcie_chassis_del_slot</a>(<a class="local col5 ref" href="#25s" title='s' data-ref="25s">s</a>);</td></tr>
<tr><th id="124">124</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_exit" title='pcie_cap_exit' data-ref="pcie_cap_exit">pcie_cap_exit</a>(<a class="local col4 ref" href="#24d" title='d' data-ref="24d">d</a>);</td></tr>
<tr><th id="125">125</th><td>    <a class="ref" href="../../include/hw/pci/msi.h.html#msi_uninit" title='msi_uninit' data-ref="msi_uninit">msi_uninit</a>(<a class="local col4 ref" href="#24d" title='d' data-ref="24d">d</a>);</td></tr>
<tr><th id="126">126</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_exitfn" title='pci_bridge_exitfn' data-ref="pci_bridge_exitfn">pci_bridge_exitfn</a>(<a class="local col4 ref" href="#24d" title='d' data-ref="24d">d</a>);</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a> *<dfn class="decl def" id="xio3130_downstream_init" title='xio3130_downstream_init' data-ref="xio3130_downstream_init">xio3130_downstream_init</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col6 decl" id="26bus" title='bus' data-type='PCIBus *' data-ref="26bus">bus</dfn>, <em>int</em> <dfn class="local col7 decl" id="27devfn" title='devfn' data-type='int' data-ref="27devfn">devfn</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col8 decl" id="28multifunction" title='multifunction' data-type='_Bool' data-ref="28multifunction">multifunction</dfn>,</td></tr>
<tr><th id="130">130</th><td>                                  <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="29bus_name" title='bus_name' data-type='const char *' data-ref="29bus_name">bus_name</dfn>, <a class="typedef" href="../../include/hw/pci/pci.h.html#pci_map_irq_fn" title='pci_map_irq_fn' data-type='int (*)(PCIDevice *, int)' data-ref="pci_map_irq_fn">pci_map_irq_fn</a> <dfn class="local col0 decl" id="30map_irq" title='map_irq' data-type='pci_map_irq_fn' data-ref="30map_irq">map_irq</dfn>,</td></tr>
<tr><th id="131">131</th><td>                                  <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="31port" title='port' data-type='uint8_t' data-ref="31port">port</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="32chassis" title='chassis' data-type='uint8_t' data-ref="32chassis">chassis</dfn>,</td></tr>
<tr><th id="132">132</th><td>                                  <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="33slot" title='slot' data-type='uint16_t' data-ref="33slot">slot</dfn>)</td></tr>
<tr><th id="133">133</th><td>{</td></tr>
<tr><th id="134">134</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col4 decl" id="34d" title='d' data-type='PCIDevice *' data-ref="34d">d</dfn>;</td></tr>
<tr><th id="135">135</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBridge" title='PCIBridge' data-type='struct PCIBridge' data-ref="PCIBridge">PCIBridge</a> *<dfn class="local col5 decl" id="35br" title='br' data-type='PCIBridge *' data-ref="35br">br</dfn>;</td></tr>
<tr><th id="136">136</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col6 decl" id="36qdev" title='qdev' data-type='DeviceState *' data-ref="36qdev">qdev</dfn>;</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <a class="local col4 ref" href="#34d" title='d' data-ref="34d">d</a> = <a class="ref" href="../../include/hw/pci/pci.h.html#pci_create_multifunction" title='pci_create_multifunction' data-ref="pci_create_multifunction">pci_create_multifunction</a>(<a class="local col6 ref" href="#26bus" title='bus' data-ref="26bus">bus</a>, <a class="local col7 ref" href="#27devfn" title='devfn' data-ref="27devfn">devfn</a>, <a class="local col8 ref" href="#28multifunction" title='multifunction' data-ref="28multifunction">multifunction</a>,</td></tr>
<tr><th id="139">139</th><td>                                 <q>"xio3130-downstream"</q>);</td></tr>
<tr><th id="140">140</th><td>    <b>if</b> (!<a class="local col4 ref" href="#34d" title='d' data-ref="34d">d</a>) {</td></tr>
<tr><th id="141">141</th><td>        <b>return</b> <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>;</td></tr>
<tr><th id="142">142</th><td>    }</td></tr>
<tr><th id="143">143</th><td>    <a class="local col5 ref" href="#35br" title='br' data-ref="35br">br</a> = <a class="macro" href="../../include/hw/pci/pci_bus.h.html#67" title="((PCIBridge *)object_dynamic_cast_assert(((Object *)((d))), (&quot;base-pci-bridge&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 143, __func__))" data-ref="_M/PCI_BRIDGE">PCI_BRIDGE</a>(<a class="local col4 ref" href="#34d" title='d' data-ref="34d">d</a>);</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <a class="local col6 ref" href="#36qdev" title='qdev' data-ref="36qdev">qdev</a> = <a class="macro" href="../../include/hw/qdev-core.h.html#16" title="((DeviceState *)object_dynamic_cast_assert(((Object *)((d))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 145, __func__))" data-ref="_M/DEVICE">DEVICE</a>(<a class="local col4 ref" href="#34d" title='d' data-ref="34d">d</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_map_irq" title='pci_bridge_map_irq' data-ref="pci_bridge_map_irq">pci_bridge_map_irq</a>(<a class="local col5 ref" href="#35br" title='br' data-ref="35br">br</a>, <a class="local col9 ref" href="#29bus_name" title='bus_name' data-ref="29bus_name">bus_name</a>, <a class="local col0 ref" href="#30map_irq" title='map_irq' data-ref="30map_irq">map_irq</a>);</td></tr>
<tr><th id="147">147</th><td>    <a class="ref" href="../../include/hw/qdev-properties.h.html#qdev_prop_set_uint8" title='qdev_prop_set_uint8' data-ref="qdev_prop_set_uint8">qdev_prop_set_uint8</a>(<a class="local col6 ref" href="#36qdev" title='qdev' data-ref="36qdev">qdev</a>, <q>"port"</q>, <a class="local col1 ref" href="#31port" title='port' data-ref="31port">port</a>);</td></tr>
<tr><th id="148">148</th><td>    <a class="ref" href="../../include/hw/qdev-properties.h.html#qdev_prop_set_uint8" title='qdev_prop_set_uint8' data-ref="qdev_prop_set_uint8">qdev_prop_set_uint8</a>(<a class="local col6 ref" href="#36qdev" title='qdev' data-ref="36qdev">qdev</a>, <q>"chassis"</q>, <a class="local col2 ref" href="#32chassis" title='chassis' data-ref="32chassis">chassis</a>);</td></tr>
<tr><th id="149">149</th><td>    <a class="ref" href="../../include/hw/qdev-properties.h.html#qdev_prop_set_uint16" title='qdev_prop_set_uint16' data-ref="qdev_prop_set_uint16">qdev_prop_set_uint16</a>(<a class="local col6 ref" href="#36qdev" title='qdev' data-ref="36qdev">qdev</a>, <q>"slot"</q>, <a class="local col3 ref" href="#33slot" title='slot' data-ref="33slot">slot</a>);</td></tr>
<tr><th id="150">150</th><td>    <a class="ref" href="../../include/hw/qdev-core.h.html#qdev_init_nofail" title='qdev_init_nofail' data-ref="qdev_init_nofail">qdev_init_nofail</a>(<a class="local col6 ref" href="#36qdev" title='qdev' data-ref="36qdev">qdev</a>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <b>return</b> <a class="macro" href="../../include/hw/pci/pcie_port.h.html#42" title="((PCIESlot *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-slot&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 152, __func__))" data-ref="_M/PCIE_SLOT">PCIE_SLOT</a>(<a class="local col4 ref" href="#34d" title='d' data-ref="34d">d</a>);</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#Property" title='Property' data-type='struct Property' data-ref="Property">Property</a> <dfn class="tu decl def" id="xio3130_downstream_props" title='xio3130_downstream_props' data-type='Property [2]' data-ref="xio3130_downstream_props">xio3130_downstream_props</dfn>[] = {</td></tr>
<tr><th id="156">156</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#59" title="{ .name = (&quot;power_controller_present&quot;), .info = &amp;(qdev_prop_bit), .bitnr = (7), .offset = __builtin_offsetof(PCIDevice, cap_present) + ((uint32_t*)0 - (typeof(((PCIDevice *)0)-&gt;cap_present)*)0), .set_default = 1, .defval.u = (_Bool)1, }" data-ref="_M/DEFINE_PROP_BIT">DEFINE_PROP_BIT</a>(<a class="macro" href="../../include/hw/pci/pcie.h.html#84" title="&quot;power_controller_present&quot;" data-ref="_M/COMPAT_PROP_PCP">COMPAT_PROP_PCP</a>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a>, <a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::cap_present" title='PCIDevice::cap_present' data-ref="PCIDevice::cap_present">cap_present</a>,</td></tr>
<tr><th id="157">157</th><td>                    <a class="macro" href="../../include/hw/pci/pci.h.html#181" title="7" data-ref="_M/QEMU_PCIE_SLTCAP_PCP_BITNR">QEMU_PCIE_SLTCAP_PCP_BITNR</a>, <span class="macro" title="1" data-ref="_M/true">true</span>),</td></tr>
<tr><th id="158">158</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#216" title="{}" data-ref="_M/DEFINE_PROP_END_OF_LIST">DEFINE_PROP_END_OF_LIST</a>()</td></tr>
<tr><th id="159">159</th><td>};</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-type='struct VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="tu decl def" id="vmstate_xio3130_downstream" title='vmstate_xio3130_downstream' data-type='const VMStateDescription' data-ref="vmstate_xio3130_downstream">vmstate_xio3130_downstream</dfn> = {</td></tr>
<tr><th id="162">162</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::name" title='VMStateDescription::name' data-ref="VMStateDescription::name">name</a> = <q>"xio3130-express-downstream-port"</q>,</td></tr>
<tr><th id="163">163</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::version_id" title='VMStateDescription::version_id' data-ref="VMStateDescription::version_id">version_id</a> = <var>1</var>,</td></tr>
<tr><th id="164">164</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::minimum_version_id" title='VMStateDescription::minimum_version_id' data-ref="VMStateDescription::minimum_version_id">minimum_version_id</a> = <var>1</var>,</td></tr>
<tr><th id="165">165</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::post_load" title='VMStateDescription::post_load' data-ref="VMStateDescription::post_load">post_load</a> = <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_post_load" title='pcie_cap_slot_post_load' data-ref="pcie_cap_slot_post_load">pcie_cap_slot_post_load</a>,</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::fields" title='VMStateDescription::fields' data-ref="VMStateDescription::fields">fields</a> = (<a class="typedef" href="../../include/migration/vmstate.h.html#VMStateField" title='VMStateField' data-type='struct VMStateField' data-ref="VMStateField">VMStateField</a>[]) {</td></tr>
<tr><th id="167">167</th><td>        <a class="macro" href="../../include/hw/pci/pci.h.html#808" title="{ .name = (&quot;parent_obj.parent_obj.parent_obj&quot;), .size = sizeof(PCIDevice), .vmsd = &amp;vmstate_pci_device, .flags = VMS_STRUCT, .offset = (__builtin_offsetof(PCIESlot, parent_obj.parent_obj.parent_obj) + ((PCIDevice*)0 - (typeof(((PCIESlot *)0)-&gt;parent_obj.parent_obj.parent_obj)*)0)), }" data-ref="_M/VMSTATE_PCI_DEVICE">VMSTATE_PCI_DEVICE</a>(<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::parent_obj" title='PCIESlot::parent_obj' data-ref="PCIESlot::parent_obj">parent_obj</a>.<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIEPort::parent_obj" title='PCIEPort::parent_obj' data-ref="PCIEPort::parent_obj">parent_obj</a>.<a class="ref" href="../../include/hw/pci/pci_bus.h.html#PCIBridge::parent_obj" title='PCIBridge::parent_obj' data-ref="PCIBridge::parent_obj">parent_obj</a>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a>),</td></tr>
<tr><th id="168">168</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#714" title="{ .name = (&quot;parent_obj.parent_obj.parent_obj.exp.aer_log&quot;), .version_id = (0), .field_exists = (((void*)0)), .vmsd = &amp;(vmstate_pcie_aer_log), .size = sizeof(PCIEAERLog), .flags = VMS_STRUCT, .offset = (__builtin_offsetof(PCIESlot, parent_obj.parent_obj.parent_obj.exp.aer_log) + ((PCIEAERLog*)0 - (typeof(((PCIESlot *)0)-&gt;parent_obj.parent_obj.parent_obj.exp.aer_log)*)0)), }" data-ref="_M/VMSTATE_STRUCT">VMSTATE_STRUCT</a>(<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::parent_obj" title='PCIESlot::parent_obj' data-ref="PCIESlot::parent_obj">parent_obj</a>.<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIEPort::parent_obj" title='PCIEPort::parent_obj' data-ref="PCIEPort::parent_obj">parent_obj</a>.<a class="ref" href="../../include/hw/pci/pci_bus.h.html#PCIBridge::parent_obj" title='PCIBridge::parent_obj' data-ref="PCIBridge::parent_obj">parent_obj</a>.<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::exp" title='PCIDevice::exp' data-ref="PCIDevice::exp">exp</a>.<a class="ref" href="../../include/hw/pci/pcie.h.html#PCIExpressDevice::aer_log" title='PCIExpressDevice::aer_log' data-ref="PCIExpressDevice::aer_log">aer_log</a>,</td></tr>
<tr><th id="169">169</th><td>                       <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a>, <var>0</var>, <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#vmstate_pcie_aer_log" title='vmstate_pcie_aer_log' data-ref="vmstate_pcie_aer_log">vmstate_pcie_aer_log</a>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIEAERLog" title='PCIEAERLog' data-type='struct PCIEAERLog' data-ref="PCIEAERLog">PCIEAERLog</a>),</td></tr>
<tr><th id="170">170</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#992" title="{}" data-ref="_M/VMSTATE_END_OF_LIST">VMSTATE_END_OF_LIST</a>()</td></tr>
<tr><th id="171">171</th><td>    }</td></tr>
<tr><th id="172">172</th><td>};</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_class_init" title='xio3130_downstream_class_init' data-type='void xio3130_downstream_class_init(ObjectClass * klass, void * data)' data-ref="xio3130_downstream_class_init">xio3130_downstream_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col7 decl" id="37klass" title='klass' data-type='ObjectClass *' data-ref="37klass">klass</dfn>, <em>void</em> *<dfn class="local col8 decl" id="38data" title='data' data-type='void *' data-ref="38data">data</dfn>)</td></tr>
<tr><th id="175">175</th><td>{</td></tr>
<tr><th id="176">176</th><td>    <a class="typedef" href="../../include/hw/qdev-core.h.html#DeviceClass" title='DeviceClass' data-type='struct DeviceClass' data-ref="DeviceClass">DeviceClass</a> *<dfn class="local col9 decl" id="39dc" title='dc' data-type='DeviceClass *' data-ref="39dc">dc</dfn> = <a class="macro" href="../../include/hw/qdev-core.h.html#17" title="((DeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 176, __func__))" data-ref="_M/DEVICE_CLASS">DEVICE_CLASS</a>(<a class="local col7 ref" href="#37klass" title='klass' data-ref="37klass">klass</a>);</td></tr>
<tr><th id="177">177</th><td>    <a class="typedef" href="../../include/hw/pci/pci.h.html#PCIDeviceClass" title='PCIDeviceClass' data-type='struct PCIDeviceClass' data-ref="PCIDeviceClass">PCIDeviceClass</a> *<dfn class="local col0 decl" id="40k" title='k' data-type='PCIDeviceClass *' data-ref="40k">k</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#193" title="((PCIDeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/xio3130_downstream.c&quot;, 177, __func__))" data-ref="_M/PCI_DEVICE_CLASS">PCI_DEVICE_CLASS</a>(<a class="local col7 ref" href="#37klass" title='klass' data-ref="37klass">klass</a>);</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::is_express" title='PCIDeviceClass::is_express' data-ref="PCIDeviceClass::is_express">is_express</a> = <var>1</var>;</td></tr>
<tr><th id="180">180</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::is_bridge" title='PCIDeviceClass::is_bridge' data-ref="PCIDeviceClass::is_bridge">is_bridge</a> = <var>1</var>;</td></tr>
<tr><th id="181">181</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::config_write" title='PCIDeviceClass::config_write' data-ref="PCIDeviceClass::config_write">config_write</a> = <a class="tu ref" href="#xio3130_downstream_write_config" title='xio3130_downstream_write_config' data-use='r' data-ref="xio3130_downstream_write_config">xio3130_downstream_write_config</a>;</td></tr>
<tr><th id="182">182</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::realize" title='PCIDeviceClass::realize' data-ref="PCIDeviceClass::realize">realize</a> = <a class="tu ref" href="#xio3130_downstream_realize" title='xio3130_downstream_realize' data-use='r' data-ref="xio3130_downstream_realize">xio3130_downstream_realize</a>;</td></tr>
<tr><th id="183">183</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::exit" title='PCIDeviceClass::exit' data-ref="PCIDeviceClass::exit">exit</a> = <a class="tu ref" href="#xio3130_downstream_exitfn" title='xio3130_downstream_exitfn' data-use='r' data-ref="xio3130_downstream_exitfn">xio3130_downstream_exitfn</a>;</td></tr>
<tr><th id="184">184</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::vendor_id" title='PCIDeviceClass::vendor_id' data-ref="PCIDeviceClass::vendor_id">vendor_id</a> = <a class="macro" href="../../include/hw/pci/pci_ids.h.html#177" title="0x104c" data-ref="_M/PCI_VENDOR_ID_TI">PCI_VENDOR_ID_TI</a>;</td></tr>
<tr><th id="185">185</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::device_id" title='PCIDeviceClass::device_id' data-ref="PCIDeviceClass::device_id">device_id</a> = <a class="macro" href="#29" title="0x8233" data-ref="_M/PCI_DEVICE_ID_TI_XIO3130D">PCI_DEVICE_ID_TI_XIO3130D</a>;</td></tr>
<tr><th id="186">186</th><td>    <a class="local col0 ref" href="#40k" title='k' data-ref="40k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::revision" title='PCIDeviceClass::revision' data-ref="PCIDeviceClass::revision">revision</a> = <a class="macro" href="#30" title="0x1" data-ref="_M/XIO3130_REVISION">XIO3130_REVISION</a>;</td></tr>
<tr><th id="187">187</th><td>    <a class="ref" href="../../include/qemu/bitops.h.html#set_bit" title='set_bit' data-ref="set_bit">set_bit</a>(<a class="enum" href="../../include/hw/qdev-core.h.html#DeviceCategory::DEVICE_CATEGORY_BRIDGE" title='DeviceCategory::DEVICE_CATEGORY_BRIDGE' data-ref="DeviceCategory::DEVICE_CATEGORY_BRIDGE">DEVICE_CATEGORY_BRIDGE</a>, <a class="local col9 ref" href="#39dc" title='dc' data-ref="39dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#100" title='DeviceClass::categories' data-ref="DeviceClass::categories">categories</a>);</td></tr>
<tr><th id="188">188</th><td>    <a class="local col9 ref" href="#39dc" title='dc' data-ref="39dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::desc" title='DeviceClass::desc' data-ref="DeviceClass::desc">desc</a> = <q>"TI X3130 Downstream Port of PCI Express Switch"</q>;</td></tr>
<tr><th id="189">189</th><td>    <a class="local col9 ref" href="#39dc" title='dc' data-ref="39dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::reset" title='DeviceClass::reset' data-ref="DeviceClass::reset">reset</a> = <a class="tu ref" href="#xio3130_downstream_reset" title='xio3130_downstream_reset' data-use='r' data-ref="xio3130_downstream_reset">xio3130_downstream_reset</a>;</td></tr>
<tr><th id="190">190</th><td>    <a class="local col9 ref" href="#39dc" title='dc' data-ref="39dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::vmsd" title='DeviceClass::vmsd' data-ref="DeviceClass::vmsd">vmsd</a> = &amp;<a class="tu ref" href="#vmstate_xio3130_downstream" title='vmstate_xio3130_downstream' data-use='a' data-ref="vmstate_xio3130_downstream">vmstate_xio3130_downstream</a>;</td></tr>
<tr><th id="191">191</th><td>    <a class="local col9 ref" href="#39dc" title='dc' data-ref="39dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::props" title='DeviceClass::props' data-ref="DeviceClass::props">props</a> = <a class="tu ref" href="#xio3130_downstream_props" title='xio3130_downstream_props' data-use='r' data-ref="xio3130_downstream_props">xio3130_downstream_props</a>;</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="xio3130_downstream_info" title='xio3130_downstream_info' data-type='const TypeInfo' data-ref="xio3130_downstream_info">xio3130_downstream_info</dfn> = {</td></tr>
<tr><th id="195">195</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a>          = <q>"xio3130-downstream"</q>,</td></tr>
<tr><th id="196">196</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a>        = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#41" title="&quot;pcie-slot&quot;" data-ref="_M/TYPE_PCIE_SLOT">TYPE_PCIE_SLOT</a>,</td></tr>
<tr><th id="197">197</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a>    = <a class="tu ref" href="#xio3130_downstream_class_init" title='xio3130_downstream_class_init' data-ref="xio3130_downstream_class_init">xio3130_downstream_class_init</a>,</td></tr>
<tr><th id="198">198</th><td>};</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="xio3130_downstream_register_types" title='xio3130_downstream_register_types' data-type='void xio3130_downstream_register_types()' data-ref="xio3130_downstream_register_types">xio3130_downstream_register_types</dfn>(<em>void</em>)</td></tr>
<tr><th id="201">201</th><td>{</td></tr>
<tr><th id="202">202</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#xio3130_downstream_info" title='xio3130_downstream_info' data-use='a' data-ref="xio3130_downstream_info">xio3130_downstream_info</a>);</td></tr>
<tr><th id="203">203</th><td>}</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><a class="macro" href="../../include/qemu/module.h.html#52" title="static void __attribute__((constructor)) do_qemu_init_xio3130_downstream_register_types(void) { register_module_init(xio3130_downstream_register_types, MODULE_INIT_QOM); }" data-ref="_M/type_init">type_init</a>(<a class="tu ref" href="#xio3130_downstream_register_types" title='xio3130_downstream_register_types' data-use='r' data-ref="xio3130_downstream_register_types">xio3130_downstream_register_types</a>)</td></tr>
<tr><th id="206">206</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
