// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GIN_compute_one_graph_load_misc_weights (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        eps_in,
        graph_pred_weight_in,
        graph_pred_bias_in,
        node_embedding_table_in,
        edge_embedding_table_in,
        mlp_eps_V_address0,
        mlp_eps_V_ce0,
        mlp_eps_V_we0,
        mlp_eps_V_d0,
        graph_pred_bias_V_0,
        graph_pred_bias_V_0_ap_vld,
        graph_pred_weights_V_address0,
        graph_pred_weights_V_ce0,
        graph_pred_weights_V_we0,
        graph_pred_weights_V_d0,
        node_embedding_table_V_address1,
        node_embedding_table_V_ce1,
        node_embedding_table_V_we1,
        node_embedding_table_V_d1,
        edge_embedding_table_V_0_address1,
        edge_embedding_table_V_0_ce1,
        edge_embedding_table_V_0_we1,
        edge_embedding_table_V_0_d1,
        edge_embedding_table_V_1_address1,
        edge_embedding_table_V_1_ce1,
        edge_embedding_table_V_1_we1,
        edge_embedding_table_V_1_d1,
        edge_embedding_table_V_2_address1,
        edge_embedding_table_V_2_ce1,
        edge_embedding_table_V_2_we1,
        edge_embedding_table_V_2_d1,
        edge_embedding_table_V_3_address1,
        edge_embedding_table_V_3_ce1,
        edge_embedding_table_V_3_we1,
        edge_embedding_table_V_3_d1,
        edge_embedding_table_V_4_address1,
        edge_embedding_table_V_4_ce1,
        edge_embedding_table_V_4_we1,
        edge_embedding_table_V_4_d1,
        edge_embedding_table_V_5_address1,
        edge_embedding_table_V_5_ce1,
        edge_embedding_table_V_5_we1,
        edge_embedding_table_V_5_d1,
        edge_embedding_table_V_6_address1,
        edge_embedding_table_V_6_ce1,
        edge_embedding_table_V_6_we1,
        edge_embedding_table_V_6_d1,
        edge_embedding_table_V_7_address1,
        edge_embedding_table_V_7_ce1,
        edge_embedding_table_V_7_we1,
        edge_embedding_table_V_7_d1,
        edge_embedding_table_V_8_address1,
        edge_embedding_table_V_8_ce1,
        edge_embedding_table_V_8_we1,
        edge_embedding_table_V_8_d1,
        edge_embedding_table_V_9_address1,
        edge_embedding_table_V_9_ce1,
        edge_embedding_table_V_9_we1,
        edge_embedding_table_V_9_d1,
        edge_embedding_table_V_10_address1,
        edge_embedding_table_V_10_ce1,
        edge_embedding_table_V_10_we1,
        edge_embedding_table_V_10_d1,
        edge_embedding_table_V_11_address1,
        edge_embedding_table_V_11_ce1,
        edge_embedding_table_V_11_we1,
        edge_embedding_table_V_11_d1,
        edge_embedding_table_V_12_address1,
        edge_embedding_table_V_12_ce1,
        edge_embedding_table_V_12_we1,
        edge_embedding_table_V_12_d1,
        edge_embedding_table_V_13_address1,
        edge_embedding_table_V_13_ce1,
        edge_embedding_table_V_13_we1,
        edge_embedding_table_V_13_d1,
        edge_embedding_table_V_14_address1,
        edge_embedding_table_V_14_ce1,
        edge_embedding_table_V_14_we1,
        edge_embedding_table_V_14_d1,
        edge_embedding_table_V_15_address1,
        edge_embedding_table_V_15_ce1,
        edge_embedding_table_V_15_we1,
        edge_embedding_table_V_15_d1,
        edge_embedding_table_V_16_address1,
        edge_embedding_table_V_16_ce1,
        edge_embedding_table_V_16_we1,
        edge_embedding_table_V_16_d1,
        edge_embedding_table_V_17_address1,
        edge_embedding_table_V_17_ce1,
        edge_embedding_table_V_17_we1,
        edge_embedding_table_V_17_d1,
        edge_embedding_table_V_18_address1,
        edge_embedding_table_V_18_ce1,
        edge_embedding_table_V_18_we1,
        edge_embedding_table_V_18_d1,
        edge_embedding_table_V_19_address1,
        edge_embedding_table_V_19_ce1,
        edge_embedding_table_V_19_we1,
        edge_embedding_table_V_19_d1,
        edge_embedding_table_V_20_address1,
        edge_embedding_table_V_20_ce1,
        edge_embedding_table_V_20_we1,
        edge_embedding_table_V_20_d1,
        edge_embedding_table_V_21_address1,
        edge_embedding_table_V_21_ce1,
        edge_embedding_table_V_21_we1,
        edge_embedding_table_V_21_d1,
        edge_embedding_table_V_22_address1,
        edge_embedding_table_V_22_ce1,
        edge_embedding_table_V_22_we1,
        edge_embedding_table_V_22_d1,
        edge_embedding_table_V_23_address1,
        edge_embedding_table_V_23_ce1,
        edge_embedding_table_V_23_we1,
        edge_embedding_table_V_23_d1,
        edge_embedding_table_V_24_address1,
        edge_embedding_table_V_24_ce1,
        edge_embedding_table_V_24_we1,
        edge_embedding_table_V_24_d1,
        edge_embedding_table_V_25_address1,
        edge_embedding_table_V_25_ce1,
        edge_embedding_table_V_25_we1,
        edge_embedding_table_V_25_d1,
        edge_embedding_table_V_26_address1,
        edge_embedding_table_V_26_ce1,
        edge_embedding_table_V_26_we1,
        edge_embedding_table_V_26_d1,
        edge_embedding_table_V_27_address1,
        edge_embedding_table_V_27_ce1,
        edge_embedding_table_V_27_we1,
        edge_embedding_table_V_27_d1,
        edge_embedding_table_V_28_address1,
        edge_embedding_table_V_28_ce1,
        edge_embedding_table_V_28_we1,
        edge_embedding_table_V_28_d1,
        edge_embedding_table_V_29_address1,
        edge_embedding_table_V_29_ce1,
        edge_embedding_table_V_29_we1,
        edge_embedding_table_V_29_d1,
        edge_embedding_table_V_30_address1,
        edge_embedding_table_V_30_ce1,
        edge_embedding_table_V_30_we1,
        edge_embedding_table_V_30_d1,
        edge_embedding_table_V_31_address1,
        edge_embedding_table_V_31_ce1,
        edge_embedding_table_V_31_we1,
        edge_embedding_table_V_31_d1,
        edge_embedding_table_V_32_address1,
        edge_embedding_table_V_32_ce1,
        edge_embedding_table_V_32_we1,
        edge_embedding_table_V_32_d1,
        edge_embedding_table_V_33_address1,
        edge_embedding_table_V_33_ce1,
        edge_embedding_table_V_33_we1,
        edge_embedding_table_V_33_d1,
        edge_embedding_table_V_34_address1,
        edge_embedding_table_V_34_ce1,
        edge_embedding_table_V_34_we1,
        edge_embedding_table_V_34_d1,
        edge_embedding_table_V_35_address1,
        edge_embedding_table_V_35_ce1,
        edge_embedding_table_V_35_we1,
        edge_embedding_table_V_35_d1,
        edge_embedding_table_V_36_address1,
        edge_embedding_table_V_36_ce1,
        edge_embedding_table_V_36_we1,
        edge_embedding_table_V_36_d1,
        edge_embedding_table_V_37_address1,
        edge_embedding_table_V_37_ce1,
        edge_embedding_table_V_37_we1,
        edge_embedding_table_V_37_d1,
        edge_embedding_table_V_38_address1,
        edge_embedding_table_V_38_ce1,
        edge_embedding_table_V_38_we1,
        edge_embedding_table_V_38_d1,
        edge_embedding_table_V_39_address1,
        edge_embedding_table_V_39_ce1,
        edge_embedding_table_V_39_we1,
        edge_embedding_table_V_39_d1,
        edge_embedding_table_V_40_address1,
        edge_embedding_table_V_40_ce1,
        edge_embedding_table_V_40_we1,
        edge_embedding_table_V_40_d1,
        edge_embedding_table_V_41_address1,
        edge_embedding_table_V_41_ce1,
        edge_embedding_table_V_41_we1,
        edge_embedding_table_V_41_d1,
        edge_embedding_table_V_42_address1,
        edge_embedding_table_V_42_ce1,
        edge_embedding_table_V_42_we1,
        edge_embedding_table_V_42_d1,
        edge_embedding_table_V_43_address1,
        edge_embedding_table_V_43_ce1,
        edge_embedding_table_V_43_we1,
        edge_embedding_table_V_43_d1,
        edge_embedding_table_V_44_address1,
        edge_embedding_table_V_44_ce1,
        edge_embedding_table_V_44_we1,
        edge_embedding_table_V_44_d1,
        edge_embedding_table_V_45_address1,
        edge_embedding_table_V_45_ce1,
        edge_embedding_table_V_45_we1,
        edge_embedding_table_V_45_d1,
        edge_embedding_table_V_46_address1,
        edge_embedding_table_V_46_ce1,
        edge_embedding_table_V_46_we1,
        edge_embedding_table_V_46_d1,
        edge_embedding_table_V_47_address1,
        edge_embedding_table_V_47_ce1,
        edge_embedding_table_V_47_we1,
        edge_embedding_table_V_47_d1,
        edge_embedding_table_V_48_address1,
        edge_embedding_table_V_48_ce1,
        edge_embedding_table_V_48_we1,
        edge_embedding_table_V_48_d1,
        edge_embedding_table_V_49_address1,
        edge_embedding_table_V_49_ce1,
        edge_embedding_table_V_49_we1,
        edge_embedding_table_V_49_d1,
        edge_embedding_table_V_50_address1,
        edge_embedding_table_V_50_ce1,
        edge_embedding_table_V_50_we1,
        edge_embedding_table_V_50_d1,
        edge_embedding_table_V_51_address1,
        edge_embedding_table_V_51_ce1,
        edge_embedding_table_V_51_we1,
        edge_embedding_table_V_51_d1,
        edge_embedding_table_V_52_address1,
        edge_embedding_table_V_52_ce1,
        edge_embedding_table_V_52_we1,
        edge_embedding_table_V_52_d1,
        edge_embedding_table_V_53_address1,
        edge_embedding_table_V_53_ce1,
        edge_embedding_table_V_53_we1,
        edge_embedding_table_V_53_d1,
        edge_embedding_table_V_54_address1,
        edge_embedding_table_V_54_ce1,
        edge_embedding_table_V_54_we1,
        edge_embedding_table_V_54_d1,
        edge_embedding_table_V_55_address1,
        edge_embedding_table_V_55_ce1,
        edge_embedding_table_V_55_we1,
        edge_embedding_table_V_55_d1,
        edge_embedding_table_V_56_address1,
        edge_embedding_table_V_56_ce1,
        edge_embedding_table_V_56_we1,
        edge_embedding_table_V_56_d1,
        edge_embedding_table_V_57_address1,
        edge_embedding_table_V_57_ce1,
        edge_embedding_table_V_57_we1,
        edge_embedding_table_V_57_d1,
        edge_embedding_table_V_58_address1,
        edge_embedding_table_V_58_ce1,
        edge_embedding_table_V_58_we1,
        edge_embedding_table_V_58_d1,
        edge_embedding_table_V_59_address1,
        edge_embedding_table_V_59_ce1,
        edge_embedding_table_V_59_we1,
        edge_embedding_table_V_59_d1,
        edge_embedding_table_V_60_address1,
        edge_embedding_table_V_60_ce1,
        edge_embedding_table_V_60_we1,
        edge_embedding_table_V_60_d1,
        edge_embedding_table_V_61_address1,
        edge_embedding_table_V_61_ce1,
        edge_embedding_table_V_61_we1,
        edge_embedding_table_V_61_d1,
        edge_embedding_table_V_62_address1,
        edge_embedding_table_V_62_ce1,
        edge_embedding_table_V_62_we1,
        edge_embedding_table_V_62_d1,
        edge_embedding_table_V_63_address1,
        edge_embedding_table_V_63_ce1,
        edge_embedding_table_V_63_we1,
        edge_embedding_table_V_63_d1,
        edge_embedding_table_V_64_address1,
        edge_embedding_table_V_64_ce1,
        edge_embedding_table_V_64_we1,
        edge_embedding_table_V_64_d1
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_state2 = 34'd2;
parameter    ap_ST_fsm_state3 = 34'd4;
parameter    ap_ST_fsm_state4 = 34'd8;
parameter    ap_ST_fsm_state5 = 34'd16;
parameter    ap_ST_fsm_state6 = 34'd32;
parameter    ap_ST_fsm_state7 = 34'd64;
parameter    ap_ST_fsm_pp0_stage0 = 34'd128;
parameter    ap_ST_fsm_state11 = 34'd256;
parameter    ap_ST_fsm_state12 = 34'd512;
parameter    ap_ST_fsm_state13 = 34'd1024;
parameter    ap_ST_fsm_state14 = 34'd2048;
parameter    ap_ST_fsm_state15 = 34'd4096;
parameter    ap_ST_fsm_state16 = 34'd8192;
parameter    ap_ST_fsm_state17 = 34'd16384;
parameter    ap_ST_fsm_state18 = 34'd32768;
parameter    ap_ST_fsm_pp1_stage0 = 34'd65536;
parameter    ap_ST_fsm_state22 = 34'd131072;
parameter    ap_ST_fsm_state23 = 34'd262144;
parameter    ap_ST_fsm_state24 = 34'd524288;
parameter    ap_ST_fsm_state25 = 34'd1048576;
parameter    ap_ST_fsm_state26 = 34'd2097152;
parameter    ap_ST_fsm_state27 = 34'd4194304;
parameter    ap_ST_fsm_state28 = 34'd8388608;
parameter    ap_ST_fsm_pp2_stage0 = 34'd16777216;
parameter    ap_ST_fsm_state33 = 34'd33554432;
parameter    ap_ST_fsm_state34 = 34'd67108864;
parameter    ap_ST_fsm_state35 = 34'd134217728;
parameter    ap_ST_fsm_state36 = 34'd268435456;
parameter    ap_ST_fsm_state37 = 34'd536870912;
parameter    ap_ST_fsm_state38 = 34'd1073741824;
parameter    ap_ST_fsm_state39 = 34'd2147483648;
parameter    ap_ST_fsm_pp3_stage0 = 34'd4294967296;
parameter    ap_ST_fsm_state43 = 34'd8589934592;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [63:0] m_axi_mem_AWADDR;
output  [0:0] m_axi_mem_AWID;
output  [31:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [0:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [31:0] m_axi_mem_WDATA;
output  [3:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [0:0] m_axi_mem_WID;
output  [0:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [63:0] m_axi_mem_ARADDR;
output  [0:0] m_axi_mem_ARID;
output  [31:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [0:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [31:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [0:0] m_axi_mem_RID;
input  [0:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [0:0] m_axi_mem_BID;
input  [0:0] m_axi_mem_BUSER;
input  [63:0] eps_in;
input  [63:0] graph_pred_weight_in;
input  [63:0] graph_pred_bias_in;
input  [63:0] node_embedding_table_in;
input  [63:0] edge_embedding_table_in;
output  [2:0] mlp_eps_V_address0;
output   mlp_eps_V_ce0;
output   mlp_eps_V_we0;
output  [31:0] mlp_eps_V_d0;
output  [31:0] graph_pred_bias_V_0;
output   graph_pred_bias_V_0_ap_vld;
output  [8:0] graph_pred_weights_V_address0;
output   graph_pred_weights_V_ce0;
output   graph_pred_weights_V_we0;
output  [31:0] graph_pred_weights_V_d0;
output  [15:0] node_embedding_table_V_address1;
output   node_embedding_table_V_ce1;
output   node_embedding_table_V_we1;
output  [31:0] node_embedding_table_V_d1;
output  [8:0] edge_embedding_table_V_0_address1;
output   edge_embedding_table_V_0_ce1;
output   edge_embedding_table_V_0_we1;
output  [31:0] edge_embedding_table_V_0_d1;
output  [8:0] edge_embedding_table_V_1_address1;
output   edge_embedding_table_V_1_ce1;
output   edge_embedding_table_V_1_we1;
output  [31:0] edge_embedding_table_V_1_d1;
output  [8:0] edge_embedding_table_V_2_address1;
output   edge_embedding_table_V_2_ce1;
output   edge_embedding_table_V_2_we1;
output  [31:0] edge_embedding_table_V_2_d1;
output  [8:0] edge_embedding_table_V_3_address1;
output   edge_embedding_table_V_3_ce1;
output   edge_embedding_table_V_3_we1;
output  [31:0] edge_embedding_table_V_3_d1;
output  [8:0] edge_embedding_table_V_4_address1;
output   edge_embedding_table_V_4_ce1;
output   edge_embedding_table_V_4_we1;
output  [31:0] edge_embedding_table_V_4_d1;
output  [8:0] edge_embedding_table_V_5_address1;
output   edge_embedding_table_V_5_ce1;
output   edge_embedding_table_V_5_we1;
output  [31:0] edge_embedding_table_V_5_d1;
output  [8:0] edge_embedding_table_V_6_address1;
output   edge_embedding_table_V_6_ce1;
output   edge_embedding_table_V_6_we1;
output  [31:0] edge_embedding_table_V_6_d1;
output  [8:0] edge_embedding_table_V_7_address1;
output   edge_embedding_table_V_7_ce1;
output   edge_embedding_table_V_7_we1;
output  [31:0] edge_embedding_table_V_7_d1;
output  [8:0] edge_embedding_table_V_8_address1;
output   edge_embedding_table_V_8_ce1;
output   edge_embedding_table_V_8_we1;
output  [31:0] edge_embedding_table_V_8_d1;
output  [8:0] edge_embedding_table_V_9_address1;
output   edge_embedding_table_V_9_ce1;
output   edge_embedding_table_V_9_we1;
output  [31:0] edge_embedding_table_V_9_d1;
output  [8:0] edge_embedding_table_V_10_address1;
output   edge_embedding_table_V_10_ce1;
output   edge_embedding_table_V_10_we1;
output  [31:0] edge_embedding_table_V_10_d1;
output  [8:0] edge_embedding_table_V_11_address1;
output   edge_embedding_table_V_11_ce1;
output   edge_embedding_table_V_11_we1;
output  [31:0] edge_embedding_table_V_11_d1;
output  [8:0] edge_embedding_table_V_12_address1;
output   edge_embedding_table_V_12_ce1;
output   edge_embedding_table_V_12_we1;
output  [31:0] edge_embedding_table_V_12_d1;
output  [8:0] edge_embedding_table_V_13_address1;
output   edge_embedding_table_V_13_ce1;
output   edge_embedding_table_V_13_we1;
output  [31:0] edge_embedding_table_V_13_d1;
output  [8:0] edge_embedding_table_V_14_address1;
output   edge_embedding_table_V_14_ce1;
output   edge_embedding_table_V_14_we1;
output  [31:0] edge_embedding_table_V_14_d1;
output  [8:0] edge_embedding_table_V_15_address1;
output   edge_embedding_table_V_15_ce1;
output   edge_embedding_table_V_15_we1;
output  [31:0] edge_embedding_table_V_15_d1;
output  [8:0] edge_embedding_table_V_16_address1;
output   edge_embedding_table_V_16_ce1;
output   edge_embedding_table_V_16_we1;
output  [31:0] edge_embedding_table_V_16_d1;
output  [8:0] edge_embedding_table_V_17_address1;
output   edge_embedding_table_V_17_ce1;
output   edge_embedding_table_V_17_we1;
output  [31:0] edge_embedding_table_V_17_d1;
output  [8:0] edge_embedding_table_V_18_address1;
output   edge_embedding_table_V_18_ce1;
output   edge_embedding_table_V_18_we1;
output  [31:0] edge_embedding_table_V_18_d1;
output  [8:0] edge_embedding_table_V_19_address1;
output   edge_embedding_table_V_19_ce1;
output   edge_embedding_table_V_19_we1;
output  [31:0] edge_embedding_table_V_19_d1;
output  [8:0] edge_embedding_table_V_20_address1;
output   edge_embedding_table_V_20_ce1;
output   edge_embedding_table_V_20_we1;
output  [31:0] edge_embedding_table_V_20_d1;
output  [8:0] edge_embedding_table_V_21_address1;
output   edge_embedding_table_V_21_ce1;
output   edge_embedding_table_V_21_we1;
output  [31:0] edge_embedding_table_V_21_d1;
output  [8:0] edge_embedding_table_V_22_address1;
output   edge_embedding_table_V_22_ce1;
output   edge_embedding_table_V_22_we1;
output  [31:0] edge_embedding_table_V_22_d1;
output  [8:0] edge_embedding_table_V_23_address1;
output   edge_embedding_table_V_23_ce1;
output   edge_embedding_table_V_23_we1;
output  [31:0] edge_embedding_table_V_23_d1;
output  [8:0] edge_embedding_table_V_24_address1;
output   edge_embedding_table_V_24_ce1;
output   edge_embedding_table_V_24_we1;
output  [31:0] edge_embedding_table_V_24_d1;
output  [8:0] edge_embedding_table_V_25_address1;
output   edge_embedding_table_V_25_ce1;
output   edge_embedding_table_V_25_we1;
output  [31:0] edge_embedding_table_V_25_d1;
output  [8:0] edge_embedding_table_V_26_address1;
output   edge_embedding_table_V_26_ce1;
output   edge_embedding_table_V_26_we1;
output  [31:0] edge_embedding_table_V_26_d1;
output  [8:0] edge_embedding_table_V_27_address1;
output   edge_embedding_table_V_27_ce1;
output   edge_embedding_table_V_27_we1;
output  [31:0] edge_embedding_table_V_27_d1;
output  [8:0] edge_embedding_table_V_28_address1;
output   edge_embedding_table_V_28_ce1;
output   edge_embedding_table_V_28_we1;
output  [31:0] edge_embedding_table_V_28_d1;
output  [8:0] edge_embedding_table_V_29_address1;
output   edge_embedding_table_V_29_ce1;
output   edge_embedding_table_V_29_we1;
output  [31:0] edge_embedding_table_V_29_d1;
output  [8:0] edge_embedding_table_V_30_address1;
output   edge_embedding_table_V_30_ce1;
output   edge_embedding_table_V_30_we1;
output  [31:0] edge_embedding_table_V_30_d1;
output  [8:0] edge_embedding_table_V_31_address1;
output   edge_embedding_table_V_31_ce1;
output   edge_embedding_table_V_31_we1;
output  [31:0] edge_embedding_table_V_31_d1;
output  [8:0] edge_embedding_table_V_32_address1;
output   edge_embedding_table_V_32_ce1;
output   edge_embedding_table_V_32_we1;
output  [31:0] edge_embedding_table_V_32_d1;
output  [8:0] edge_embedding_table_V_33_address1;
output   edge_embedding_table_V_33_ce1;
output   edge_embedding_table_V_33_we1;
output  [31:0] edge_embedding_table_V_33_d1;
output  [8:0] edge_embedding_table_V_34_address1;
output   edge_embedding_table_V_34_ce1;
output   edge_embedding_table_V_34_we1;
output  [31:0] edge_embedding_table_V_34_d1;
output  [8:0] edge_embedding_table_V_35_address1;
output   edge_embedding_table_V_35_ce1;
output   edge_embedding_table_V_35_we1;
output  [31:0] edge_embedding_table_V_35_d1;
output  [8:0] edge_embedding_table_V_36_address1;
output   edge_embedding_table_V_36_ce1;
output   edge_embedding_table_V_36_we1;
output  [31:0] edge_embedding_table_V_36_d1;
output  [8:0] edge_embedding_table_V_37_address1;
output   edge_embedding_table_V_37_ce1;
output   edge_embedding_table_V_37_we1;
output  [31:0] edge_embedding_table_V_37_d1;
output  [8:0] edge_embedding_table_V_38_address1;
output   edge_embedding_table_V_38_ce1;
output   edge_embedding_table_V_38_we1;
output  [31:0] edge_embedding_table_V_38_d1;
output  [8:0] edge_embedding_table_V_39_address1;
output   edge_embedding_table_V_39_ce1;
output   edge_embedding_table_V_39_we1;
output  [31:0] edge_embedding_table_V_39_d1;
output  [8:0] edge_embedding_table_V_40_address1;
output   edge_embedding_table_V_40_ce1;
output   edge_embedding_table_V_40_we1;
output  [31:0] edge_embedding_table_V_40_d1;
output  [8:0] edge_embedding_table_V_41_address1;
output   edge_embedding_table_V_41_ce1;
output   edge_embedding_table_V_41_we1;
output  [31:0] edge_embedding_table_V_41_d1;
output  [8:0] edge_embedding_table_V_42_address1;
output   edge_embedding_table_V_42_ce1;
output   edge_embedding_table_V_42_we1;
output  [31:0] edge_embedding_table_V_42_d1;
output  [8:0] edge_embedding_table_V_43_address1;
output   edge_embedding_table_V_43_ce1;
output   edge_embedding_table_V_43_we1;
output  [31:0] edge_embedding_table_V_43_d1;
output  [8:0] edge_embedding_table_V_44_address1;
output   edge_embedding_table_V_44_ce1;
output   edge_embedding_table_V_44_we1;
output  [31:0] edge_embedding_table_V_44_d1;
output  [8:0] edge_embedding_table_V_45_address1;
output   edge_embedding_table_V_45_ce1;
output   edge_embedding_table_V_45_we1;
output  [31:0] edge_embedding_table_V_45_d1;
output  [8:0] edge_embedding_table_V_46_address1;
output   edge_embedding_table_V_46_ce1;
output   edge_embedding_table_V_46_we1;
output  [31:0] edge_embedding_table_V_46_d1;
output  [8:0] edge_embedding_table_V_47_address1;
output   edge_embedding_table_V_47_ce1;
output   edge_embedding_table_V_47_we1;
output  [31:0] edge_embedding_table_V_47_d1;
output  [8:0] edge_embedding_table_V_48_address1;
output   edge_embedding_table_V_48_ce1;
output   edge_embedding_table_V_48_we1;
output  [31:0] edge_embedding_table_V_48_d1;
output  [8:0] edge_embedding_table_V_49_address1;
output   edge_embedding_table_V_49_ce1;
output   edge_embedding_table_V_49_we1;
output  [31:0] edge_embedding_table_V_49_d1;
output  [8:0] edge_embedding_table_V_50_address1;
output   edge_embedding_table_V_50_ce1;
output   edge_embedding_table_V_50_we1;
output  [31:0] edge_embedding_table_V_50_d1;
output  [8:0] edge_embedding_table_V_51_address1;
output   edge_embedding_table_V_51_ce1;
output   edge_embedding_table_V_51_we1;
output  [31:0] edge_embedding_table_V_51_d1;
output  [8:0] edge_embedding_table_V_52_address1;
output   edge_embedding_table_V_52_ce1;
output   edge_embedding_table_V_52_we1;
output  [31:0] edge_embedding_table_V_52_d1;
output  [8:0] edge_embedding_table_V_53_address1;
output   edge_embedding_table_V_53_ce1;
output   edge_embedding_table_V_53_we1;
output  [31:0] edge_embedding_table_V_53_d1;
output  [8:0] edge_embedding_table_V_54_address1;
output   edge_embedding_table_V_54_ce1;
output   edge_embedding_table_V_54_we1;
output  [31:0] edge_embedding_table_V_54_d1;
output  [8:0] edge_embedding_table_V_55_address1;
output   edge_embedding_table_V_55_ce1;
output   edge_embedding_table_V_55_we1;
output  [31:0] edge_embedding_table_V_55_d1;
output  [8:0] edge_embedding_table_V_56_address1;
output   edge_embedding_table_V_56_ce1;
output   edge_embedding_table_V_56_we1;
output  [31:0] edge_embedding_table_V_56_d1;
output  [8:0] edge_embedding_table_V_57_address1;
output   edge_embedding_table_V_57_ce1;
output   edge_embedding_table_V_57_we1;
output  [31:0] edge_embedding_table_V_57_d1;
output  [8:0] edge_embedding_table_V_58_address1;
output   edge_embedding_table_V_58_ce1;
output   edge_embedding_table_V_58_we1;
output  [31:0] edge_embedding_table_V_58_d1;
output  [8:0] edge_embedding_table_V_59_address1;
output   edge_embedding_table_V_59_ce1;
output   edge_embedding_table_V_59_we1;
output  [31:0] edge_embedding_table_V_59_d1;
output  [8:0] edge_embedding_table_V_60_address1;
output   edge_embedding_table_V_60_ce1;
output   edge_embedding_table_V_60_we1;
output  [31:0] edge_embedding_table_V_60_d1;
output  [8:0] edge_embedding_table_V_61_address1;
output   edge_embedding_table_V_61_ce1;
output   edge_embedding_table_V_61_we1;
output  [31:0] edge_embedding_table_V_61_d1;
output  [8:0] edge_embedding_table_V_62_address1;
output   edge_embedding_table_V_62_ce1;
output   edge_embedding_table_V_62_we1;
output  [31:0] edge_embedding_table_V_62_d1;
output  [8:0] edge_embedding_table_V_63_address1;
output   edge_embedding_table_V_63_ce1;
output   edge_embedding_table_V_63_we1;
output  [31:0] edge_embedding_table_V_63_d1;
output  [8:0] edge_embedding_table_V_64_address1;
output   edge_embedding_table_V_64_ce1;
output   edge_embedding_table_V_64_we1;
output  [31:0] edge_embedding_table_V_64_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_mem_ARVALID;
reg[63:0] m_axi_mem_ARADDR;
reg[31:0] m_axi_mem_ARLEN;
reg m_axi_mem_RREADY;
reg mlp_eps_V_ce0;
reg mlp_eps_V_we0;
reg graph_pred_bias_V_0_ap_vld;
reg graph_pred_weights_V_ce0;
reg graph_pred_weights_V_we0;
reg node_embedding_table_V_ce1;
reg node_embedding_table_V_we1;
reg edge_embedding_table_V_0_ce1;
reg edge_embedding_table_V_0_we1;
reg edge_embedding_table_V_1_ce1;
reg edge_embedding_table_V_1_we1;
reg edge_embedding_table_V_2_ce1;
reg edge_embedding_table_V_2_we1;
reg edge_embedding_table_V_3_ce1;
reg edge_embedding_table_V_3_we1;
reg edge_embedding_table_V_4_ce1;
reg edge_embedding_table_V_4_we1;
reg edge_embedding_table_V_5_ce1;
reg edge_embedding_table_V_5_we1;
reg edge_embedding_table_V_6_ce1;
reg edge_embedding_table_V_6_we1;
reg edge_embedding_table_V_7_ce1;
reg edge_embedding_table_V_7_we1;
reg edge_embedding_table_V_8_ce1;
reg edge_embedding_table_V_8_we1;
reg edge_embedding_table_V_9_ce1;
reg edge_embedding_table_V_9_we1;
reg edge_embedding_table_V_10_ce1;
reg edge_embedding_table_V_10_we1;
reg edge_embedding_table_V_11_ce1;
reg edge_embedding_table_V_11_we1;
reg edge_embedding_table_V_12_ce1;
reg edge_embedding_table_V_12_we1;
reg edge_embedding_table_V_13_ce1;
reg edge_embedding_table_V_13_we1;
reg edge_embedding_table_V_14_ce1;
reg edge_embedding_table_V_14_we1;
reg edge_embedding_table_V_15_ce1;
reg edge_embedding_table_V_15_we1;
reg edge_embedding_table_V_16_ce1;
reg edge_embedding_table_V_16_we1;
reg edge_embedding_table_V_17_ce1;
reg edge_embedding_table_V_17_we1;
reg edge_embedding_table_V_18_ce1;
reg edge_embedding_table_V_18_we1;
reg edge_embedding_table_V_19_ce1;
reg edge_embedding_table_V_19_we1;
reg edge_embedding_table_V_20_ce1;
reg edge_embedding_table_V_20_we1;
reg edge_embedding_table_V_21_ce1;
reg edge_embedding_table_V_21_we1;
reg edge_embedding_table_V_22_ce1;
reg edge_embedding_table_V_22_we1;
reg edge_embedding_table_V_23_ce1;
reg edge_embedding_table_V_23_we1;
reg edge_embedding_table_V_24_ce1;
reg edge_embedding_table_V_24_we1;
reg edge_embedding_table_V_25_ce1;
reg edge_embedding_table_V_25_we1;
reg edge_embedding_table_V_26_ce1;
reg edge_embedding_table_V_26_we1;
reg edge_embedding_table_V_27_ce1;
reg edge_embedding_table_V_27_we1;
reg edge_embedding_table_V_28_ce1;
reg edge_embedding_table_V_28_we1;
reg edge_embedding_table_V_29_ce1;
reg edge_embedding_table_V_29_we1;
reg edge_embedding_table_V_30_ce1;
reg edge_embedding_table_V_30_we1;
reg edge_embedding_table_V_31_ce1;
reg edge_embedding_table_V_31_we1;
reg edge_embedding_table_V_32_ce1;
reg edge_embedding_table_V_32_we1;
reg edge_embedding_table_V_33_ce1;
reg edge_embedding_table_V_33_we1;
reg edge_embedding_table_V_34_ce1;
reg edge_embedding_table_V_34_we1;
reg edge_embedding_table_V_35_ce1;
reg edge_embedding_table_V_35_we1;
reg edge_embedding_table_V_36_ce1;
reg edge_embedding_table_V_36_we1;
reg edge_embedding_table_V_37_ce1;
reg edge_embedding_table_V_37_we1;
reg edge_embedding_table_V_38_ce1;
reg edge_embedding_table_V_38_we1;
reg edge_embedding_table_V_39_ce1;
reg edge_embedding_table_V_39_we1;
reg edge_embedding_table_V_40_ce1;
reg edge_embedding_table_V_40_we1;
reg edge_embedding_table_V_41_ce1;
reg edge_embedding_table_V_41_we1;
reg edge_embedding_table_V_42_ce1;
reg edge_embedding_table_V_42_we1;
reg edge_embedding_table_V_43_ce1;
reg edge_embedding_table_V_43_we1;
reg edge_embedding_table_V_44_ce1;
reg edge_embedding_table_V_44_we1;
reg edge_embedding_table_V_45_ce1;
reg edge_embedding_table_V_45_we1;
reg edge_embedding_table_V_46_ce1;
reg edge_embedding_table_V_46_we1;
reg edge_embedding_table_V_47_ce1;
reg edge_embedding_table_V_47_we1;
reg edge_embedding_table_V_48_ce1;
reg edge_embedding_table_V_48_we1;
reg edge_embedding_table_V_49_ce1;
reg edge_embedding_table_V_49_we1;
reg edge_embedding_table_V_50_ce1;
reg edge_embedding_table_V_50_we1;
reg edge_embedding_table_V_51_ce1;
reg edge_embedding_table_V_51_we1;
reg edge_embedding_table_V_52_ce1;
reg edge_embedding_table_V_52_we1;
reg edge_embedding_table_V_53_ce1;
reg edge_embedding_table_V_53_we1;
reg edge_embedding_table_V_54_ce1;
reg edge_embedding_table_V_54_we1;
reg edge_embedding_table_V_55_ce1;
reg edge_embedding_table_V_55_we1;
reg edge_embedding_table_V_56_ce1;
reg edge_embedding_table_V_56_we1;
reg edge_embedding_table_V_57_ce1;
reg edge_embedding_table_V_57_we1;
reg edge_embedding_table_V_58_ce1;
reg edge_embedding_table_V_58_we1;
reg edge_embedding_table_V_59_ce1;
reg edge_embedding_table_V_59_we1;
reg edge_embedding_table_V_60_ce1;
reg edge_embedding_table_V_60_we1;
reg edge_embedding_table_V_61_ce1;
reg edge_embedding_table_V_61_we1;
reg edge_embedding_table_V_62_ce1;
reg edge_embedding_table_V_62_we1;
reg edge_embedding_table_V_63_ce1;
reg edge_embedding_table_V_63_we1;
reg edge_embedding_table_V_64_ce1;
reg edge_embedding_table_V_64_we1;

(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mem_blk_n_AR;
reg    mem_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln369_reg_2069;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln375_reg_2095;
wire    ap_CS_fsm_state22;
reg    ap_enable_reg_pp2_iter2;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln380_reg_2115;
reg   [0:0] icmp_ln380_reg_2115_pp2_iter1_reg;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln386_reg_2160;
reg   [2:0] i_reg_1628;
reg   [2:0] i_reg_1628_pp0_iter1_reg;
wire    ap_block_state8_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_state10_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [8:0] dim_in_reg_1640;
reg   [8:0] dim_in_reg_1640_pp1_iter1_reg;
wire    ap_block_state19_pp1_stage0_iter0;
reg    ap_block_state20_pp1_stage0_iter1;
wire    ap_block_state21_pp1_stage0_iter2;
reg    ap_block_pp1_stage0_11001;
reg   [15:0] indvar_flatten_reg_1652;
reg   [7:0] i_1_reg_1663;
reg   [8:0] dim_reg_1674;
reg   [14:0] indvar_flatten7_reg_1685;
reg   [6:0] i_2_reg_1696;
reg   [8:0] dim_1_reg_1707;
wire    ap_CS_fsm_state7;
wire   [2:0] add_ln369_fu_1739_p2;
reg   [2:0] add_ln369_reg_2064;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln369_fu_1745_p2;
reg   [0:0] icmp_ln369_reg_2069_pp0_iter1_reg;
reg   [31:0] mem_addr_read_reg_2073;
reg   [63:0] mem_addr_5_reg_2084;
wire   [8:0] add_ln375_fu_1801_p2;
reg   [8:0] add_ln375_reg_2090;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln375_fu_1807_p2;
reg   [0:0] icmp_ln375_reg_2095_pp1_iter1_reg;
reg   [31:0] mem_addr_5_read_reg_2099;
wire   [15:0] add_ln380_1_fu_1838_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state29_pp2_stage0_iter0;
wire    ap_block_state30_pp2_stage0_iter1;
reg    ap_block_state31_pp2_stage0_iter2;
wire    ap_block_state32_pp2_stage0_iter3;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] icmp_ln380_fu_1844_p2;
reg   [0:0] icmp_ln380_reg_2115_pp2_iter2_reg;
wire   [8:0] select_ln380_fu_1862_p3;
reg   [8:0] select_ln380_reg_2119;
reg   [8:0] select_ln380_reg_2119_pp2_iter1_reg;
wire   [7:0] select_ln380_1_fu_1870_p3;
reg   [7:0] select_ln380_1_reg_2124;
wire   [8:0] add_ln381_fu_1882_p2;
reg   [31:0] mem_addr_6_read_reg_2144;
wire   [14:0] add_ln386_1_fu_1915_p2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state40_pp3_stage0_iter0;
reg    ap_block_state41_pp3_stage0_iter1;
wire    ap_block_state42_pp3_stage0_iter2;
reg    ap_block_pp3_stage0_11001;
wire   [0:0] icmp_ln386_fu_1921_p2;
reg   [0:0] icmp_ln386_reg_2160_pp3_iter1_reg;
wire   [8:0] select_ln386_fu_1939_p3;
reg   [8:0] select_ln386_reg_2164;
wire   [6:0] select_ln386_1_fu_1947_p3;
reg   [6:0] select_ln386_1_reg_2169;
reg   [31:0] mem_addr_7_read_reg_2174;
wire   [8:0] add_ln387_fu_1955_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
reg    ap_enable_reg_pp0_iter2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state19;
reg    ap_enable_reg_pp1_iter2;
wire    ap_CS_fsm_state28;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state29;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter3;
wire    ap_CS_fsm_state39;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_flush_enable;
reg    ap_condition_pp3_exit_iter1_state41;
reg    ap_enable_reg_pp3_iter2;
reg   [2:0] ap_phi_mux_i_phi_fu_1632_p4;
reg   [8:0] ap_phi_mux_dim_in_phi_fu_1644_p4;
reg   [7:0] ap_phi_mux_i_1_phi_fu_1667_p4;
reg   [6:0] ap_phi_mux_i_2_phi_fu_1700_p4;
wire   [63:0] i_cast_fu_1751_p1;
wire   [63:0] dim_in_cast_fu_1813_p1;
wire   [63:0] zext_ln382_1_fu_1891_p1;
wire   [63:0] dim_1_cast_fu_1961_p1;
wire  signed [63:0] sext_ln369_fu_1728_p1;
wire  signed [63:0] sext_ln374_fu_1765_p1;
wire  signed [63:0] sext_ln375_fu_1785_p1;
wire  signed [63:0] sext_ln380_fu_1827_p1;
wire  signed [63:0] sext_ln386_fu_1904_p1;
wire   [61:0] trunc_ln_fu_1718_p4;
wire   [61:0] trunc_ln2_fu_1756_p4;
wire   [61:0] trunc_ln3_fu_1776_p4;
wire   [61:0] trunc_ln4_fu_1818_p4;
wire   [0:0] icmp_ln381_fu_1856_p2;
wire   [7:0] add_ln380_fu_1850_p2;
wire   [15:0] grp_fu_2029_p3;
wire   [61:0] trunc_ln5_fu_1895_p4;
wire   [0:0] icmp_ln387_fu_1933_p2;
wire   [6:0] add_ln386_fu_1927_p2;
wire   [7:0] grp_fu_2029_p0;
wire   [9:0] grp_fu_2029_p1;
wire   [8:0] grp_fu_2029_p2;
reg    grp_fu_2029_ce;
wire    ap_CS_fsm_state43;
reg   [33:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [15:0] grp_fu_2029_p00;
wire   [15:0] grp_fu_2029_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
end

GIN_compute_one_graph_mac_muladd_8ns_10ns_9ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_10ns_9ns_16_4_1_U1514(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2029_p0),
    .din1(grp_fu_2029_p1),
    .din2(grp_fu_2029_p2),
    .ce(grp_fu_2029_ce),
    .dout(grp_fu_2029_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state8) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state8)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state8);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state19) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state19)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state19);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end else if (((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
            ap_enable_reg_pp1_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state29) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state29)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state29);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end else if ((1'b1 == ap_CS_fsm_state28)) begin
            ap_enable_reg_pp2_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state39) | ((ap_enable_reg_pp3_iter0 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter1_state41)))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter1_state41))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        dim_1_reg_1707 <= add_ln387_fu_1955_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        dim_1_reg_1707 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        dim_in_reg_1640 <= 9'd0;
    end else if (((icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dim_in_reg_1640 <= add_ln375_reg_2090;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1844_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        dim_reg_1674 <= add_ln381_fu_1882_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dim_reg_1674 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln380_reg_2115 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_1_reg_1663 <= select_ln380_1_reg_2124;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        i_1_reg_1663 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (icmp_ln386_reg_2160_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_2_reg_1696 <= select_ln386_1_reg_2169;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        i_2_reg_1696 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_reg_1628 <= 3'd0;
    end else if (((icmp_ln369_reg_2069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1628 <= add_ln369_reg_2064;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln386_fu_1921_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        indvar_flatten7_reg_1685 <= add_ln386_1_fu_1915_p2;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten7_reg_1685 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1844_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_reg_1652 <= add_ln380_1_fu_1838_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        indvar_flatten_reg_1652 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln369_reg_2064 <= add_ln369_fu_1739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln375_reg_2090 <= add_ln375_fu_1801_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        dim_in_reg_1640_pp1_iter1_reg <= dim_in_reg_1640;
        icmp_ln375_reg_2095 <= icmp_ln375_fu_1807_p2;
        icmp_ln375_reg_2095_pp1_iter1_reg <= icmp_ln375_reg_2095;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1628_pp0_iter1_reg <= i_reg_1628;
        icmp_ln369_reg_2069 <= icmp_ln369_fu_1745_p2;
        icmp_ln369_reg_2069_pp0_iter1_reg <= icmp_ln369_reg_2069;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln380_reg_2115 <= icmp_ln380_fu_1844_p2;
        icmp_ln380_reg_2115_pp2_iter1_reg <= icmp_ln380_reg_2115;
        select_ln380_reg_2119_pp2_iter1_reg <= select_ln380_reg_2119;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln380_reg_2115_pp2_iter2_reg <= icmp_ln380_reg_2115_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln386_reg_2160 <= icmp_ln386_fu_1921_p2;
        icmp_ln386_reg_2160_pp3_iter1_reg <= icmp_ln386_reg_2160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln375_reg_2095 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        mem_addr_5_read_reg_2099 <= m_axi_mem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        mem_addr_5_reg_2084 <= sext_ln375_fu_1785_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        mem_addr_6_read_reg_2144 <= m_axi_mem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln386_reg_2160 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        mem_addr_7_read_reg_2174 <= m_axi_mem_RDATA;
        select_ln386_reg_2164 <= select_ln386_fu_1939_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln369_reg_2069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mem_addr_read_reg_2073 <= m_axi_mem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1844_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln380_1_reg_2124 <= select_ln380_1_fu_1870_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln380_fu_1844_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        select_ln380_reg_2119 <= select_ln380_fu_1862_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        select_ln386_1_reg_2169 <= select_ln386_1_fu_1947_p3;
    end
end

always @ (*) begin
    if ((icmp_ln369_fu_1745_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln375_fu_1807_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state19 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state19 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln380_fu_1844_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state29 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state29 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        ap_condition_pp3_exit_iter1_state41 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter1_state41 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln386_fu_1921_p2 == 1'd1) & (1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_dim_in_phi_fu_1644_p4 = add_ln375_reg_2090;
    end else begin
        ap_phi_mux_dim_in_phi_fu_1644_p4 = dim_in_reg_1640;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln380_reg_2115 == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_i_1_phi_fu_1667_p4 = select_ln380_1_reg_2124;
    end else begin
        ap_phi_mux_i_1_phi_fu_1667_p4 = i_1_reg_1663;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (icmp_ln386_reg_2160_pp3_iter1_reg == 1'd0) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_i_2_phi_fu_1700_p4 = select_ln386_1_reg_2169;
    end else begin
        ap_phi_mux_i_2_phi_fu_1700_p4 = i_2_reg_1696;
    end
end

always @ (*) begin
    if (((icmp_ln369_reg_2069 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_1632_p4 = add_ln369_reg_2064;
    end else begin
        ap_phi_mux_i_phi_fu_1632_p4 = i_reg_1628;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_0_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_0_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_10_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd10) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_10_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_11_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd11) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_11_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_12_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd12) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_12_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_13_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd13) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_13_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_14_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd14) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_14_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_15_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd15) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_15_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_16_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd16) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_16_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_17_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd17) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_17_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_18_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd18) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_18_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_19_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd19) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_19_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_1_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_1_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_20_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd20) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_20_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_21_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd21) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_21_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_22_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd22) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_22_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_23_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd23) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_23_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_24_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd24) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_24_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_25_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd25) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_25_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_26_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd26) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_26_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_27_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd27) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_27_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_28_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd28) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_28_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_29_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd29) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_29_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_2_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd2) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_2_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_30_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd30) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_30_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_31_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd31) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_31_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_32_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_32_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd32) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_32_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_32_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_33_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_33_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd33) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_33_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_33_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_34_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_34_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd34) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_34_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_34_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_35_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_35_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd35) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_35_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_35_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_36_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_36_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd36) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_36_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_36_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_37_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_37_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd37) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_37_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_37_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_38_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_38_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd38) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_38_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_38_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_39_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_39_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd39) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_39_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_39_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_3_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd3) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_3_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_40_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_40_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd40) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_40_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_40_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_41_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_41_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd41) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_41_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_41_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_42_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_42_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd42) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_42_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_42_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_43_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_43_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd43) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_43_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_43_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_44_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_44_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd44) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_44_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_44_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_45_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_45_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd45) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_45_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_45_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_46_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_46_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd46) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_46_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_46_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_47_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_47_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd47) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_47_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_47_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_48_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_48_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd48) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_48_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_48_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_49_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_49_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd49) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_49_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_49_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_4_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd4) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_4_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_50_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_50_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd50) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_50_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_50_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_51_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_51_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd51) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_51_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_51_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_52_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_52_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd52) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_52_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_52_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_53_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_53_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd53) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_53_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_53_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_54_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_54_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd54) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_54_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_54_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_55_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_55_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd55) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_55_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_55_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_56_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_56_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd56) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_56_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_56_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_57_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_57_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd57) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_57_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_57_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_58_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_58_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd58) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_58_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_58_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_59_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_59_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd59) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_59_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_59_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_5_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd5) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_5_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_60_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_60_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd60) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_60_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_60_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_61_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_61_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd61) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_61_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_61_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_62_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_62_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd62) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_62_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_62_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_63_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_63_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd63) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_63_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_63_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_64_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_64_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln386_1_reg_2169 == 7'd0) & ~(select_ln386_1_reg_2169 == 7'd1) & ~(select_ln386_1_reg_2169 == 7'd2) & ~(select_ln386_1_reg_2169 == 7'd3) & ~(select_ln386_1_reg_2169 == 7'd4) & ~(select_ln386_1_reg_2169 == 7'd5) & ~(select_ln386_1_reg_2169 == 7'd6) & ~(select_ln386_1_reg_2169 == 7'd7) & ~(select_ln386_1_reg_2169 == 7'd8) & ~(select_ln386_1_reg_2169 == 7'd9) & ~(select_ln386_1_reg_2169 == 7'd10) & ~(select_ln386_1_reg_2169 == 7'd11) & ~(select_ln386_1_reg_2169 == 7'd12) & ~(select_ln386_1_reg_2169 == 7'd13) & ~(select_ln386_1_reg_2169 == 7'd14) & ~(select_ln386_1_reg_2169 == 7'd15) & ~(select_ln386_1_reg_2169 == 7'd16) & ~(select_ln386_1_reg_2169 == 7'd17) & ~(select_ln386_1_reg_2169 == 7'd18) & ~(select_ln386_1_reg_2169 == 7'd19) & ~(select_ln386_1_reg_2169 == 7'd20) & ~(select_ln386_1_reg_2169 == 7'd21) & ~(select_ln386_1_reg_2169 == 7'd22) & ~(select_ln386_1_reg_2169 == 7'd23) & ~(select_ln386_1_reg_2169 == 7'd24) & ~(select_ln386_1_reg_2169 == 7'd25) & ~(select_ln386_1_reg_2169 == 7'd26) & ~(select_ln386_1_reg_2169 == 7'd27) & ~(select_ln386_1_reg_2169 == 7'd28) & ~(select_ln386_1_reg_2169 == 7'd29) & ~(select_ln386_1_reg_2169 == 7'd30) & ~(select_ln386_1_reg_2169 == 7'd31) & ~(select_ln386_1_reg_2169 == 7'd32) & ~(select_ln386_1_reg_2169 == 7'd33) & ~(select_ln386_1_reg_2169 == 7'd34) & ~(select_ln386_1_reg_2169 == 7'd35) & ~(select_ln386_1_reg_2169 == 7'd36) & ~(select_ln386_1_reg_2169 == 7'd37) & ~(select_ln386_1_reg_2169 == 7'd38) & ~(select_ln386_1_reg_2169 == 7'd39) & ~(select_ln386_1_reg_2169 == 7'd40) & ~(select_ln386_1_reg_2169 == 7'd41) & ~(select_ln386_1_reg_2169 == 7'd42) & ~(select_ln386_1_reg_2169 == 7'd43) & ~(select_ln386_1_reg_2169 == 7'd44) & ~(select_ln386_1_reg_2169 == 7'd45) & ~(select_ln386_1_reg_2169 == 7'd46) & ~(select_ln386_1_reg_2169 == 7'd47) & ~(select_ln386_1_reg_2169 == 7'd48) & ~(select_ln386_1_reg_2169 == 7'd49) & ~(select_ln386_1_reg_2169 == 7'd50) & ~(select_ln386_1_reg_2169 == 7'd51) & ~(select_ln386_1_reg_2169 == 7'd52) & ~(select_ln386_1_reg_2169 == 7'd53) & ~(select_ln386_1_reg_2169 == 7'd54) & ~(select_ln386_1_reg_2169 == 7'd55) & ~(select_ln386_1_reg_2169 == 7'd56) & ~(select_ln386_1_reg_2169 == 7'd57) & ~(select_ln386_1_reg_2169 == 7'd58) & ~(select_ln386_1_reg_2169 == 7'd59) & ~(select_ln386_1_reg_2169 == 7'd60) & ~(select_ln386_1_reg_2169 == 7'd61) & ~(select_ln386_1_reg_2169 == 7'd62) & ~(select_ln386_1_reg_2169 == 7'd63) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_64_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_64_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_6_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd6) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_6_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_7_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd7) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_7_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_8_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd8) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_8_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_9_ce1 = 1'b1;
    end else begin
        edge_embedding_table_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (select_ln386_1_reg_2169 == 7'd9) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        edge_embedding_table_V_9_we1 = 1'b1;
    end else begin
        edge_embedding_table_V_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        graph_pred_bias_V_0_ap_vld = 1'b1;
    end else begin
        graph_pred_bias_V_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        graph_pred_weights_V_ce0 = 1'b1;
    end else begin
        graph_pred_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (icmp_ln375_reg_2095_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        graph_pred_weights_V_we0 = 1'b1;
    end else begin
        graph_pred_weights_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_fu_2029_ce = 1'b1;
    end else begin
        grp_fu_2029_ce = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        m_axi_mem_ARADDR = sext_ln386_fu_1904_p1;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_mem_ARADDR = sext_ln380_fu_1827_p1;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_mem_ARADDR = mem_addr_5_reg_2084;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_mem_ARADDR = sext_ln374_fu_1765_p1;
    end else if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_mem_ARADDR = sext_ln369_fu_1728_p1;
    end else begin
        m_axi_mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
        m_axi_mem_ARLEN = 32'd19500;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_mem_ARLEN = 32'd51900;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_mem_ARLEN = 32'd300;
    end else if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_mem_ARLEN = 32'd1;
    end else if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_mem_ARLEN = 32'd5;
    end else begin
        m_axi_mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        m_axi_mem_ARVALID = 1'b1;
    end else begin
        m_axi_mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln369_reg_2069 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_mem_RREADY = 1'b1;
    end else begin
        m_axi_mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln369_reg_2069 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        mem_blk_n_R = m_axi_mem_RVALID;
    end else begin
        mem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mlp_eps_V_ce0 = 1'b1;
    end else begin
        mlp_eps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln369_reg_2069_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mlp_eps_V_we0 = 1'b1;
    end else begin
        mlp_eps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        node_embedding_table_V_ce1 = 1'b1;
    end else begin
        node_embedding_table_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b1) & (icmp_ln380_reg_2115_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        node_embedding_table_V_we1 = 1'b1;
    end else begin
        node_embedding_table_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_mem_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln369_fu_1745_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((icmp_ln369_fu_1745_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((m_axi_mem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln375_fu_1807_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) & ~((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter2 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((icmp_ln375_fu_1807_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln380_fu_1844_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) & ~((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter3 == 1'b1) & (ap_enable_reg_pp2_iter2 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln380_fu_1844_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((m_axi_mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if (~((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln369_fu_1739_p2 = (ap_phi_mux_i_phi_fu_1632_p4 + 3'd1);

assign add_ln375_fu_1801_p2 = (ap_phi_mux_dim_in_phi_fu_1644_p4 + 9'd1);

assign add_ln380_1_fu_1838_p2 = (indvar_flatten_reg_1652 + 16'd1);

assign add_ln380_fu_1850_p2 = (ap_phi_mux_i_1_phi_fu_1667_p4 + 8'd1);

assign add_ln381_fu_1882_p2 = (select_ln380_fu_1862_p3 + 9'd1);

assign add_ln386_1_fu_1915_p2 = (indvar_flatten7_reg_1685 + 15'd1);

assign add_ln386_fu_1927_p2 = (ap_phi_mux_i_2_phi_fu_1700_p4 + 7'd1);

assign add_ln387_fu_1955_p2 = (select_ln386_fu_1939_p3 + 9'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln369_reg_2069 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln369_reg_2069 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln375_reg_2095 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0) & (ap_enable_reg_pp2_iter2 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln386_reg_2160 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln375_reg_2095 == 1'd0));
end

assign ap_block_state21_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state31_pp2_stage0_iter2 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln380_reg_2115_pp2_iter1_reg == 1'd0));
end

assign ap_block_state32_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp3_stage0_iter1 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln386_reg_2160 == 1'd0));
end

assign ap_block_state42_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = ((m_axi_mem_RVALID == 1'b0) & (icmp_ln369_reg_2069 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign dim_1_cast_fu_1961_p1 = select_ln386_reg_2164;

assign dim_in_cast_fu_1813_p1 = dim_in_reg_1640_pp1_iter1_reg;

assign edge_embedding_table_V_0_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_0_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_10_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_10_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_11_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_11_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_12_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_12_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_13_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_13_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_14_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_14_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_15_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_15_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_16_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_16_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_17_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_17_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_18_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_18_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_19_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_19_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_1_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_1_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_20_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_20_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_21_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_21_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_22_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_22_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_23_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_23_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_24_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_24_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_25_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_25_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_26_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_26_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_27_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_27_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_28_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_28_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_29_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_29_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_2_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_2_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_30_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_30_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_31_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_31_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_32_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_32_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_33_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_33_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_34_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_34_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_35_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_35_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_36_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_36_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_37_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_37_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_38_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_38_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_39_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_39_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_3_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_3_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_40_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_40_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_41_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_41_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_42_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_42_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_43_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_43_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_44_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_44_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_45_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_45_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_46_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_46_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_47_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_47_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_48_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_48_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_49_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_49_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_4_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_4_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_50_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_50_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_51_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_51_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_52_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_52_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_53_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_53_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_54_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_54_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_55_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_55_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_56_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_56_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_57_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_57_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_58_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_58_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_59_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_59_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_5_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_5_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_60_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_60_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_61_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_61_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_62_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_62_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_63_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_63_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_64_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_64_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_6_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_6_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_7_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_7_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_8_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_8_d1 = mem_addr_7_read_reg_2174;

assign edge_embedding_table_V_9_address1 = dim_1_cast_fu_1961_p1;

assign edge_embedding_table_V_9_d1 = mem_addr_7_read_reg_2174;

assign graph_pred_bias_V_0 = m_axi_mem_RDATA;

assign graph_pred_weights_V_address0 = dim_in_cast_fu_1813_p1;

assign graph_pred_weights_V_d0 = mem_addr_5_read_reg_2099;

assign grp_fu_2029_p0 = grp_fu_2029_p00;

assign grp_fu_2029_p00 = select_ln380_1_fu_1870_p3;

assign grp_fu_2029_p1 = 16'd300;

assign grp_fu_2029_p2 = grp_fu_2029_p20;

assign grp_fu_2029_p20 = select_ln380_reg_2119_pp2_iter1_reg;

assign i_cast_fu_1751_p1 = i_reg_1628_pp0_iter1_reg;

assign icmp_ln369_fu_1745_p2 = ((ap_phi_mux_i_phi_fu_1632_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln375_fu_1807_p2 = ((ap_phi_mux_dim_in_phi_fu_1644_p4 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln380_fu_1844_p2 = ((indvar_flatten_reg_1652 == 16'd51900) ? 1'b1 : 1'b0);

assign icmp_ln381_fu_1856_p2 = ((dim_reg_1674 == 9'd300) ? 1'b1 : 1'b0);

assign icmp_ln386_fu_1921_p2 = ((indvar_flatten7_reg_1685 == 15'd19500) ? 1'b1 : 1'b0);

assign icmp_ln387_fu_1933_p2 = ((dim_1_reg_1707 == 9'd300) ? 1'b1 : 1'b0);

assign m_axi_mem_ARBURST = 2'd0;

assign m_axi_mem_ARCACHE = 4'd0;

assign m_axi_mem_ARID = 1'd0;

assign m_axi_mem_ARLOCK = 2'd0;

assign m_axi_mem_ARPROT = 3'd0;

assign m_axi_mem_ARQOS = 4'd0;

assign m_axi_mem_ARREGION = 4'd0;

assign m_axi_mem_ARSIZE = 3'd0;

assign m_axi_mem_ARUSER = 1'd0;

assign m_axi_mem_AWADDR = 64'd0;

assign m_axi_mem_AWBURST = 2'd0;

assign m_axi_mem_AWCACHE = 4'd0;

assign m_axi_mem_AWID = 1'd0;

assign m_axi_mem_AWLEN = 32'd0;

assign m_axi_mem_AWLOCK = 2'd0;

assign m_axi_mem_AWPROT = 3'd0;

assign m_axi_mem_AWQOS = 4'd0;

assign m_axi_mem_AWREGION = 4'd0;

assign m_axi_mem_AWSIZE = 3'd0;

assign m_axi_mem_AWUSER = 1'd0;

assign m_axi_mem_AWVALID = 1'b0;

assign m_axi_mem_BREADY = 1'b0;

assign m_axi_mem_WDATA = 32'd0;

assign m_axi_mem_WID = 1'd0;

assign m_axi_mem_WLAST = 1'b0;

assign m_axi_mem_WSTRB = 4'd0;

assign m_axi_mem_WUSER = 1'd0;

assign m_axi_mem_WVALID = 1'b0;

assign mlp_eps_V_address0 = i_cast_fu_1751_p1;

assign mlp_eps_V_d0 = mem_addr_read_reg_2073;

assign node_embedding_table_V_address1 = zext_ln382_1_fu_1891_p1;

assign node_embedding_table_V_d1 = mem_addr_6_read_reg_2144;

assign select_ln380_1_fu_1870_p3 = ((icmp_ln381_fu_1856_p2[0:0] == 1'b1) ? add_ln380_fu_1850_p2 : ap_phi_mux_i_1_phi_fu_1667_p4);

assign select_ln380_fu_1862_p3 = ((icmp_ln381_fu_1856_p2[0:0] == 1'b1) ? 9'd0 : dim_reg_1674);

assign select_ln386_1_fu_1947_p3 = ((icmp_ln387_fu_1933_p2[0:0] == 1'b1) ? add_ln386_fu_1927_p2 : ap_phi_mux_i_2_phi_fu_1700_p4);

assign select_ln386_fu_1939_p3 = ((icmp_ln387_fu_1933_p2[0:0] == 1'b1) ? 9'd0 : dim_1_reg_1707);

assign sext_ln369_fu_1728_p1 = $signed(trunc_ln_fu_1718_p4);

assign sext_ln374_fu_1765_p1 = $signed(trunc_ln2_fu_1756_p4);

assign sext_ln375_fu_1785_p1 = $signed(trunc_ln3_fu_1776_p4);

assign sext_ln380_fu_1827_p1 = $signed(trunc_ln4_fu_1818_p4);

assign sext_ln386_fu_1904_p1 = $signed(trunc_ln5_fu_1895_p4);

assign trunc_ln2_fu_1756_p4 = {{graph_pred_bias_in[63:2]}};

assign trunc_ln3_fu_1776_p4 = {{graph_pred_weight_in[63:2]}};

assign trunc_ln4_fu_1818_p4 = {{node_embedding_table_in[63:2]}};

assign trunc_ln5_fu_1895_p4 = {{edge_embedding_table_in[63:2]}};

assign trunc_ln_fu_1718_p4 = {{eps_in[63:2]}};

assign zext_ln382_1_fu_1891_p1 = grp_fu_2029_p3;

endmodule //GIN_compute_one_graph_load_misc_weights
