5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (implicit2.vcd) 2 -o (implicit2.cdd) 2 -v (implicit2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 implicit2.v 1 29 1 
2 1 9 9 9 b000b 2 1 1008 0 0 32 33 i
2 2 9 9 9 70007 0 1 1410 0 0 2 1 a
2 3 9 9 9 7000b 3 35 a 1 2
2 4 10 10 10 b000b 2 1 1008 0 0 64 1 t
2 5 10 10 10 70007 0 1 1410 0 0 2 1 b
2 6 10 10 10 7000b 3 35 a 4 5
1 i 1 3 7000a 1 0 31 0 32 49 0 ffffffff 0 a 1 0
1 t 2 4 7000a 1 0 63 0 64 17 0 ffffffffffffffff 0 14 2 0
1 mem 3 5 20f000a 1 1 1 0 1 0 4 19 0 f 0 0 0 0 0 0
1 a 4 7 6000b 1 0 1 0 2 17 3 3 0 2 1 0
1 b 5 7 6000e 1 0 1 0 2 17 3 3 0 0 2 0
1 c 6 7 60011 1 0 1 0 2 17 3 3 0 0 0 0
4 3 f 3 3 3
4 6 f 6 6 6
3 1 main.u$0 "main.u$0" 0 implicit2.v 13 27 1 
