Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sun Dec  3 02:05:49 2023
| Host         : DESKTOP-BG4TAG2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
TIMING-16  Warning           Large setup violation                                      436         
TIMING-18  Warning           Missing input or output delay                              24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.123    -4670.914                    437                 1676        0.058        0.000                      0                 1676        2.867        0.000                       0                   762  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
nolabel_line57/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0         {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0         {0.000 20.000}       40.000          25.000          
sys_clk_pin                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line57/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0              -8.638     -142.399                     23                   80        0.240        0.000                      0                   80        2.867        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                          37.845        0.000                       0                     3  
sys_clk_pin                      -11.123    -4493.264                    413                 1596        0.058        0.000                      0                 1596        4.500        0.000                       0                   718  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -9.736     -177.650                     24                   24        0.735        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line57/inst/clk_in1
  To Clock:  nolabel_line57/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line57/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line57/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           23  Failing Endpoints,  Worst Slack       -8.638ns,  Total Violation     -142.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.638ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.209ns  (logic 4.498ns (29.574%)  route 10.711ns (70.426%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 8.324 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 f  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.061    11.366    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    11.490 r  nolabel_line59/nolabel_line47/vga[8]_i_57/O
                         net (fo=1, routed)           0.907    12.397    nolabel_line59/nolabel_line47/vga[8]_i_57_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I0_O)        0.124    12.521 r  nolabel_line59/nolabel_line47/vga[8]_i_18/O
                         net (fo=1, routed)           0.675    13.196    nolabel_line59/nolabel_line47/vga[8]_i_18_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I2_O)        0.124    13.320 f  nolabel_line59/nolabel_line47/vga[8]_i_6/O
                         net (fo=2, routed)           0.738    14.058    nolabel_line59/nolabel_line47/vga[8]_i_6_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    14.182 f  nolabel_line59/nolabel_line47/vga[8]_i_3/O
                         net (fo=2, routed)           1.453    15.635    nolabel_line59/nolabel_line47/vga[8]_i_3_n_0
    SLICE_X4Y143         LUT5 (Prop_lut5_I2_O)        0.124    15.759 r  nolabel_line59/nolabel_line47/vga[8]_i_13_comp/O
                         net (fo=1, routed)           0.282    16.041    nolabel_line59/nolabel_line47/vga[8]_i_13_n_0_repN
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    16.165 r  nolabel_line59/nolabel_line47/vga[8]_i_4_comp_3/O
                         net (fo=1, routed)           0.433    16.599    nolabel_line59/nolabel_line47/vga[8]_i_4_n_0_repN_1
    SLICE_X7Y143         LUT6 (Prop_lut6_I4_O)        0.124    16.723 r  nolabel_line59/nolabel_line47/vga[8]_i_2_comp_1/O
                         net (fo=2, routed)           0.190    16.912    nolabel_line59/nolabel_line47_n_57
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590     8.324    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
                         clock pessimism              0.078     8.402    
                         clock uncertainty           -0.114     8.288    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)       -0.013     8.275    nolabel_line59/vga_reg[8]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 -8.638    

Slack (VIOLATED) :        -8.403ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.020ns  (logic 4.498ns (29.947%)  route 10.522ns (70.053%))
  Logic Levels:           19  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 8.324 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 f  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.061    11.366    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X7Y121         LUT6 (Prop_lut6_I2_O)        0.124    11.490 r  nolabel_line59/nolabel_line47/vga[8]_i_57/O
                         net (fo=1, routed)           0.907    12.397    nolabel_line59/nolabel_line47/vga[8]_i_57_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I0_O)        0.124    12.521 r  nolabel_line59/nolabel_line47/vga[8]_i_18/O
                         net (fo=1, routed)           0.675    13.196    nolabel_line59/nolabel_line47/vga[8]_i_18_n_0
    SLICE_X8Y121         LUT5 (Prop_lut5_I2_O)        0.124    13.320 f  nolabel_line59/nolabel_line47/vga[8]_i_6/O
                         net (fo=2, routed)           0.738    14.058    nolabel_line59/nolabel_line47/vga[8]_i_6_n_0
    SLICE_X7Y125         LUT6 (Prop_lut6_I1_O)        0.124    14.182 f  nolabel_line59/nolabel_line47/vga[8]_i_3/O
                         net (fo=2, routed)           1.453    15.635    nolabel_line59/nolabel_line47/vga[8]_i_3_n_0
    SLICE_X4Y143         LUT5 (Prop_lut5_I2_O)        0.124    15.759 r  nolabel_line59/nolabel_line47/vga[8]_i_13_comp/O
                         net (fo=1, routed)           0.282    16.041    nolabel_line59/nolabel_line47/vga[8]_i_13_n_0_repN
    SLICE_X7Y143         LUT6 (Prop_lut6_I5_O)        0.124    16.165 r  nolabel_line59/nolabel_line47/vga[8]_i_4_comp_3/O
                         net (fo=1, routed)           0.433    16.599    nolabel_line59/nolabel_line47/vga[8]_i_4_n_0_repN_1
    SLICE_X7Y143         LUT6 (Prop_lut6_I4_O)        0.124    16.723 r  nolabel_line59/nolabel_line47/vga[8]_i_2_comp_1/O
                         net (fo=2, routed)           0.000    16.723    nolabel_line59/nolabel_line47_n_57
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590     8.324    nolabel_line59/CLK
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/C
                         clock pessimism              0.078     8.402    
                         clock uncertainty           -0.114     8.288    
    SLICE_X7Y143         FDRE (Setup_fdre_C_D)        0.032     8.320    nolabel_line59/vga_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.320    
                         arrival time                         -16.723    
  -------------------------------------------------------------------
                         slack                                 -8.403    

Slack (VIOLATED) :        -8.229ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.894ns  (logic 4.374ns (29.367%)  route 10.520ns (70.633%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 8.324 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.724    12.029    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X8Y119         LUT4 (Prop_lut4_I1_O)        0.124    12.153 r  nolabel_line59/nolabel_line47/vga[2]_i_28/O
                         net (fo=2, routed)           0.771    12.925    nolabel_line59/nolabel_line47/vga[2]_i_28_n_0
    SLICE_X7Y126         LUT5 (Prop_lut5_I3_O)        0.124    13.049 r  nolabel_line59/nolabel_line47/vga[3]_i_17/O
                         net (fo=1, routed)           0.772    13.821    nolabel_line59/nolabel_line47/vga[3]_i_17_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I2_O)        0.124    13.945 r  nolabel_line59/nolabel_line47/vga[3]_i_11/O
                         net (fo=1, routed)           0.493    14.438    nolabel_line59/nolabel_line47/vga[3]_i_11_n_0
    SLICE_X7Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.562 r  nolabel_line59/nolabel_line47/vga[3]_i_4/O
                         net (fo=1, routed)           0.908    15.470    nolabel_line59/nolabel_line47/vga[3]_i_4_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I1_O)        0.124    15.594 f  nolabel_line59/nolabel_line47/vga[8]_i_4_comp_6/O
                         net (fo=1, routed)           0.879    16.473    nolabel_line59/nolabel_line47/vga[8]_i_4_n_0_repN_2
    SLICE_X6Y144         LUT6 (Prop_lut6_I5_O)        0.124    16.597 r  nolabel_line59/nolabel_line47/vga[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.597    nolabel_line59/nolabel_line47_n_58
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590     8.324    nolabel_line59/CLK
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/C
                         clock pessimism              0.078     8.402    
                         clock uncertainty           -0.114     8.288    
    SLICE_X6Y144         FDSE (Setup_fdse_C_D)        0.081     8.369    nolabel_line59/vga_reg[3]
  -------------------------------------------------------------------
                         required time                          8.369    
                         arrival time                         -16.597    
  -------------------------------------------------------------------
                         slack                                 -8.229    

Slack (VIOLATED) :        -7.819ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.269ns  (logic 4.250ns (29.785%)  route 10.019ns (70.215%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.234 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.437    11.742    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X9Y128         LUT6 (Prop_lut6_I3_O)        0.124    11.866 f  nolabel_line59/nolabel_line47/vga[10]_i_98/O
                         net (fo=3, routed)           0.678    12.544    nolabel_line59/nolabel_line47/vga[10]_i_98_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    12.668 f  nolabel_line59/nolabel_line47/vga[10]_i_81/O
                         net (fo=1, routed)           0.340    13.008    nolabel_line59/nolabel_line47/vga[10]_i_81_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124    13.132 f  nolabel_line59/nolabel_line47/vga[10]_i_33/O
                         net (fo=2, routed)           1.173    14.305    nolabel_line59/nolabel_line47/vga[10]_i_33_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.429 f  nolabel_line59/nolabel_line47/vga[10]_i_10/O
                         net (fo=2, routed)           0.898    15.327    nolabel_line59/nolabel_line47/vga[10]_i_10_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124    15.451 r  nolabel_line59/nolabel_line47/vga[10]_i_2/O
                         net (fo=2, routed)           0.521    15.972    nolabel_line59/nolabel_line47_n_55
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.500     8.234    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.078     8.312    
                         clock uncertainty           -0.114     8.198    
    SLICE_X8Y130         FDSE (Setup_fdse_C_D)       -0.045     8.153    nolabel_line59/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -7.819    

Slack (VIOLATED) :        -7.586ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 4.250ns (29.943%)  route 9.943ns (70.057%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 8.318 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.232    11.537    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.124    11.661 r  nolabel_line59/nolabel_line47/vga[10]_i_51/O
                         net (fo=3, routed)           1.431    13.092    nolabel_line59/nolabel_line47/vga[10]_i_51_n_0
    SLICE_X11Y126        LUT6 (Prop_lut6_I1_O)        0.124    13.216 r  nolabel_line59/nolabel_line47/vga[10]_i_25/O
                         net (fo=1, routed)           0.951    14.167    nolabel_line59/nolabel_line47/vga[10]_i_25_n_0
    SLICE_X11Y130        LUT6 (Prop_lut6_I0_O)        0.124    14.291 r  nolabel_line59/nolabel_line47/vga[10]_i_9/O
                         net (fo=2, routed)           0.689    14.980    nolabel_line59/nolabel_line47/vga[10]_i_9_n_0
    SLICE_X9Y134         LUT6 (Prop_lut6_I2_O)        0.124    15.104 r  nolabel_line59/nolabel_line47/vga[2]_i_2/O
                         net (fo=1, routed)           0.668    15.772    nolabel_line59/nolabel_line47/vga[2]_i_2_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I1_O)        0.124    15.896 r  nolabel_line59/nolabel_line47/vga[2]_i_1/O
                         net (fo=1, routed)           0.000    15.896    nolabel_line59/nolabel_line47_n_59
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.584     8.318    nolabel_line59/CLK
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/C
                         clock pessimism              0.078     8.396    
                         clock uncertainty           -0.114     8.282    
    SLICE_X7Y134         FDSE (Setup_fdse_C_D)        0.029     8.311    nolabel_line59/vga_reg[2]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                 -7.586    

Slack (VIOLATED) :        -7.177ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.748ns  (logic 4.250ns (30.913%)  route 9.498ns (69.087%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 8.234 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.437    11.742    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X9Y128         LUT6 (Prop_lut6_I3_O)        0.124    11.866 f  nolabel_line59/nolabel_line47/vga[10]_i_98/O
                         net (fo=3, routed)           0.678    12.544    nolabel_line59/nolabel_line47/vga[10]_i_98_n_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    12.668 f  nolabel_line59/nolabel_line47/vga[10]_i_81/O
                         net (fo=1, routed)           0.340    13.008    nolabel_line59/nolabel_line47/vga[10]_i_81_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I5_O)        0.124    13.132 f  nolabel_line59/nolabel_line47/vga[10]_i_33/O
                         net (fo=2, routed)           1.173    14.305    nolabel_line59/nolabel_line47/vga[10]_i_33_n_0
    SLICE_X6Y130         LUT6 (Prop_lut6_I2_O)        0.124    14.429 f  nolabel_line59/nolabel_line47/vga[10]_i_10/O
                         net (fo=2, routed)           0.898    15.327    nolabel_line59/nolabel_line47/vga[10]_i_10_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I3_O)        0.124    15.451 r  nolabel_line59/nolabel_line47/vga[10]_i_2/O
                         net (fo=2, routed)           0.000    15.451    nolabel_line59/nolabel_line47_n_55
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.500     8.234    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/C
                         clock pessimism              0.078     8.312    
                         clock uncertainty           -0.114     8.198    
    SLICE_X8Y130         FDSE (Setup_fdse_C_D)        0.077     8.275    nolabel_line59/vga_reg[10]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                         -15.451    
  -------------------------------------------------------------------
                         slack                                 -7.177    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 4.250ns (32.340%)  route 8.891ns (67.660%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.531    11.836    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124    11.960 f  nolabel_line59/nolabel_line47/vga[9]_i_56/O
                         net (fo=1, routed)           0.795    12.755    nolabel_line59/nolabel_line47/vga[9]_i_56_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.879 r  nolabel_line59/nolabel_line47/vga[9]_i_49/O
                         net (fo=1, routed)           0.777    13.656    nolabel_line59/nolabel_line47/vga[9]_i_49_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    13.780 r  nolabel_line59/nolabel_line47/vga[9]_i_19/O
                         net (fo=1, routed)           0.290    14.070    nolabel_line59/nolabel_line47/vga[9]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.194 r  nolabel_line59/nolabel_line47/vga[9]_i_3/O
                         net (fo=1, routed)           0.151    14.345    nolabel_line59/nolabel_line47/vga[9]_i_3_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I1_O)        0.124    14.469 r  nolabel_line59/nolabel_line47/vga[9]_i_1/O
                         net (fo=2, routed)           0.376    14.844    nolabel_line59/nolabel_line47_n_63
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494     8.228    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]/C
                         clock pessimism              0.078     8.306    
                         clock uncertainty           -0.114     8.192    
    SLICE_X9Y124         FDRE (Setup_fdre_C_R)       -0.429     7.763    nolabel_line59/vga_reg[9]
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[9]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.141ns  (logic 4.250ns (32.340%)  route 8.891ns (67.660%))
  Logic Levels:           17  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/x_counter_reg[3]/Q
                         net (fo=14, routed)          0.314     2.473    nolabel_line59/nolabel_line47/x_counter[3]
    SLICE_X5Y115         LUT2 (Prop_lut2_I0_O)        0.124     2.597 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8/O
                         net (fo=2, routed)           0.730     3.326    nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_8_n_0
    SLICE_X7Y115         LUT6 (Prop_lut6_I5_O)        0.124     3.450 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_1/O
                         net (fo=2, routed)           0.509     3.960    nolabel_line59/nolabel_line47/DI[2]
    SLICE_X6Y115         LUT5 (Prop_lut5_I0_O)        0.124     4.084 r  nolabel_line59/nolabel_line47/launch_x0__1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.084    nolabel_line59/nolabel_line47_n_91
    SLICE_X6Y115         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.460 r  nolabel_line59/launch_x0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.460    nolabel_line59/launch_x0__1_carry__0_n_0
    SLICE_X6Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.775 r  nolabel_line59/launch_x0__1_carry__1/O[3]
                         net (fo=40, routed)          0.837     5.611    nolabel_line59/launch_x0__1_carry__1_n_4
    SLICE_X2Y117         LUT2 (Prop_lut2_I1_O)        0.307     5.918 r  nolabel_line59/launch_x0__40_carry_i_3/O
                         net (fo=1, routed)           0.000     5.918    nolabel_line59/launch_x0__40_carry_i_3_n_0
    SLICE_X2Y117         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.451 r  nolabel_line59/launch_x0__40_carry/CO[3]
                         net (fo=1, routed)           0.000     6.451    nolabel_line59/launch_x0__40_carry_n_0
    SLICE_X2Y118         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.766 r  nolabel_line59/launch_x0__40_carry__0/O[3]
                         net (fo=31, routed)          0.735     7.502    nolabel_line59/nolabel_line47/vga_reg[0]_0[3]
    SLICE_X3Y118         LUT4 (Prop_lut4_I2_O)        0.307     7.809 r  nolabel_line59/nolabel_line47/launch_x0__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.809    nolabel_line59/nolabel_line47_n_109
    SLICE_X3Y118         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.210 r  nolabel_line59/launch_x0__60_carry__0/CO[3]
                         net (fo=30, routed)          0.809     9.018    nolabel_line59/nolabel_line47/CO[0]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.124     9.142 r  nolabel_line59/nolabel_line47/vga[10]_i_14/O
                         net (fo=34, routed)          1.039    10.181    nolabel_line59/nolabel_line47/vga[10]_i_14_n_0
    SLICE_X7Y133         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  nolabel_line59/nolabel_line47/vga[9]_i_30/O
                         net (fo=110, routed)         1.531    11.836    nolabel_line59/nolabel_line47/x_counter_reg[11]_5
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.124    11.960 f  nolabel_line59/nolabel_line47/vga[9]_i_56/O
                         net (fo=1, routed)           0.795    12.755    nolabel_line59/nolabel_line47/vga[9]_i_56_n_0
    SLICE_X12Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.879 r  nolabel_line59/nolabel_line47/vga[9]_i_49/O
                         net (fo=1, routed)           0.777    13.656    nolabel_line59/nolabel_line47/vga[9]_i_49_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    13.780 r  nolabel_line59/nolabel_line47/vga[9]_i_19/O
                         net (fo=1, routed)           0.290    14.070    nolabel_line59/nolabel_line47/vga[9]_i_19_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I5_O)        0.124    14.194 r  nolabel_line59/nolabel_line47/vga[9]_i_3/O
                         net (fo=1, routed)           0.151    14.345    nolabel_line59/nolabel_line47/vga[9]_i_3_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I1_O)        0.124    14.469 r  nolabel_line59/nolabel_line47/vga[9]_i_1/O
                         net (fo=2, routed)           0.376    14.844    nolabel_line59/nolabel_line47_n_63
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494     8.228    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.078     8.306    
                         clock uncertainty           -0.114     8.192    
    SLICE_X9Y124         FDRE (Setup_fdre_C_R)       -0.429     7.763    nolabel_line59/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.763    
                         arrival time                         -14.844    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -6.666ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.731ns  (logic 4.398ns (34.545%)  route 8.333ns (65.455%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 8.324 - 6.734 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.698     1.698    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  nolabel_line59/nolabel_line47/y_counter_reg[2]/Q
                         net (fo=19, routed)          1.028     3.145    nolabel_line59/nolabel_line47/Q[2]
    SLICE_X5Y120         LUT3 (Prop_lut3_I0_O)        0.296     3.441 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_10/O
                         net (fo=2, routed)           0.416     3.857    nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_10_n_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.981 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.499     4.480    nolabel_line59/nolabel_line47/y_counter_reg[8]_0[2]
    SLICE_X4Y120         LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.604    nolabel_line59/nolabel_line47_n_118
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.002 r  nolabel_line59/launch_y0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.002    nolabel_line59/launch_y0__1_carry__1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.336 r  nolabel_line59/launch_y0__1_carry__2/O[1]
                         net (fo=21, routed)          0.738     6.073    nolabel_line59/launch_y0__1_carry__2_n_6
    SLICE_X3Y121         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     6.759 r  nolabel_line59/launch_y0__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.759    nolabel_line59/launch_y0__37_carry_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.093 r  nolabel_line59/launch_y0__37_carry__0/O[1]
                         net (fo=3, routed)           0.586     7.679    nolabel_line59/nolabel_line47/vga_reg[0]_2[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.303     7.982 r  nolabel_line59/nolabel_line47/launch_y0__54_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.982    nolabel_line59/nolabel_line47_n_131
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.556 f  nolabel_line59/launch_y0__54_carry__0/CO[2]
                         net (fo=25, routed)          0.619     9.175    nolabel_line59/nolabel_line47/vga_reg[0]_7[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.310     9.485 r  nolabel_line59/nolabel_line47/vga[10]_i_16/O
                         net (fo=41, routed)          0.774    10.259    nolabel_line59/nolabel_line47/vga[10]_i_16_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I1_O)        0.124    10.383 r  nolabel_line59/nolabel_line47/vga[9]_i_28/O
                         net (fo=11, routed)          1.286    11.670    nolabel_line59/nolabel_line47/vga[9]_i_28_n_0
    SLICE_X13Y126        LUT5 (Prop_lut5_I0_O)        0.124    11.794 r  nolabel_line59/nolabel_line47/vga[9]_i_25/O
                         net (fo=3, routed)           0.768    12.562    nolabel_line59/nolabel_line47/vga[9]_i_25_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.686 f  nolabel_line59/nolabel_line47/vga[9]_i_7/O
                         net (fo=2, routed)           0.529    13.215    nolabel_line90/vga_reg[1]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.124    13.339 r  nolabel_line90/vga[8]_i_1/O
                         net (fo=3, routed)           1.091    14.429    nolabel_line59/SR[1]
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590     8.324    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
                         clock pessimism              0.078     8.402    
                         clock uncertainty           -0.114     8.288    
    SLICE_X6Y143         FDRE (Setup_fdre_C_R)       -0.524     7.764    nolabel_line59/vga_reg[8]
  -------------------------------------------------------------------
                         required time                          7.764    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                 -6.666    

Slack (VIOLATED) :        -6.571ns  (required time - arrival time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/vga_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.731ns  (logic 4.398ns (34.545%)  route 8.333ns (65.455%))
  Logic Levels:           14  (CARRY4=5 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 8.324 - 6.734 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.698     1.698    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.419     2.117 r  nolabel_line59/nolabel_line47/y_counter_reg[2]/Q
                         net (fo=19, routed)          1.028     3.145    nolabel_line59/nolabel_line47/Q[2]
    SLICE_X5Y120         LUT3 (Prop_lut3_I0_O)        0.296     3.441 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_10/O
                         net (fo=2, routed)           0.416     3.857    nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_10_n_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I4_O)        0.124     3.981 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.499     4.480    nolabel_line59/nolabel_line47/y_counter_reg[8]_0[2]
    SLICE_X4Y120         LUT6 (Prop_lut6_I0_O)        0.124     4.604 r  nolabel_line59/nolabel_line47/launch_y0__1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     4.604    nolabel_line59/nolabel_line47_n_118
    SLICE_X4Y120         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.002 r  nolabel_line59/launch_y0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.002    nolabel_line59/launch_y0__1_carry__1_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.336 r  nolabel_line59/launch_y0__1_carry__2/O[1]
                         net (fo=21, routed)          0.738     6.073    nolabel_line59/launch_y0__1_carry__2_n_6
    SLICE_X3Y121         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     6.759 r  nolabel_line59/launch_y0__37_carry/CO[3]
                         net (fo=1, routed)           0.000     6.759    nolabel_line59/launch_y0__37_carry_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.093 r  nolabel_line59/launch_y0__37_carry__0/O[1]
                         net (fo=3, routed)           0.586     7.679    nolabel_line59/nolabel_line47/vga_reg[0]_2[1]
    SLICE_X2Y122         LUT4 (Prop_lut4_I2_O)        0.303     7.982 r  nolabel_line59/nolabel_line47/launch_y0__54_carry__0_i_5/O
                         net (fo=1, routed)           0.000     7.982    nolabel_line59/nolabel_line47_n_131
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.556 f  nolabel_line59/launch_y0__54_carry__0/CO[2]
                         net (fo=25, routed)          0.619     9.175    nolabel_line59/nolabel_line47/vga_reg[0]_7[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.310     9.485 r  nolabel_line59/nolabel_line47/vga[10]_i_16/O
                         net (fo=41, routed)          0.774    10.259    nolabel_line59/nolabel_line47/vga[10]_i_16_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I1_O)        0.124    10.383 r  nolabel_line59/nolabel_line47/vga[9]_i_28/O
                         net (fo=11, routed)          1.286    11.670    nolabel_line59/nolabel_line47/vga[9]_i_28_n_0
    SLICE_X13Y126        LUT5 (Prop_lut5_I0_O)        0.124    11.794 r  nolabel_line59/nolabel_line47/vga[9]_i_25/O
                         net (fo=3, routed)           0.768    12.562    nolabel_line59/nolabel_line47/vga[9]_i_25_n_0
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    12.686 f  nolabel_line59/nolabel_line47/vga[9]_i_7/O
                         net (fo=2, routed)           0.529    13.215    nolabel_line90/vga_reg[1]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.124    13.339 r  nolabel_line90/vga[8]_i_1/O
                         net (fo=3, routed)           1.091    14.429    nolabel_line59/SR[1]
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     6.734 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680     8.414    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.720 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.643    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.734 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590     8.324    nolabel_line59/CLK
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/C
                         clock pessimism              0.078     8.402    
                         clock uncertainty           -0.114     8.288    
    SLICE_X7Y143         FDRE (Setup_fdre_C_R)       -0.429     7.859    nolabel_line59/vga_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                         -14.429    
  -------------------------------------------------------------------
                         slack                                 -6.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/in_display_area_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.145%)  route 0.158ns (45.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.591    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     0.732 f  nolabel_line59/nolabel_line47/y_counter_reg[6]/Q
                         net (fo=25, routed)          0.158     0.889    nolabel_line59/nolabel_line47/y_counter[6]
    SLICE_X5Y119         LUT6 (Prop_lut6_I4_O)        0.045     0.934 r  nolabel_line59/nolabel_line47/in_display_area_i_1/O
                         net (fo=1, routed)           0.000     0.934    nolabel_line59/nolabel_line47/in_display_area0
    SLICE_X5Y119         FDRE                                         r  nolabel_line59/nolabel_line47/in_display_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.859     0.859    nolabel_line59/nolabel_line47/CLK
    SLICE_X5Y119         FDRE                                         r  nolabel_line59/nolabel_line47/in_display_area_reg/C
                         clock pessimism             -0.256     0.604    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     0.695    nolabel_line59/nolabel_line47/in_display_area_reg
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.897%)  route 0.172ns (48.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592     0.592    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  nolabel_line59/nolabel_line47/y_counter_reg[7]/Q
                         net (fo=25, routed)          0.172     0.905    nolabel_line59/nolabel_line47/y_counter[7]
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.045     0.950 r  nolabel_line59/nolabel_line47/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.950    nolabel_line59/nolabel_line47/p_0_in[10]
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[10]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.092     0.697    nolabel_line59/nolabel_line47/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.189ns (45.079%)  route 0.230ns (54.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.590    nolabel_line59/nolabel_line47/CLK
    SLICE_X5Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  nolabel_line59/nolabel_line47/y_counter_reg[0]/Q
                         net (fo=21, routed)          0.230     0.961    nolabel_line59/nolabel_line47/Q[0]
    SLICE_X3Y120         LUT5 (Prop_lut5_I2_O)        0.048     1.009 r  nolabel_line59/nolabel_line47/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.009    nolabel_line59/nolabel_line47/p_0_in[4]
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[4]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.107     0.735    nolabel_line59/nolabel_line47/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.576%)  route 0.231ns (55.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.590    nolabel_line59/nolabel_line47/CLK
    SLICE_X5Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  nolabel_line59/nolabel_line47/y_counter_reg[0]/Q
                         net (fo=21, routed)          0.231     0.962    nolabel_line59/nolabel_line47/Q[0]
    SLICE_X3Y120         LUT6 (Prop_lut6_I3_O)        0.045     1.007 r  nolabel_line59/nolabel_line47/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.007    nolabel_line59/nolabel_line47/p_0_in[5]
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[5]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.092     0.720    nolabel_line59/nolabel_line47/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.683%)  route 0.230ns (55.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.590     0.590    nolabel_line59/nolabel_line47/CLK
    SLICE_X5Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  nolabel_line59/nolabel_line47/y_counter_reg[0]/Q
                         net (fo=21, routed)          0.230     0.961    nolabel_line59/nolabel_line47/Q[0]
    SLICE_X3Y120         LUT4 (Prop_lut4_I3_O)        0.045     1.006 r  nolabel_line59/nolabel_line47/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.006    nolabel_line59/nolabel_line47/p_0_in[3]
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[3]/C
                         clock pessimism             -0.234     0.628    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     0.719    nolabel_line59/nolabel_line47/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.781%)  route 0.239ns (56.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.591     0.591    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  nolabel_line59/nolabel_line47/y_counter_reg[6]/Q
                         net (fo=25, routed)          0.239     0.971    nolabel_line59/nolabel_line47/y_counter[6]
    SLICE_X3Y119         LUT6 (Prop_lut6_I1_O)        0.045     1.016 r  nolabel_line59/nolabel_line47/y_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.016    nolabel_line59/nolabel_line47/p_0_in[7]
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.862     0.862    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/C
                         clock pessimism             -0.234     0.629    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.092     0.721    nolabel_line59/nolabel_line47/y_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.187ns (41.797%)  route 0.260ns (58.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592     0.592    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  nolabel_line59/nolabel_line47/y_counter_reg[7]/Q
                         net (fo=25, routed)          0.260     0.993    nolabel_line59/nolabel_line47/y_counter[7]
    SLICE_X2Y120         LUT5 (Prop_lut5_I1_O)        0.046     1.039 r  nolabel_line59/nolabel_line47/y_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.039    nolabel_line59/nolabel_line47/y_counter[9]_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X2Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[9]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.131     0.736    nolabel_line59/nolabel_line47/y_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.667%)  route 0.260ns (58.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592     0.592    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  nolabel_line59/nolabel_line47/y_counter_reg[7]/Q
                         net (fo=25, routed)          0.260     0.993    nolabel_line59/nolabel_line47/y_counter[7]
    SLICE_X2Y120         LUT4 (Prop_lut4_I1_O)        0.045     1.038 r  nolabel_line59/nolabel_line47/y_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.038    nolabel_line59/nolabel_line47/y_counter[8]_i_1_n_0
    SLICE_X2Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.861     0.861    nolabel_line59/nolabel_line47/CLK
    SLICE_X2Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[8]/C
                         clock pessimism             -0.257     0.605    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.120     0.725    nolabel_line59/nolabel_line47/y_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/x_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/x_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.252ns (59.707%)  route 0.170ns (40.293%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.595     0.595    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  nolabel_line59/nolabel_line47/x_counter_reg[2]/Q
                         net (fo=14, routed)          0.170     0.906    nolabel_line59/nolabel_line47/x_counter_reg[2]_0[2]
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.017 r  nolabel_line59/nolabel_line47/x_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.017    nolabel_line59/nolabel_line47/x_counter_reg[0]_i_2_n_5
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.863     0.863    nolabel_line59/nolabel_line47/CLK
    SLICE_X4Y115         FDRE                                         r  nolabel_line59/nolabel_line47/x_counter_reg[2]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.105     0.700    nolabel_line59/nolabel_line47/x_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 nolabel_line59/nolabel_line47/y_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            nolabel_line59/nolabel_line47/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.739%)  route 0.271ns (59.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.592     0.592    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y119         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  nolabel_line59/nolabel_line47/y_counter_reg[7]/Q
                         net (fo=25, routed)          0.271     1.003    nolabel_line59/nolabel_line47/y_counter[7]
    SLICE_X5Y120         LUT6 (Prop_lut6_I2_O)        0.045     1.048 r  nolabel_line59/nolabel_line47/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.048    nolabel_line59/nolabel_line47/y_counter[1]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.858     0.858    nolabel_line59/nolabel_line47/CLK
    SLICE_X5Y120         FDRE                                         r  nolabel_line59/nolabel_line47/y_counter_reg[1]/C
                         clock pessimism             -0.234     0.625    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.091     0.716    nolabel_line59/nolabel_line47/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { nolabel_line57/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1    nolabel_line57/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y127     nolabel_line59/vga_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X8Y130     nolabel_line59/vga_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X8Y130     nolabel_line59/vga_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X4Y134     nolabel_line59/vga_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X6Y125     nolabel_line59/vga_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X7Y134     nolabel_line59/vga_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X6Y144     nolabel_line59/vga_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y127     nolabel_line59/vga_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y127     nolabel_line59/vga_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y127     nolabel_line59/vga_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y134     nolabel_line59/vga_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y134     nolabel_line59/vga_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y125     nolabel_line59/vga_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y125     nolabel_line59/vga_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y127     nolabel_line59/vga_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y127     nolabel_line59/vga_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X8Y130     nolabel_line59/vga_reg[10]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y134     nolabel_line59/vga_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X4Y134     nolabel_line59/vga_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y125     nolabel_line59/vga_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X6Y125     nolabel_line59/vga_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    nolabel_line57/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          413  Failing Endpoints,  Worst Slack      -11.123ns,  Total Violation    -4493.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[24][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.877ns  (logic 12.685ns (60.761%)  route 8.192ns (39.239%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.971    26.126    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_x_reg[24][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.512    14.949    nolabel_line72/CLK100MHZ
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_x_reg[24][2]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y149        FDRE (Setup_fdre_C_CE)      -0.169    15.003    nolabel_line72/snake_x_reg[24][2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -26.126    
  -------------------------------------------------------------------
                         slack                                -11.123    

Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.877ns  (logic 12.685ns (60.761%)  route 8.192ns (39.239%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.971    26.126    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_x_reg[3][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.512    14.949    nolabel_line72/CLK100MHZ
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_x_reg[3][1]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y149        FDRE (Setup_fdre_C_CE)      -0.169    15.003    nolabel_line72/snake_x_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -26.126    
  -------------------------------------------------------------------
                         slack                                -11.123    

Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_y_reg[22][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.877ns  (logic 12.685ns (60.761%)  route 8.192ns (39.239%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.971    26.126    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[22][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.512    14.949    nolabel_line72/CLK100MHZ
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[22][1]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y149        FDRE (Setup_fdre_C_CE)      -0.169    15.003    nolabel_line72/snake_y_reg[22][1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -26.126    
  -------------------------------------------------------------------
                         slack                                -11.123    

Slack (VIOLATED) :        -11.123ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_y_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.877ns  (logic 12.685ns (60.761%)  route 8.192ns (39.239%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.971    26.126    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.512    14.949    nolabel_line72/CLK100MHZ
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[2][3]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X12Y149        FDRE (Setup_fdre_C_CE)      -0.169    15.003    nolabel_line72/snake_y_reg[2][3]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -26.126    
  -------------------------------------------------------------------
                         slack                                -11.123    

Slack (VIOLATED) :        -11.110ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.607ns  (logic 12.685ns (61.558%)  route 7.922ns (38.442%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.701    25.856    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.515    14.952    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[16]/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.429    14.746    nolabel_line72/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -11.110    

Slack (VIOLATED) :        -11.110ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.607ns  (logic 12.685ns (61.558%)  route 7.922ns (38.442%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.701    25.856    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.515    14.952    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[17]/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.429    14.746    nolabel_line72/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -11.110    

Slack (VIOLATED) :        -11.110ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.607ns  (logic 12.685ns (61.558%)  route 7.922ns (38.442%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.701    25.856    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.515    14.952    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[18]/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.429    14.746    nolabel_line72/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -11.110    

Slack (VIOLATED) :        -11.110ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.607ns  (logic 12.685ns (61.558%)  route 7.922ns (38.442%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.701    25.856    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.515    14.952    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[19]/C
                         clock pessimism              0.259    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X11Y148        FDRE (Setup_fdre_C_R)       -0.429    14.746    nolabel_line72/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -11.110    

Slack (VIOLATED) :        -11.078ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 12.685ns (60.697%)  route 8.214ns (39.303%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    26.148    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686    15.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[10][4]/C
                         clock pessimism              0.187    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X21Y150        FDRE (Setup_fdre_C_CE)      -0.205    15.070    nolabel_line72/snake_x_reg[10][4]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -26.148    
  -------------------------------------------------------------------
                         slack                                -11.078    

Slack (VIOLATED) :        -11.078ns  (required time - arrival time)
  Source:                 nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[15][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.899ns  (logic 12.685ns (60.697%)  route 8.214ns (39.303%))
  Logic Levels:           23  (CARRY4=17 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns = ( 15.123 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.632     5.249    nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X9Y143         FDRE                                         r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y143         FDRE (Prop_fdre_C_Q)         0.456     5.705 r  nolabel_line120/nolabel_line34/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=17, routed)          0.845     6.550    nolabel_line120/bbstub_Q[2][12]
    SLICE_X8Y144         LUT4 (Prop_lut4_I2_O)        0.124     6.674 r  nolabel_line120/scores_bcd2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.674    nolabel_line72/count3_i_24_0[1]
    SLICE_X8Y144         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.207 r  nolabel_line72/scores_bcd2__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.207    nolabel_line72/scores_bcd2__0_carry_n_0
    SLICE_X8Y145         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.426 r  nolabel_line72/scores_bcd2__0_carry__0/O[0]
                         net (fo=1, routed)           0.623     8.050    nolabel_line72/scores_bcd2__0_carry__0_n_7
    SLICE_X9Y145         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     8.895 r  nolabel_line72/count3_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.895    nolabel_line72/count3_i_13_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.229 r  nolabel_line72/count3_i_12/O[1]
                         net (fo=1, routed)           0.722     9.951    nolabel_line72/C[13]
    SLICE_X13Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    10.655 r  nolabel_line72/count3_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.655    nolabel_line72/count3_i_6_n_0
    SLICE_X13Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.877 r  nolabel_line72/count3_i_5/O[0]
                         net (fo=1, routed)           0.440    11.316    nolabel_line72/PCOUT[14]
    SLICE_X12Y147        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.877    12.193 r  nolabel_line72/count3_i_1/O[2]
                         net (fo=1, routed)           0.560    12.753    nolabel_line72/B[15]
    DSP48_X0Y58          DSP48E1 (Prop_dsp48e1_A[15]_P[2])
                                                      4.018    16.771 r  nolabel_line72/count3/P[2]
                         net (fo=7, routed)           1.020    17.791    nolabel_line72/count3_n_103
    SLICE_X10Y145        LUT5 (Prop_lut5_I0_O)        0.124    17.915 r  nolabel_line72/count2__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    17.915    nolabel_line72/count2__0_carry__0_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.448 r  nolabel_line72/count2__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.448    nolabel_line72/count2__0_carry__0_n_0
    SLICE_X10Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.565 r  nolabel_line72/count2__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.565    nolabel_line72/count2__0_carry__1_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.682 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.682    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.901 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701    19.602    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    20.429 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000    20.429    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.763 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    21.592    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    21.895 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    21.895    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.428 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    22.428    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.545 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.545    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.868 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    23.614    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    23.920 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    23.920    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    24.296 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    25.031    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    25.155 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    26.148    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426    11.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686    15.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][3]/C
                         clock pessimism              0.187    15.311    
                         clock uncertainty           -0.035    15.275    
    SLICE_X21Y150        FDRE (Setup_fdre_C_CE)      -0.205    15.070    nolabel_line72/snake_x_reg[15][3]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -26.148    
  -------------------------------------------------------------------
                         slack                                -11.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line72/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.572     1.506    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line72/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.768    nolabel_line72/count_reg[19]
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  nolabel_line72/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    nolabel_line72/count_reg[16]_i_1_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  nolabel_line72/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.967    nolabel_line72/count_reg[20]_i_1_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.021 r  nolabel_line72/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.021    nolabel_line72/count_reg[24]_i_1_n_7
    SLICE_X11Y150        FDRE                                         r  nolabel_line72/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.929     2.109    nolabel_line72/CLK100MHZ
    SLICE_X11Y150        FDRE                                         r  nolabel_line72/count_reg[24]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.105     1.964    nolabel_line72/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.135%)  route 0.193ns (50.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.683     1.618    nolabel_line72/CLK100MHZ
    SLICE_X3Y151         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  nolabel_line72/snake_piece_is_display_reg[10]/Q
                         net (fo=4, routed)           0.193     1.951    nolabel_line72/snake_piece_is_display_reg[31]_0[7]
    SLICE_X2Y148         LUT4 (Prop_lut4_I3_O)        0.045     1.996 r  nolabel_line72/snake_piece_is_display[11]_i_1/O
                         net (fo=1, routed)           0.000     1.996    nolabel_line72/p_3_in[11]
    SLICE_X2Y148         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.873     2.054    nolabel_line72/CLK100MHZ
    SLICE_X2Y148         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[11]/C
                         clock pessimism             -0.251     1.803    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.120     1.923    nolabel_line72/snake_piece_is_display_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_origin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.278%)  route 0.358ns (71.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.570     1.504    nolabel_line72/CLK100MHZ
    SLICE_X11Y142        FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y142        FDRE (Prop_fdre_C_Q)         0.141     1.645 r  nolabel_line72/snake_piece_is_display_reg[4]/Q
                         net (fo=4, routed)           0.358     2.003    nolabel_line72/snake_piece_is_display[4]
    SLICE_X9Y153         FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.928     2.108    nolabel_line72/CLK100MHZ
    SLICE_X9Y153         FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[4]/C
                         clock pessimism             -0.251     1.858    
    SLICE_X9Y153         FDRE (Hold_fdre_C_D)         0.070     1.928    nolabel_line72/snake_piece_is_display_origin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_y_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_y_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.164ns (33.004%)  route 0.333ns (66.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.572     1.506    nolabel_line72/CLK100MHZ
    SLICE_X8Y147         FDRE                                         r  nolabel_line72/snake_y_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  nolabel_line72/snake_y_reg[10][2]/Q
                         net (fo=4, routed)           0.333     2.003    nolabel_line72/snake_y_temp[62]
    SLICE_X12Y154        FDRE                                         r  nolabel_line72/snake_y_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.928     2.108    nolabel_line72/CLK100MHZ
    SLICE_X12Y154        FDRE                                         r  nolabel_line72/snake_y_reg[11][2]/C
                         clock pessimism             -0.251     1.858    
    SLICE_X12Y154        FDRE (Hold_fdre_C_D)         0.063     1.921    nolabel_line72/snake_y_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_x_reg[1][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.382%)  route 0.313ns (65.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.600     1.534    nolabel_line72/CLK100MHZ
    SLICE_X6Y149         FDSE                                         r  nolabel_line72/snake_x_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDSE (Prop_fdse_C_Q)         0.164     1.698 r  nolabel_line72/snake_x_reg[1][1]/Q
                         net (fo=3, routed)           0.313     2.011    nolabel_line72/snake_x_reg[31][4]_0[7]
    SLICE_X9Y152         FDRE                                         r  nolabel_line72/snake_x_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.929     2.109    nolabel_line72/CLK100MHZ
    SLICE_X9Y152         FDRE                                         r  nolabel_line72/snake_x_reg[2][1]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X9Y152         FDRE (Hold_fdre_C_D)         0.070     1.929    nolabel_line72/snake_x_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line72/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.040%)  route 0.121ns (21.960%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.572     1.506    nolabel_line72/CLK100MHZ
    SLICE_X11Y148        FDRE                                         r  nolabel_line72/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y148        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  nolabel_line72/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.768    nolabel_line72/count_reg[19]
    SLICE_X11Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.928 r  nolabel_line72/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    nolabel_line72/count_reg[16]_i_1_n_0
    SLICE_X11Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.967 r  nolabel_line72/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.967    nolabel_line72/count_reg[20]_i_1_n_0
    SLICE_X11Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.057 r  nolabel_line72/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.057    nolabel_line72/count_reg[24]_i_1_n_6
    SLICE_X11Y150        FDRE                                         r  nolabel_line72/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.929     2.109    nolabel_line72/CLK100MHZ
    SLICE_X11Y150        FDRE                                         r  nolabel_line72/count_reg[25]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X11Y150        FDRE (Hold_fdre_C_D)         0.105     1.964    nolabel_line72/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_x_reg[29][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_x_reg[30][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.573%)  route 0.355ns (68.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.571     1.505    nolabel_line72/CLK100MHZ
    SLICE_X8Y144         FDRE                                         r  nolabel_line72/snake_x_reg[29][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  nolabel_line72/snake_x_reg[29][1]/Q
                         net (fo=4, routed)           0.355     2.025    nolabel_line72/snake_x_temp[175]
    SLICE_X12Y154        FDRE                                         r  nolabel_line72/snake_x_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.928     2.108    nolabel_line72/CLK100MHZ
    SLICE_X12Y154        FDRE                                         r  nolabel_line72/snake_x_reg[30][1]/C
                         clock pessimism             -0.251     1.858    
    SLICE_X12Y154        FDRE (Hold_fdre_C_D)         0.059     1.917    nolabel_line72/snake_x_reg[30][1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.681     1.616    nolabel_line72/CLK100MHZ
    SLICE_X7Y153         FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y153         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  nolabel_line72/snake_piece_is_display_origin_reg[28]/Q
                         net (fo=1, routed)           0.056     1.813    nolabel_line72/snake_piece_is_display_origin[28]
    SLICE_X6Y153         LUT4 (Prop_lut4_I0_O)        0.045     1.858 r  nolabel_line72/snake_piece_is_display[28]_i_1/O
                         net (fo=1, routed)           0.000     1.858    nolabel_line72/p_3_in[28]
    SLICE_X6Y153         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.958     2.138    nolabel_line72/CLK100MHZ
    SLICE_X6Y153         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[28]/C
                         clock pessimism             -0.510     1.629    
    SLICE_X6Y153         FDRE (Hold_fdre_C_D)         0.120     1.749    nolabel_line72/snake_piece_is_display_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_y_reg[1][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_y_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.800%)  route 0.264ns (65.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.654     1.589    nolabel_line72/CLK100MHZ
    SLICE_X13Y151        FDSE                                         r  nolabel_line72/snake_y_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y151        FDSE (Prop_fdse_C_Q)         0.141     1.730 r  nolabel_line72/snake_y_reg[1][3]/Q
                         net (fo=5, routed)           0.264     1.994    nolabel_line72/snake_y_reg[31][4]_0[6]
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.843     2.023    nolabel_line72/CLK100MHZ
    SLICE_X12Y149        FDRE                                         r  nolabel_line72/snake_y_reg[2][3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.086     1.858    nolabel_line72/snake_y_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_origin_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line72/snake_piece_is_display_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.683     1.618    nolabel_line72/CLK100MHZ
    SLICE_X3Y152         FDRE                                         r  nolabel_line72/snake_piece_is_display_origin_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y152         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  nolabel_line72/snake_piece_is_display_origin_reg[12]/Q
                         net (fo=1, routed)           0.087     1.846    nolabel_line72/snake_piece_is_display_origin[12]
    SLICE_X2Y152         LUT4 (Prop_lut4_I0_O)        0.045     1.891 r  nolabel_line72/snake_piece_is_display[12]_i_1/O
                         net (fo=1, routed)           0.000     1.891    nolabel_line72/p_3_in[12]
    SLICE_X2Y152         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.960     2.140    nolabel_line72/CLK100MHZ
    SLICE_X2Y152         FDRE                                         r  nolabel_line72/snake_piece_is_display_reg[12]/C
                         clock pessimism             -0.510     1.631    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.120     1.751    nolabel_line72/snake_piece_is_display_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   nolabel_line102/next_direction_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y124   nolabel_line102/next_direction_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y132   nolabel_line112/apple_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y132   nolabel_line112/apple_x_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   nolabel_line112/apple_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   nolabel_line112/apple_x_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   nolabel_line112/apple_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y132   nolabel_line112/apple_x_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y132   nolabel_line112/apple_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   nolabel_line112/apple_x_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   nolabel_line112/apple_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y124   nolabel_line102/next_direction_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y132   nolabel_line112/apple_x_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   nolabel_line112/apple_x_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X4Y132   nolabel_line112/apple_x_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           24  Failing Endpoints,  Worst Slack       -9.736ns,  Total Violation     -177.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.736ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        5.552ns  (logic 1.138ns (20.498%)  route 4.414ns (79.502%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 1671.623 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.435ns = ( 1675.435 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.817  1675.435    nolabel_line72/CLK100MHZ
    SLICE_X10Y150        FDRE                                         r  nolabel_line72/snake_x_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.518  1675.953 r  nolabel_line72/snake_x_reg[26][0]/Q
                         net (fo=4, routed)           0.960  1676.913    nolabel_line72/snake_x_temp[156]
    SLICE_X11Y153        LUT4 (Prop_lut4_I3_O)        0.124  1677.037 f  nolabel_line72/vga[8]_i_202/O
                         net (fo=1, routed)           0.729  1677.766    nolabel_line72/vga[8]_i_202_n_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124  1677.891 f  nolabel_line72/vga[8]_i_83/O
                         net (fo=1, routed)           0.637  1678.528    nolabel_line59/nolabel_line47/vga[8]_i_11_3
    SLICE_X9Y147         LUT6 (Prop_lut6_I3_O)        0.124  1678.652 r  nolabel_line59/nolabel_line47/vga[8]_i_32/O
                         net (fo=1, routed)           0.793  1679.444    nolabel_line59/nolabel_line47/vga[8]_i_32_n_0
    SLICE_X7Y146         LUT5 (Prop_lut5_I3_O)        0.124  1679.568 r  nolabel_line59/nolabel_line47/vga[8]_i_11/O
                         net (fo=2, routed)           1.104  1680.673    nolabel_line59/nolabel_line47/vga[8]_i_11_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I2_O)        0.124  1680.797 r  nolabel_line59/nolabel_line47/vga[8]_i_2_comp_1/O
                         net (fo=2, routed)           0.190  1680.987    nolabel_line59/nolabel_line47_n_57
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590  1671.623    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
                         clock pessimism              0.000  1671.623    
                         clock uncertainty           -0.360  1671.264    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)       -0.013  1671.251    nolabel_line59/vga_reg[8]
  -------------------------------------------------------------------
                         required time                       1671.250    
                         arrival time                       -1680.987    
  -------------------------------------------------------------------
                         slack                                 -9.736    

Slack (VIOLATED) :        -9.522ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        5.434ns  (logic 1.214ns (22.341%)  route 4.220ns (77.659%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -3.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 1671.623 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.433ns = ( 1675.433 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.815  1675.433    nolabel_line72/CLK100MHZ
    SLICE_X21Y151        FDRE                                         r  nolabel_line72/snake_x_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.419  1675.852 f  nolabel_line72/snake_x_reg[15][2]/Q
                         net (fo=5, routed)           1.444  1677.296    nolabel_line59/nolabel_line47/snake_x_temp[75]
    SLICE_X6Y142         LUT5 (Prop_lut5_I4_O)        0.299  1677.595 f  nolabel_line59/nolabel_line47/vga[8]_i_244/O
                         net (fo=1, routed)           0.395  1677.990    nolabel_line59/nolabel_line47/vga[8]_i_244_n_0
    SLICE_X5Y142         LUT5 (Prop_lut5_I0_O)        0.124  1678.114 f  nolabel_line59/nolabel_line47/vga[8]_i_128/O
                         net (fo=1, routed)           0.799  1678.913    nolabel_line59/nolabel_line47/vga[8]_i_128_n_0
    SLICE_X5Y143         LUT6 (Prop_lut6_I0_O)        0.124  1679.037 r  nolabel_line59/nolabel_line47/vga[8]_i_42/O
                         net (fo=2, routed)           0.639  1679.675    nolabel_line59/nolabel_line47/vga[8]_i_42_n_0
    SLICE_X4Y143         LUT6 (Prop_lut6_I2_O)        0.124  1679.799 r  nolabel_line59/nolabel_line47/vga[8]_i_13/O
                         net (fo=1, routed)           0.943  1680.743    nolabel_line59/nolabel_line47/vga[8]_i_13_n_0
    SLICE_X6Y144         LUT6 (Prop_lut6_I4_O)        0.124  1680.867 r  nolabel_line59/nolabel_line47/vga[3]_i_1_comp/O
                         net (fo=1, routed)           0.000  1680.867    nolabel_line59/nolabel_line47_n_58
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590  1671.623    nolabel_line59/CLK
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/C
                         clock pessimism              0.000  1671.623    
                         clock uncertainty           -0.360  1671.264    
    SLICE_X6Y144         FDSE (Setup_fdse_C_D)        0.081  1671.345    nolabel_line59/vga_reg[3]
  -------------------------------------------------------------------
                         required time                       1671.344    
                         arrival time                       -1680.867    
  -------------------------------------------------------------------
                         slack                                 -9.522    

Slack (VIOLATED) :        -9.501ns  (required time - arrival time)
  Source:                 nolabel_line72/snake_x_reg[26][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        5.362ns  (logic 1.138ns (21.223%)  route 4.224ns (78.777%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 1671.623 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.435ns = ( 1675.435 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.817  1675.435    nolabel_line72/CLK100MHZ
    SLICE_X10Y150        FDRE                                         r  nolabel_line72/snake_x_reg[26][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDRE (Prop_fdre_C_Q)         0.518  1675.953 r  nolabel_line72/snake_x_reg[26][0]/Q
                         net (fo=4, routed)           0.960  1676.913    nolabel_line72/snake_x_temp[156]
    SLICE_X11Y153        LUT4 (Prop_lut4_I3_O)        0.124  1677.037 f  nolabel_line72/vga[8]_i_202/O
                         net (fo=1, routed)           0.729  1677.766    nolabel_line72/vga[8]_i_202_n_0
    SLICE_X6Y148         LUT5 (Prop_lut5_I4_O)        0.124  1677.891 f  nolabel_line72/vga[8]_i_83/O
                         net (fo=1, routed)           0.637  1678.528    nolabel_line59/nolabel_line47/vga[8]_i_11_3
    SLICE_X9Y147         LUT6 (Prop_lut6_I3_O)        0.124  1678.652 r  nolabel_line59/nolabel_line47/vga[8]_i_32/O
                         net (fo=1, routed)           0.793  1679.444    nolabel_line59/nolabel_line47/vga[8]_i_32_n_0
    SLICE_X7Y146         LUT5 (Prop_lut5_I3_O)        0.124  1679.568 r  nolabel_line59/nolabel_line47/vga[8]_i_11/O
                         net (fo=2, routed)           1.104  1680.673    nolabel_line59/nolabel_line47/vga[8]_i_11_n_0
    SLICE_X7Y143         LUT6 (Prop_lut6_I2_O)        0.124  1680.797 r  nolabel_line59/nolabel_line47/vga[8]_i_2_comp_1/O
                         net (fo=2, routed)           0.000  1680.797    nolabel_line59/nolabel_line47_n_57
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590  1671.623    nolabel_line59/CLK
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/C
                         clock pessimism              0.000  1671.623    
                         clock uncertainty           -0.360  1671.264    
    SLICE_X7Y143         FDRE (Setup_fdre_C_D)        0.032  1671.296    nolabel_line59/vga_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.296    
                         arrival time                       -1680.797    
  -------------------------------------------------------------------
                         slack                                 -9.501    

Slack (VIOLATED) :        -8.681ns  (required time - arrival time)
  Source:                 nolabel_line112/apple_y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        4.492ns  (logic 1.200ns (26.717%)  route 3.292ns (73.283%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 1671.533 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 1675.318 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.701  1675.318    nolabel_line112/CLK100MHZ
    SLICE_X7Y132         FDSE                                         r  nolabel_line112/apple_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDSE (Prop_fdse_C_Q)         0.456  1675.775 r  nolabel_line112/apple_y_reg[0]/Q
                         net (fo=2, routed)           0.635  1676.409    nolabel_line59/nolabel_line47/vga_reg[11][0]
    SLICE_X7Y132         LUT4 (Prop_lut4_I1_O)        0.124  1676.533 f  nolabel_line59/nolabel_line47/vga[11]_i_19/O
                         net (fo=1, routed)           0.263  1676.796    nolabel_line59/nolabel_line47/vga[11]_i_19_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124  1676.920 f  nolabel_line59/nolabel_line47/vga[11]_i_17/O
                         net (fo=1, routed)           0.351  1677.271    nolabel_line112/vga[11]_i_4_1
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.124  1677.395 f  nolabel_line112/vga[11]_i_12/O
                         net (fo=1, routed)           0.305  1677.700    nolabel_line59/nolabel_line47/vga_reg[11]_0
    SLICE_X6Y134         LUT5 (Prop_lut5_I3_O)        0.124  1677.824 r  nolabel_line59/nolabel_line47/vga[11]_i_4/O
                         net (fo=3, routed)           0.592  1678.416    nolabel_line59/nolabel_line47/apple_y_reg[4]
    SLICE_X6Y136         LUT3 (Prop_lut3_I1_O)        0.124  1678.540 r  nolabel_line59/nolabel_line47/vga[10]_i_12/O
                         net (fo=3, routed)           0.626  1679.166    nolabel_line59/nolabel_line47/vga[10]_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.124  1679.290 r  nolabel_line59/nolabel_line47/vga[10]_i_2/O
                         net (fo=2, routed)           0.521  1679.810    nolabel_line59/nolabel_line47_n_55
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.500  1671.533    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/C
                         clock pessimism              0.000  1671.533    
                         clock uncertainty           -0.360  1671.174    
    SLICE_X8Y130         FDSE (Setup_fdse_C_D)       -0.045  1671.129    nolabel_line59/vga_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1671.129    
                         arrival time                       -1679.810    
  -------------------------------------------------------------------
                         slack                                 -8.681    

Slack (VIOLATED) :        -8.039ns  (required time - arrival time)
  Source:                 nolabel_line112/apple_y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.971ns  (logic 1.200ns (30.219%)  route 2.771ns (69.781%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 1671.533 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 1675.318 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.701  1675.318    nolabel_line112/CLK100MHZ
    SLICE_X7Y132         FDSE                                         r  nolabel_line112/apple_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDSE (Prop_fdse_C_Q)         0.456  1675.775 r  nolabel_line112/apple_y_reg[0]/Q
                         net (fo=2, routed)           0.635  1676.409    nolabel_line59/nolabel_line47/vga_reg[11][0]
    SLICE_X7Y132         LUT4 (Prop_lut4_I1_O)        0.124  1676.533 f  nolabel_line59/nolabel_line47/vga[11]_i_19/O
                         net (fo=1, routed)           0.263  1676.796    nolabel_line59/nolabel_line47/vga[11]_i_19_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124  1676.920 f  nolabel_line59/nolabel_line47/vga[11]_i_17/O
                         net (fo=1, routed)           0.351  1677.271    nolabel_line112/vga[11]_i_4_1
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.124  1677.395 f  nolabel_line112/vga[11]_i_12/O
                         net (fo=1, routed)           0.305  1677.700    nolabel_line59/nolabel_line47/vga_reg[11]_0
    SLICE_X6Y134         LUT5 (Prop_lut5_I3_O)        0.124  1677.824 r  nolabel_line59/nolabel_line47/vga[11]_i_4/O
                         net (fo=3, routed)           0.592  1678.416    nolabel_line59/nolabel_line47/apple_y_reg[4]
    SLICE_X6Y136         LUT3 (Prop_lut3_I1_O)        0.124  1678.540 r  nolabel_line59/nolabel_line47/vga[10]_i_12/O
                         net (fo=3, routed)           0.626  1679.166    nolabel_line59/nolabel_line47/vga[10]_i_12_n_0
    SLICE_X8Y130         LUT6 (Prop_lut6_I5_O)        0.124  1679.290 r  nolabel_line59/nolabel_line47/vga[10]_i_2/O
                         net (fo=2, routed)           0.000  1679.290    nolabel_line59/nolabel_line47_n_55
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.500  1671.533    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/C
                         clock pessimism              0.000  1671.533    
                         clock uncertainty           -0.360  1671.174    
    SLICE_X8Y130         FDSE (Setup_fdse_C_D)        0.077  1671.251    nolabel_line59/vga_reg[10]
  -------------------------------------------------------------------
                         required time                       1671.250    
                         arrival time                       -1679.289    
  -------------------------------------------------------------------
                         slack                                 -8.039    

Slack (VIOLATED) :        -7.848ns  (required time - arrival time)
  Source:                 nolabel_line112/apple_y_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.816ns  (logic 1.200ns (31.445%)  route 2.616ns (68.555%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 1671.617 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 1675.318 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.701  1675.318    nolabel_line112/CLK100MHZ
    SLICE_X7Y132         FDSE                                         r  nolabel_line112/apple_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDSE (Prop_fdse_C_Q)         0.456  1675.775 r  nolabel_line112/apple_y_reg[0]/Q
                         net (fo=2, routed)           0.635  1676.409    nolabel_line59/nolabel_line47/vga_reg[11][0]
    SLICE_X7Y132         LUT4 (Prop_lut4_I1_O)        0.124  1676.533 f  nolabel_line59/nolabel_line47/vga[11]_i_19/O
                         net (fo=1, routed)           0.263  1676.796    nolabel_line59/nolabel_line47/vga[11]_i_19_n_0
    SLICE_X7Y132         LUT5 (Prop_lut5_I4_O)        0.124  1676.920 f  nolabel_line59/nolabel_line47/vga[11]_i_17/O
                         net (fo=1, routed)           0.351  1677.271    nolabel_line112/vga[11]_i_4_1
    SLICE_X6Y132         LUT6 (Prop_lut6_I4_O)        0.124  1677.395 f  nolabel_line112/vga[11]_i_12/O
                         net (fo=1, routed)           0.305  1677.700    nolabel_line59/nolabel_line47/vga_reg[11]_0
    SLICE_X6Y134         LUT5 (Prop_lut5_I3_O)        0.124  1677.824 r  nolabel_line59/nolabel_line47/vga[11]_i_4/O
                         net (fo=3, routed)           0.592  1678.416    nolabel_line59/nolabel_line47/apple_y_reg[4]
    SLICE_X6Y136         LUT3 (Prop_lut3_I1_O)        0.124  1678.540 r  nolabel_line59/nolabel_line47/vga[10]_i_12/O
                         net (fo=3, routed)           0.471  1679.011    nolabel_line59/nolabel_line47/vga[10]_i_12_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I0_O)        0.124  1679.135 r  nolabel_line59/nolabel_line47/vga[2]_i_1/O
                         net (fo=1, routed)           0.000  1679.135    nolabel_line59/nolabel_line47_n_59
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.584  1671.617    nolabel_line59/CLK
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/C
                         clock pessimism              0.000  1671.617    
                         clock uncertainty           -0.360  1671.258    
    SLICE_X7Y134         FDSE (Setup_fdse_C_D)        0.029  1671.287    nolabel_line59/vga_reg[2]
  -------------------------------------------------------------------
                         required time                       1671.286    
                         arrival time                       -1679.135    
  -------------------------------------------------------------------
                         slack                                 -7.848    

Slack (VIOLATED) :        -7.605ns  (required time - arrival time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        3.032ns  (logic 0.704ns (23.222%)  route 2.328ns (76.778%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 1671.623 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 1675.313 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.696  1675.313    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456  1675.770 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.535  1676.305    nolabel_line90/game_status[1]
    SLICE_X5Y128         LUT2 (Prop_lut2_I1_O)        0.124  1676.429 r  nolabel_line90/count[29]_i_2/O
                         net (fo=34, routed)          0.549  1676.978    nolabel_line59/nolabel_line47/vga_reg[9]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.124  1677.102 r  nolabel_line59/nolabel_line47/vga[10]_i_1/O
                         net (fo=5, routed)           1.243  1678.345    nolabel_line59/nolabel_line47_n_64
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.590  1671.623    nolabel_line59/CLK
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/C
                         clock pessimism              0.000  1671.623    
                         clock uncertainty           -0.360  1671.264    
    SLICE_X6Y144         FDSE (Setup_fdse_C_S)       -0.524  1670.740    nolabel_line59/vga_reg[3]
  -------------------------------------------------------------------
                         required time                       1670.740    
                         arrival time                       -1678.345    
  -------------------------------------------------------------------
                         slack                                 -7.605    

Slack (VIOLATED) :        -7.366ns  (required time - arrival time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.791ns  (logic 0.704ns (25.226%)  route 2.087ns (74.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1671.527 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 1675.313 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.696  1675.313    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456  1675.770 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.535  1676.305    nolabel_line90/game_status[1]
    SLICE_X5Y128         LUT2 (Prop_lut2_I1_O)        0.124  1676.429 r  nolabel_line90/count[29]_i_2/O
                         net (fo=34, routed)          1.176  1677.605    nolabel_line59/nolabel_line47/vga_reg[9]
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124  1677.729 r  nolabel_line59/nolabel_line47/vga[9]_i_1/O
                         net (fo=2, routed)           0.376  1678.104    nolabel_line59/nolabel_line47_n_63
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494  1671.527    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]/C
                         clock pessimism              0.000  1671.527    
                         clock uncertainty           -0.360  1671.167    
    SLICE_X9Y124         FDRE (Setup_fdre_C_R)       -0.429  1670.739    nolabel_line59/vga_reg[9]
  -------------------------------------------------------------------
                         required time                       1670.739    
                         arrival time                       -1678.104    
  -------------------------------------------------------------------
                         slack                                 -7.366    

Slack (VIOLATED) :        -7.366ns  (required time - arrival time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[9]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.791ns  (logic 0.704ns (25.226%)  route 2.087ns (74.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1671.527 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 1675.313 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.696  1675.313    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456  1675.770 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.535  1676.305    nolabel_line90/game_status[1]
    SLICE_X5Y128         LUT2 (Prop_lut2_I1_O)        0.124  1676.429 r  nolabel_line90/count[29]_i_2/O
                         net (fo=34, routed)          1.176  1677.605    nolabel_line59/nolabel_line47/vga_reg[9]
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124  1677.729 r  nolabel_line59/nolabel_line47/vga[9]_i_1/O
                         net (fo=2, routed)           0.376  1678.104    nolabel_line59/nolabel_line47_n_63
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.494  1671.527    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]_lopt_replica/C
                         clock pessimism              0.000  1671.527    
                         clock uncertainty           -0.360  1671.167    
    SLICE_X9Y124         FDRE (Setup_fdre_C_R)       -0.429  1670.739    nolabel_line59/vga_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                       1670.739    
                         arrival time                       -1678.104    
  -------------------------------------------------------------------
                         slack                                 -7.366    

Slack (VIOLATED) :        -7.324ns  (required time - arrival time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_clk_wiz_0 rise@1670.034ns - sys_clk_pin rise@1670.000ns)
  Data Path Delay:        2.661ns  (logic 0.704ns (26.460%)  route 1.957ns (73.540%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 1671.533 - 1670.034 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 1675.313 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   1670.000  1670.000 r  
    R4                                                0.000  1670.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  1670.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497  1671.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025  1673.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1673.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.696  1675.313    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.456  1675.770 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.535  1676.305    nolabel_line90/game_status[1]
    SLICE_X5Y128         LUT2 (Prop_lut2_I1_O)        0.124  1676.429 r  nolabel_line90/count[29]_i_2/O
                         net (fo=34, routed)          0.549  1676.978    nolabel_line59/nolabel_line47/vga_reg[9]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.124  1677.102 r  nolabel_line59/nolabel_line47/vga[10]_i_1/O
                         net (fo=5, routed)           0.872  1677.974    nolabel_line59/nolabel_line47_n_64
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  1670.034 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.680  1671.714    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  1668.020 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  1669.943    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091  1670.034 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.500  1671.533    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/C
                         clock pessimism              0.000  1671.533    
                         clock uncertainty           -0.360  1671.174    
    SLICE_X8Y130         FDSE (Setup_fdse_C_S)       -0.524  1670.650    nolabel_line59/vga_reg[10]
  -------------------------------------------------------------------
                         required time                       1670.650    
                         arrival time                       -1677.974    
  -------------------------------------------------------------------
                         slack                                 -7.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.762%)  route 0.334ns (64.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X4Y127         FDRE                                         r  nolabel_line90/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line90/game_status_reg[0]/Q
                         net (fo=65, routed)          0.334     1.999    nolabel_line90/game_status[0]
    SLICE_X5Y127         LUT3 (Prop_lut3_I2_O)        0.045     2.044 r  nolabel_line90/vga[7]_i_2/O
                         net (fo=1, routed)           0.000     2.044    nolabel_line59/D[0]
    SLICE_X5Y127         FDRE                                         r  nolabel_line59/vga_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856     0.856    nolabel_line59/CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line59/vga_reg[7]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.360     1.216    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.092     1.308    nolabel_line59/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.791%)  route 0.399ns (68.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X4Y127         FDRE                                         r  nolabel_line90/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[0]/Q
                         net (fo=65, routed)          0.399     2.063    nolabel_line59/nolabel_line47/game_status[0]
    SLICE_X6Y127         LUT6 (Prop_lut6_I1_O)        0.045     2.108 r  nolabel_line59/nolabel_line47/vga[0]_i_1/O
                         net (fo=1, routed)           0.000     2.108    nolabel_line59/nolabel_line47_n_61
    SLICE_X6Y127         FDRE                                         r  nolabel_line59/vga_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856     0.856    nolabel_line59/CLK
    SLICE_X6Y127         FDRE                                         r  nolabel_line59/vga_reg[0]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.360     1.216    
    SLICE_X6Y127         FDRE (Hold_fdre_C_D)         0.120     1.336    nolabel_line59/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.336    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.577%)  route 0.309ns (62.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.134     1.798    nolabel_line90/game_status[1]
    SLICE_X4Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.843 r  nolabel_line90/vga[7]_i_1/O
                         net (fo=1, routed)           0.175     2.018    nolabel_line59/SR[0]
    SLICE_X5Y127         FDRE                                         r  nolabel_line59/vga_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856     0.856    nolabel_line59/CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line59/vga_reg[7]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.360     1.216    
    SLICE_X5Y127         FDRE (Hold_fdre_C_R)        -0.018     1.198    nolabel_line59/vga_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.151%)  route 0.411ns (68.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.224     1.888    nolabel_line90/game_status[1]
    SLICE_X7Y126         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  nolabel_line90/vga[8]_i_1/O
                         net (fo=3, routed)           0.187     2.120    nolabel_line59/SR[1]
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    nolabel_line59/CLK
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.360     1.213    
    SLICE_X6Y125         FDRE (Hold_fdre_C_R)         0.009     1.222    nolabel_line59/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.095%)  route 0.555ns (74.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.555     2.220    nolabel_line90/game_status[1]
    SLICE_X4Y134         LUT3 (Prop_lut3_I1_O)        0.045     2.265 r  nolabel_line90/vga[11]_i_2/O
                         net (fo=1, routed)           0.000     2.265    nolabel_line59/D[1]
    SLICE_X4Y134         FDRE                                         r  nolabel_line59/vga_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.863     0.863    nolabel_line59/CLK
    SLICE_X4Y134         FDRE                                         r  nolabel_line59/vga_reg[11]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.360     1.223    
    SLICE_X4Y134         FDRE (Hold_fdre_C_D)         0.091     1.314    nolabel_line59/vga_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.381%)  route 0.684ns (78.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X4Y127         FDRE                                         r  nolabel_line90/game_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[0]/Q
                         net (fo=65, routed)          0.684     2.348    nolabel_line59/nolabel_line47/game_status[0]
    SLICE_X6Y125         LUT6 (Prop_lut6_I1_O)        0.045     2.393 r  nolabel_line59/nolabel_line47/vga[1]_i_1/O
                         net (fo=1, routed)           0.000     2.393    nolabel_line59/nolabel_line47_n_60
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    nolabel_line59/CLK
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.360     1.213    
    SLICE_X6Y125         FDRE (Hold_fdre_C_D)         0.120     1.333    nolabel_line59/vga_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 nolabel_line72/snake_piece_is_display_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.276ns (31.127%)  route 0.611ns (68.873%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.597     1.531    nolabel_line72/CLK100MHZ
    SLICE_X3Y137         FDSE                                         r  nolabel_line72/snake_piece_is_display_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  nolabel_line72/snake_piece_is_display_reg[0]/Q
                         net (fo=4, routed)           0.357     2.029    nolabel_line59/nolabel_line47/snake_piece_is_display[0]
    SLICE_X6Y136         LUT6 (Prop_lut6_I1_O)        0.045     2.074 r  nolabel_line59/nolabel_line47/vga[3]_i_2/O
                         net (fo=2, routed)           0.066     2.140    nolabel_line59/nolabel_line47/vga[3]_i_2_n_0
    SLICE_X6Y136         LUT3 (Prop_lut3_I0_O)        0.045     2.185 r  nolabel_line59/nolabel_line47/vga[10]_i_12/O
                         net (fo=3, routed)           0.188     2.373    nolabel_line59/nolabel_line47/vga[10]_i_12_n_0
    SLICE_X7Y134         LUT6 (Prop_lut6_I0_O)        0.045     2.418 r  nolabel_line59/nolabel_line47/vga[2]_i_1/O
                         net (fo=1, routed)           0.000     2.418    nolabel_line59/nolabel_line47_n_59
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.863     0.863    nolabel_line59/CLK
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.360     1.223    
    SLICE_X7Y134         FDSE (Hold_fdse_C_D)         0.091     1.314    nolabel_line59/vga_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.927%)  route 0.662ns (78.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.224     1.888    nolabel_line90/game_status[1]
    SLICE_X7Y126         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  nolabel_line90/vga[8]_i_1/O
                         net (fo=3, routed)           0.439     2.372    nolabel_line59/SR[1]
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.869     0.869    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.360     1.229    
    SLICE_X6Y143         FDRE (Hold_fdre_C_R)         0.009     1.238    nolabel_line59/vga_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.160ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[8]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.927%)  route 0.662ns (78.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.224     1.888    nolabel_line90/game_status[1]
    SLICE_X7Y126         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  nolabel_line90/vga[8]_i_1/O
                         net (fo=3, routed)           0.439     2.372    nolabel_line59/SR[1]
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.869     0.869    nolabel_line59/CLK
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.360     1.229    
    SLICE_X7Y143         FDRE (Hold_fdre_C_R)        -0.018     1.211    nolabel_line59/vga_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  1.160    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 nolabel_line90/game_status_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line59/vga_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.231ns (26.388%)  route 0.644ns (73.612%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.589     1.523    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.664 f  nolabel_line90/game_status_reg[1]/Q
                         net (fo=65, routed)          0.194     1.859    nolabel_line90/game_status[1]
    SLICE_X5Y128         LUT2 (Prop_lut2_I1_O)        0.045     1.904 r  nolabel_line90/count[29]_i_2/O
                         net (fo=34, routed)          0.216     2.120    nolabel_line59/nolabel_line47/vga_reg[9]
    SLICE_X6Y128         LUT6 (Prop_lut6_I5_O)        0.045     2.165 r  nolabel_line59/nolabel_line47/vga[10]_i_1/O
                         net (fo=5, routed)           0.234     2.399    nolabel_line59/nolabel_line47_n_64
    SLICE_X6Y127         FDRE                                         r  nolabel_line59/vga_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.896     0.896    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.856     0.856    nolabel_line59/CLK
    SLICE_X6Y127         FDRE                                         r  nolabel_line59/vga_reg[0]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.360     1.216    
    SLICE_X6Y127         FDRE (Hold_fdre_C_R)         0.009     1.225    nolabel_line59/vga_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.174    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.103ns  (logic 5.098ns (38.910%)  route 8.005ns (61.090%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          8.005     9.503    leds_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         3.601    13.103 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.103    leds[1]
    AA18                                                              r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.709ns  (logic 5.096ns (40.098%)  route 7.613ns (59.902%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  reset_IBUF_inst/O
                         net (fo=56, routed)          7.613     9.109    leds_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.600    12.709 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.709    leds[0]
    AB18                                                              r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.150ns  (logic 5.083ns (45.585%)  route 6.068ns (54.415%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  pause (IN)
                         net (fo=0)                   0.000     0.000    pause
    J4                   IBUF (Prop_ibuf_I_O)         1.483     1.483 r  pause_IBUF_inst/O
                         net (fo=6, routed)           6.068     7.551    leds_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         3.600    11.150 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.150    leds[2]
    Y18                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pause
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.899ns  (logic 1.551ns (39.773%)  route 2.349ns (60.227%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  pause (IN)
                         net (fo=0)                   0.000     0.000    pause
    J4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  pause_IBUF_inst/O
                         net (fo=6, routed)           2.349     2.599    leds_OBUF[2]
    Y18                  OBUF (Prop_obuf_I_O)         1.300     3.899 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.899    leds[2]
    Y18                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.661ns  (logic 1.564ns (33.554%)  route 3.097ns (66.446%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  reset_IBUF_inst/O
                         net (fo=56, routed)          3.097     3.361    leds_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     4.661 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.661    leds[0]
    AB18                                                              r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.821ns  (logic 1.566ns (32.489%)  route 3.255ns (67.511%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          3.255     3.520    leds_OBUF[1]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     4.821 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.821    leds[1]
    AA18                                                              r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line59/vga_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.995ns (62.248%)  route 2.423ns (37.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710     1.710    nolabel_line59/CLK
    SLICE_X7Y143         FDRE                                         r  nolabel_line59/vga_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.456     2.166 r  nolabel_line59/vga_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           2.423     4.589    lopt_2
    J19                  OBUF (Prop_obuf_I_O)         3.539     8.129 r  vga_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.129    vga[4]
    J19                                                               r  vga[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 3.997ns (62.297%)  route 2.419ns (37.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.612     1.612    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     2.068 r  nolabel_line59/vga_reg[9]/Q
                         net (fo=1, routed)           2.419     4.487    vga_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.541     8.027 r  vga_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.027    vga[9]
    G17                                                               r  vga[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/nolabel_line47/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.010ns (63.795%)  route 2.276ns (36.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/nolabel_line47/CLK
    SLICE_X3Y116         FDRE                                         r  nolabel_line59/nolabel_line47/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/nolabel_line47/h_sync_reg/Q
                         net (fo=1, routed)           2.276     4.435    h_sync_OBUF
    K22                  OBUF (Prop_obuf_I_O)         3.554     7.989 r  h_sync_OBUF_inst/O
                         net (fo=0)                   0.000     7.989    h_sync
    K22                                                               r  h_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/nolabel_line47/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 4.068ns (66.002%)  route 2.095ns (33.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.696     1.696    nolabel_line59/nolabel_line47/CLK
    SLICE_X6Y121         FDRE                                         r  nolabel_line59/nolabel_line47/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDRE (Prop_fdre_C_Q)         0.518     2.214 r  nolabel_line59/nolabel_line47/v_sync_reg/Q
                         net (fo=1, routed)           2.095     4.309    v_sync_OBUF
    K21                  OBUF (Prop_obuf_I_O)         3.550     7.859 r  v_sync_OBUF_inst/O
                         net (fo=0)                   0.000     7.859    v_sync
    K21                                                               r  v_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.178ns  (logic 4.053ns (65.595%)  route 2.126ns (34.405%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.620     1.620    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDSE (Prop_fdse_C_Q)         0.518     2.138 r  nolabel_line59/vga_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.126     4.264    lopt
    H18                  OBUF (Prop_obuf_I_O)         3.535     7.798 r  vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.798    vga[10]
    H18                                                               r  vga[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 4.179ns (69.096%)  route 1.869ns (30.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710     1.710    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.478     2.188 r  nolabel_line59/vga_reg[8]/Q
                         net (fo=1, routed)           1.869     4.057    vga_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.701     7.758 r  vga_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.758    vga[8]
    H17                                                               r  vga[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.997ns  (logic 4.072ns (67.908%)  route 1.924ns (32.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710     1.710    nolabel_line59/CLK
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDSE (Prop_fdse_C_Q)         0.518     2.228 r  nolabel_line59/vga_reg[3]/Q
                         net (fo=1, routed)           1.924     4.152    vga_OBUF[3]
    J22                  OBUF (Prop_obuf_I_O)         3.554     7.707 r  vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.707    vga[3]
    J22                                                               r  vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 4.065ns (67.420%)  route 1.964ns (32.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.620     1.620    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDSE (Prop_fdse_C_Q)         0.518     2.138 r  nolabel_line59/vga_reg[10]/Q
                         net (fo=1, routed)           1.964     4.102    vga_OBUF[6]
    H20                  OBUF (Prop_obuf_I_O)         3.547     7.649 r  vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.649    vga[6]
    H20                                                               r  vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.992ns (67.672%)  route 1.907ns (32.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.703     1.703    nolabel_line59/CLK
    SLICE_X4Y134         FDRE                                         r  nolabel_line59/vga_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.456     2.159 r  nolabel_line59/vga_reg[11]/Q
                         net (fo=1, routed)           1.907     4.066    vga_OBUF[11]
    G18                  OBUF (Prop_obuf_I_O)         3.536     7.602 r  vga_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.602    vga[11]
    G18                                                               r  vga[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 4.058ns (68.662%)  route 1.852ns (31.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807     1.807    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          1.690     1.690    nolabel_line59/CLK
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.518     2.208 r  nolabel_line59/vga_reg[1]/Q
                         net (fo=1, routed)           1.852     4.060    vga_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         3.540     7.600 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.600    vga[1]
    J21                                                               r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line59/vga_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.769ns  (logic 1.394ns (78.796%)  route 0.375ns (21.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.595     0.595    nolabel_line59/CLK
    SLICE_X7Y134         FDSE                                         r  nolabel_line59/vga_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y134         FDSE (Prop_fdse_C_Q)         0.141     0.736 r  nolabel_line59/vga_reg[2]/Q
                         net (fo=1, routed)           0.375     1.111    vga_OBUF[2]
    H22                  OBUF (Prop_obuf_I_O)         1.253     2.364 r  vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.364    vga[2]
    H22                                                               r  vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.402ns (78.886%)  route 0.375ns (21.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589     0.589    nolabel_line59/CLK
    SLICE_X6Y127         FDRE                                         r  nolabel_line59/vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y127         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  nolabel_line59/vga_reg[0]/Q
                         net (fo=1, routed)           0.375     1.128    vga_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         1.238     2.366 r  vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.366    vga[0]
    J20                                                               r  vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.405ns (77.149%)  route 0.416ns (22.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.586     0.586    nolabel_line59/CLK
    SLICE_X6Y125         FDRE                                         r  nolabel_line59/vga_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y125         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  nolabel_line59/vga_reg[1]/Q
                         net (fo=1, routed)           0.416     1.166    vga_OBUF[1]
    J21                  OBUF (Prop_obuf_I_O)         1.241     2.407 r  vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.407    vga[1]
    J21                                                               r  vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.399ns (76.880%)  route 0.421ns (23.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.589     0.589    nolabel_line59/CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line59/vga_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  nolabel_line59/vga_reg[7]/Q
                         net (fo=1, routed)           0.421     1.150    vga_OBUF[7]
    G20                  OBUF (Prop_obuf_I_O)         1.258     2.408 r  vga_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.408    vga[7]
    G20                                                               r  vga[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.378ns (75.834%)  route 0.439ns (24.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.595     0.595    nolabel_line59/CLK
    SLICE_X4Y134         FDRE                                         r  nolabel_line59/vga_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  nolabel_line59/vga_reg[11]/Q
                         net (fo=1, routed)           0.439     1.175    vga_OBUF[11]
    G18                  OBUF (Prop_obuf_I_O)         1.237     2.412 r  vga_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.412    vga[11]
    G18                                                               r  vga[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.429ns (77.701%)  route 0.410ns (22.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.599     0.599    nolabel_line59/CLK
    SLICE_X6Y143         FDRE                                         r  nolabel_line59/vga_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y143         FDRE (Prop_fdre_C_Q)         0.148     0.747 r  nolabel_line59/vga_reg[8]/Q
                         net (fo=1, routed)           0.410     1.157    vga_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.281     2.438 r  vga_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.438    vga[8]
    H17                                                               r  vga[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.383ns (73.205%)  route 0.506ns (26.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.558     0.558    nolabel_line59/CLK
    SLICE_X9Y124         FDRE                                         r  nolabel_line59/vga_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  nolabel_line59/vga_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.506     1.205    lopt_4
    H19                  OBUF (Prop_obuf_I_O)         1.242     2.446 r  vga_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.446    vga[5]
    H19                                                               r  vga[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.419ns (75.863%)  route 0.451ns (24.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.599     0.599    nolabel_line59/CLK
    SLICE_X6Y144         FDSE                                         r  nolabel_line59/vga_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y144         FDSE (Prop_fdse_C_Q)         0.164     0.763 r  nolabel_line59/vga_reg[3]/Q
                         net (fo=1, routed)           0.451     1.214    vga_OBUF[3]
    J22                  OBUF (Prop_obuf_I_O)         1.255     2.469 r  vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.469    vga[3]
    J22                                                               r  vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.412ns (73.948%)  route 0.497ns (26.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.563     0.563    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDSE (Prop_fdse_C_Q)         0.164     0.727 r  nolabel_line59/vga_reg[10]/Q
                         net (fo=1, routed)           0.497     1.224    vga_OBUF[6]
    H20                  OBUF (Prop_obuf_I_O)         1.248     2.472 r  vga_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.472    vga[6]
    H20                                                               r  vga[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line59/vga_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.400ns (71.691%)  route 0.553ns (28.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkout1_buf/O
                         net (fo=38, routed)          0.563     0.563    nolabel_line59/CLK
    SLICE_X8Y130         FDSE                                         r  nolabel_line59/vga_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDSE (Prop_fdse_C_Q)         0.164     0.727 r  nolabel_line59/vga_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.553     1.279    lopt
    H18                  OBUF (Prop_obuf_I_O)         1.236     2.515 r  vga_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.515    vga[10]
    H18                                                               r  vga[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.807    21.807    nolabel_line57/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    17.886 f  nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    19.904    nolabel_line57/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    20.000 f  nolabel_line57/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    21.807    nolabel_line57/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.622     0.622    nolabel_line57/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.674 r  nolabel_line57/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.026    nolabel_line57/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  nolabel_line57/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.622    nolabel_line57/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line57/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 4.172ns (54.635%)  route 3.464ns (45.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.708     5.325    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X3Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.419     5.744 r  nolabel_line120/nolabel_line37/seg_reg[5]/Q
                         net (fo=1, routed)           3.464     9.209    seg_OBUF[5]
    U18                  OBUF (Prop_obuf_I_O)         3.753    12.962 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.962    seg[5]
    U18                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.057ns (54.554%)  route 3.380ns (45.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.708     5.325    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X2Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  nolabel_line120/nolabel_line37/seg_reg[3]/Q
                         net (fo=1, routed)           3.380     9.223    seg_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.539    12.762 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.762    seg[3]
    R18                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.102ns (55.312%)  route 3.314ns (44.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.708     5.325    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X2Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.518     5.843 r  nolabel_line120/nolabel_line37/seg_reg[0]/Q
                         net (fo=1, routed)           3.314     9.158    seg_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         3.584    12.742 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.742    seg[0]
    U17                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 3.996ns (54.176%)  route 3.380ns (45.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.709     5.326    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X3Y110         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.456     5.782 r  nolabel_line120/nolabel_line37/seg_reg[4]/Q
                         net (fo=1, routed)           3.380     9.162    seg_OBUF[4]
    T18                  OBUF (Prop_obuf_I_O)         3.540    12.702 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.702    seg[4]
    T18                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 4.244ns (57.550%)  route 3.131ns (42.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.708     5.325    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X2Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDCE (Prop_fdce_C_Q)         0.478     5.803 r  nolabel_line120/nolabel_line37/seg_reg[6]/Q
                         net (fo=1, routed)           3.131     8.934    seg_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         3.766    12.700 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.700    seg[6]
    V18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 4.000ns (54.547%)  route 3.333ns (45.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.724     5.342    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.456     5.798 r  nolabel_line120/nolabel_line37/an_reg[0]/Q
                         net (fo=1, routed)           3.333     9.131    an_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         3.544    12.676 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.676    an[0]
    R17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 3.997ns (54.579%)  route 3.327ns (45.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.724     5.342    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDCE                                         r  nolabel_line120/nolabel_line37/an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.798 r  nolabel_line120/nolabel_line37/an_reg[4]/Q
                         net (fo=1, routed)           3.327     9.124    an_OBUF[4]
    P16                  OBUF (Prop_obuf_I_O)         3.541    12.666 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.666    an[4]
    P16                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 4.156ns (56.942%)  route 3.143ns (43.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.724     5.342    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.419     5.761 r  nolabel_line120/nolabel_line37/an_reg[3]/Q
                         net (fo=1, routed)           3.143     8.904    an_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         3.737    12.641 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.641    an[3]
    R16                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.045ns (56.468%)  route 3.118ns (43.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.708     5.325    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X3Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.456     5.781 r  nolabel_line120/nolabel_line37/seg_reg[1]/Q
                         net (fo=1, routed)           3.118     8.900    seg_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.589    12.489 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.489    seg[1]
    V17                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.120ns  (logic 4.142ns (58.179%)  route 2.978ns (41.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.521    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.617 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.724     5.342    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.419     5.761 r  nolabel_line120/nolabel_line37/an_reg[1]/Q
                         net (fo=1, routed)           2.978     8.738    an_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         3.723    12.462 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.462    an[1]
    P17                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line130/r_buzzer_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.375ns (75.688%)  route 0.442ns (24.312%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.599     1.533    nolabel_line130/CLK100MHZ
    SLICE_X1Y107         FDRE                                         r  nolabel_line130/r_buzzer_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  nolabel_line130/r_buzzer_out_reg/Q
                         net (fo=2, routed)           0.442     2.116    buzzer_OBUF
    P20                  OBUF (Prop_obuf_I_O)         1.234     3.351 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     3.351    buzzer
    P20                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.430ns (63.460%)  route 0.823ns (36.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDCE                                         r  nolabel_line120/nolabel_line37/an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.665 r  nolabel_line120/nolabel_line37/an_reg[7]/Q
                         net (fo=1, routed)           0.823     2.489    an_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         1.302     3.791 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.791    an[7]
    P14                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.385ns (60.964%)  route 0.887ns (39.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDCE                                         r  nolabel_line120/nolabel_line37/an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  nolabel_line120/nolabel_line37/an_reg[6]/Q
                         net (fo=1, routed)           0.887     2.565    an_OBUF[6]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.809 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.809    an[6]
    R14                                                               r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.382ns (60.465%)  route 0.904ns (39.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  nolabel_line120/nolabel_line37/an_reg[2]/Q
                         net (fo=1, routed)           0.904     2.582    an_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         1.241     3.824 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.824    an[2]
    N17                                                               r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.450ns (63.280%)  route 0.841ns (36.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDCE                                         r  nolabel_line120/nolabel_line37/an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.665 r  nolabel_line120/nolabel_line37/an_reg[5]/Q
                         net (fo=1, routed)           0.841     2.507    an_OBUF[5]
    P15                  OBUF (Prop_obuf_I_O)         1.322     3.829 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.829    an[5]
    P15                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.431ns (61.139%)  route 0.910ns (38.861%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  nolabel_line120/nolabel_line37/an_reg[1]/Q
                         net (fo=1, routed)           0.910     2.575    an_OBUF[1]
    P17                  OBUF (Prop_obuf_I_O)         1.303     3.878 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    an[1]
    P17                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.432ns (60.572%)  route 0.932ns (39.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.598     1.532    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X3Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  nolabel_line120/nolabel_line37/seg_reg[2]/Q
                         net (fo=1, routed)           0.932     2.605    seg_OBUF[2]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.896 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.896    seg[2]
    W17                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/seg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.430ns (60.029%)  route 0.952ns (39.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.598     1.532    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X3Y111         FDCE                                         r  nolabel_line120/nolabel_line37/seg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141     1.673 r  nolabel_line120/nolabel_line37/seg_reg[1]/Q
                         net (fo=1, routed)           0.952     2.626    seg_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.289     3.915 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.915    seg[1]
    V17                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.383ns (57.089%)  route 1.040ns (42.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDCE                                         r  nolabel_line120/nolabel_line37/an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.678 r  nolabel_line120/nolabel_line37/an_reg[4]/Q
                         net (fo=1, routed)           1.040     2.718    an_OBUF[4]
    P16                  OBUF (Prop_obuf_I_O)         1.242     3.960 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.960    an[4]
    P16                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line120/nolabel_line37/an_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.386ns (57.124%)  route 1.040ns (42.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.909    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.935 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.603     1.537    nolabel_line120/nolabel_line37/CLK100MHZ
    SLICE_X0Y97          FDPE                                         r  nolabel_line120/nolabel_line37/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.678 r  nolabel_line120/nolabel_line37/an_reg[0]/Q
                         net (fo=1, routed)           1.040     2.719    an_OBUF[0]
    R17                  OBUF (Prop_obuf_I_O)         1.245     3.964 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.964    an[0]
    R17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           627 Endpoints
Min Delay           627 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[25][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.863ns  (logic 5.597ns (37.657%)  route 9.266ns (62.343%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         1.069    14.863    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_x_reg[25][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.767     5.204    nolabel_line72/CLK100MHZ
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_x_reg[25][3]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_y_reg[17][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.863ns  (logic 5.597ns (37.657%)  route 9.266ns (62.343%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         1.069    14.863    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_y_reg[17][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.767     5.204    nolabel_line72/CLK100MHZ
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_y_reg[17][4]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_y_reg[24][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.863ns  (logic 5.597ns (37.657%)  route 9.266ns (62.343%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         1.069    14.863    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_y_reg[24][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.767     5.204    nolabel_line72/CLK100MHZ
    SLICE_X6Y151         FDRE                                         r  nolabel_line72/snake_y_reg[24][4]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[10][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[10][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[10][4]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[15][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][3]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[15][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[15][5]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[18][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[18][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_x_reg[18][0]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_y_reg[11][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_y_reg[11][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_y_reg[11][1]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_y_reg[5][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.787ns  (logic 5.597ns (37.851%)  route 9.190ns (62.149%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.993    14.787    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_y_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.686     5.123    nolabel_line72/CLK100MHZ
    SLICE_X21Y150        FDRE                                         r  nolabel_line72/snake_y_reg[5][4]/C

Slack:                    inf
  Source:                 slow_down
                            (input port)
  Destination:            nolabel_line72/snake_x_reg[19][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.784ns  (logic 5.597ns (37.859%)  route 9.187ns (62.141%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        5.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  slow_down (IN)
                         net (fo=0)                   0.000     0.000    slow_down
    L3                   IBUF (Prop_ibuf_I_O)         1.498     1.498 r  slow_down_IBUF_inst/O
                         net (fo=66, routed)          5.186     6.684    nolabel_line72/leds_OBUF[0]
    SLICE_X10Y147        LUT5 (Prop_lut5_I2_O)        0.124     6.808 r  nolabel_line72/count2__0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.808    nolabel_line72/count2__0_carry__2_i_8_n_0
    SLICE_X10Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.321 r  nolabel_line72/count2__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line72/count2__0_carry__2_n_0
    SLICE_X10Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.540 r  nolabel_line72/count2__0_carry__3/O[0]
                         net (fo=1, routed)           0.701     8.240    nolabel_line72/count2__0_carry__3_n_7
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     9.067 r  nolabel_line72/count2__58_carry/CO[3]
                         net (fo=1, routed)           0.000     9.067    nolabel_line72/count2__58_carry_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.401 r  nolabel_line72/count2__58_carry__0/O[1]
                         net (fo=21, routed)          0.829    10.230    nolabel_line72/count2__58_carry__0_n_6
    SLICE_X12Y149        LUT2 (Prop_lut2_I0_O)        0.303    10.533 r  nolabel_line72/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.533    nolabel_line72/i__carry__0_i_3_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.066 r  nolabel_line72/count2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001    11.067    nolabel_line72/count2_inferred__2/i__carry__0_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.184 r  nolabel_line72/count2_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.184    nolabel_line72/count2_inferred__2/i__carry__1_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.507 f  nolabel_line72/count2_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.746    12.252    nolabel_line72/count2_inferred__2/i__carry__2_n_6
    SLICE_X14Y149        LUT2 (Prop_lut2_I1_O)        0.306    12.558 r  nolabel_line72/count1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.558    nolabel_line72/count1_carry__2_i_5_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.934 f  nolabel_line72/count1_carry__2/CO[3]
                         net (fo=3, routed)           0.735    13.670    nolabel_line90/CO[0]
    SLICE_X13Y149        LUT4 (Prop_lut4_I3_O)        0.124    13.794 r  nolabel_line90/snake_x[1][5]_i_1/O
                         net (fo=400, routed)         0.990    14.784    nolabel_line72/snake_x_reg[1][0]_0
    SLICE_X12Y153        FDRE                                         r  nolabel_line72/snake_x_reg[19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         1.426     1.426 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.346    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.437 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         1.688     5.125    nolabel_line72/CLK100MHZ
    SLICE_X12Y153        FDRE                                         r  nolabel_line72/snake_x_reg[19][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            nolabel_line102/next_direction_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.328ns (40.769%)  route 0.477ns (59.231%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    N22                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  down_IBUF_inst/O
                         net (fo=6, routed)           0.477     0.761    nolabel_line72/down_IBUF
    SLICE_X4Y124         LUT6 (Prop_lut6_I0_O)        0.045     0.806 r  nolabel_line72/next_direction[1]_i_1/O
                         net (fo=1, routed)           0.000     0.806    nolabel_line102/D[1]
    SLICE_X4Y124         FDRE                                         r  nolabel_line102/next_direction_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.853     2.034    nolabel_line102/CLK100MHZ
    SLICE_X4Y124         FDRE                                         r  nolabel_line102/next_direction_reg[1]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            nolabel_line102/next_direction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.328ns (36.726%)  route 0.566ns (63.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 f  down (IN)
                         net (fo=0)                   0.000     0.000    down
    N22                  IBUF (Prop_ibuf_I_O)         0.283     0.283 f  down_IBUF_inst/O
                         net (fo=6, routed)           0.566     0.849    nolabel_line72/down_IBUF
    SLICE_X4Y124         LUT5 (Prop_lut5_I1_O)        0.045     0.894 r  nolabel_line72/next_direction[0]_i_1/O
                         net (fo=1, routed)           0.000     0.894    nolabel_line102/D[0]
    SLICE_X4Y124         FDRE                                         r  nolabel_line102/next_direction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.853     2.034    nolabel_line102/CLK100MHZ
    SLICE_X4Y124         FDRE                                         r  nolabel_line102/next_direction_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            nolabel_line130/r_tone_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.324ns (32.401%)  route 0.676ns (67.599%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M20                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  up_IBUF_inst/O
                         net (fo=6, routed)           0.425     0.704    nolabel_line130/up_IBUF
    SLICE_X0Y115         LUT4 (Prop_lut4_I2_O)        0.045     0.749 r  nolabel_line130/r_tone_select[1]_i_1/O
                         net (fo=1, routed)           0.251     0.999    nolabel_line130/tone_select[1]
    SLICE_X1Y107         FDRE                                         r  nolabel_line130/r_tone_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.871     2.052    nolabel_line130/CLK100MHZ
    SLICE_X1Y107         FDRE                                         r  nolabel_line130/r_tone_select_reg[1]/C

Slack:                    inf
  Source:                 right
                            (input port)
  Destination:            nolabel_line90/game_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.370ns (33.356%)  route 0.739ns (66.644%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  right (IN)
                         net (fo=0)                   0.000     0.000    right
    M22                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  right_IBUF_inst/O
                         net (fo=6, routed)           0.440     0.720    nolabel_line90/right_IBUF
    SLICE_X2Y124         LUT6 (Prop_lut6_I2_O)        0.045     0.765 r  nolabel_line90/game_status[0]_i_3/O
                         net (fo=1, routed)           0.299     1.065    nolabel_line90/game_status[0]_i_3_n_0
    SLICE_X4Y127         LUT6 (Prop_lut6_I3_O)        0.045     1.110 r  nolabel_line90/game_status[0]_i_1/O
                         net (fo=1, routed)           0.000     1.110    nolabel_line90/game_status[0]_i_1_n_0
    SLICE_X4Y127         FDRE                                         r  nolabel_line90/game_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.856     2.037    nolabel_line90/CLK100MHZ
    SLICE_X4Y127         FDRE                                         r  nolabel_line90/game_status_reg[0]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line90/game_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.372ns (29.930%)  route 0.870ns (70.070%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.403     1.196    nolabel_line90/game_status_reg[1]_5
    SLICE_X5Y128         LUT6 (Prop_lut6_I3_O)        0.045     1.241 r  nolabel_line90/game_status[1]_i_1/O
                         net (fo=1, routed)           0.000     1.241    nolabel_line90/game_status[1]_i_1_n_0
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.857     2.038    nolabel_line90/CLK100MHZ
    SLICE_X5Y128         FDRE                                         r  nolabel_line90/game_status_reg[1]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line130/r_buzzer_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.372ns (29.218%)  route 0.900ns (70.782%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.434     1.227    nolabel_line130/down
    SLICE_X1Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.272 r  nolabel_line130/r_buzzer_out_i_1/O
                         net (fo=1, routed)           0.000     1.272    nolabel_line130/r_buzzer_out_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  nolabel_line130/r_buzzer_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.871     2.052    nolabel_line130/CLK100MHZ
    SLICE_X1Y107         FDRE                                         r  nolabel_line130/r_buzzer_out_reg/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line130/hz_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.372ns (26.173%)  route 1.048ns (73.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.436     1.229    nolabel_line130/down
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.274 r  nolabel_line130/hz_count[0]_i_1/O
                         net (fo=27, routed)          0.146     1.420    nolabel_line130/hz_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.872     2.053    nolabel_line130/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[16]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line130/hz_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.372ns (26.173%)  route 1.048ns (73.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.436     1.229    nolabel_line130/down
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.274 r  nolabel_line130/hz_count[0]_i_1/O
                         net (fo=27, routed)          0.146     1.420    nolabel_line130/hz_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.872     2.053    nolabel_line130/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[17]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line130/hz_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.372ns (26.173%)  route 1.048ns (73.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.436     1.229    nolabel_line130/down
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.274 r  nolabel_line130/hz_count[0]_i_1/O
                         net (fo=27, routed)          0.146     1.420    nolabel_line130/hz_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.872     2.053    nolabel_line130/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[18]/C

Slack:                    inf
  Source:                 left
                            (input port)
  Destination:            nolabel_line130/hz_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.372ns (26.173%)  route 1.048ns (73.827%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 f  left (IN)
                         net (fo=0)                   0.000     0.000    left
    N20                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  left_IBUF_inst/O
                         net (fo=6, routed)           0.466     0.748    nolabel_line130/left_IBUF
    SLICE_X2Y115         LUT4 (Prop_lut4_I3_O)        0.045     0.793 r  nolabel_line130/game_status[1]_i_3/O
                         net (fo=8, routed)           0.436     1.229    nolabel_line130/down
    SLICE_X1Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.274 r  nolabel_line130/hz_count[0]_i_1/O
                         net (fo=27, routed)          0.146     1.420    nolabel_line130/hz_count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.151    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.180 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=718, routed)         0.872     2.053    nolabel_line130/CLK100MHZ
    SLICE_X0Y106         FDRE                                         r  nolabel_line130/hz_count_reg[19]/C





