library verilog;
use verilog.vl_types.all;
entity uart_tx_top is
end uart_tx_top;
