#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 12:45:56 2018
# Process ID: 22728
# Current directory: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23480 C:\Users\andre\Documents\Fall 2018\CMPE264\soc-mips\IOandInterface.xpr
# Log file: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/vivado.log
# Journal file: C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/andre/Documents/Fall 2018/CMPE264/IOandInterface' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 810.727 ; gain = 79.758
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmadec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmreg
INFO: [VRFC 10-311] analyzing module fpmreg1
INFO: [VRFC 10-311] analyzing module fpmregres
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul
INFO: [VRFC 10-2458] undeclared symbol Dnf, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-2845] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module mux2
WARNING: [VRFC 10-2845] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module dreg_of_uf
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-311] analyzing module Dreg_rst
INFO: [VRFC 10-311] analyzing module dreg_full
INFO: [VRFC 10-311] analyzing module sl_one
INFO: [VRFC 10-311] analyzing module fpmul_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmwrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.902 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fpmadec
Compiling module xil_defaultlib.fpmreg
Compiling module xil_defaultlib.fpmreg1
Compiling module xil_defaultlib.fpmul_cu
Compiling module xil_defaultlib.dreg_en(WIDTH=1)
Compiling module xil_defaultlib.dreg_en(WIDTH=10)
Compiling module xil_defaultlib.dreg_en(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=10)
Compiling module xil_defaultlib.subtractor(WIDTH=10)
Compiling module xil_defaultlib.mux2(WIDTH=10)
Compiling module xil_defaultlib.dreg_full(WIDTH=10)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.sl_one(WIDTH=24)
Compiling module xil_defaultlib.mux2(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=24)
Compiling module xil_defaultlib.dreg_full(WIDTH=24)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.dreg_of_uf
Compiling module xil_defaultlib.dreg_full(WIDTH=1)
Compiling module xil_defaultlib.dreg_full
Compiling module xil_defaultlib.dreg_full(WIDTH=23)
Compiling module xil_defaultlib.fpmul_dp_default
Compiling module xil_defaultlib.fpmul
Compiling module xil_defaultlib.fpmregres
Compiling module xil_defaultlib.fpmwrapper
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsoctb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/andre/Documents/Fall -notrace
couldn't read file "C:/Users/andre/Documents/Fall": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Dec  4 12:51:13 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 833.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 876.477 ; gain = 42.574
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/topsoctb/TEST/fa}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmadec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmadec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmreg
INFO: [VRFC 10-311] analyzing module fpmreg1
INFO: [VRFC 10-311] analyzing module fpmregres
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul
INFO: [VRFC 10-2458] undeclared symbol Dnf, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul.v:87]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmul_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-2845] overwriting previous definition of module adder [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:4]
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module mux2
WARNING: [VRFC 10-2845] overwriting previous definition of module mux2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/FPM/fpmul_dp.v:29]
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module dreg_of_uf
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-311] analyzing module Dreg_rst
INFO: [VRFC 10-311] analyzing module dreg_full
INFO: [VRFC 10-311] analyzing module sl_one
INFO: [VRFC 10-311] analyzing module fpmul_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpmwrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/system.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 895.004 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:297]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:299]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port a [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:350]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:351]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port y [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:352]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port d2 [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:54]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 38 for port out [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/fpmwrapper.v:119]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.fpmadec
Compiling module xil_defaultlib.fpmreg
Compiling module xil_defaultlib.fpmreg1
Compiling module xil_defaultlib.fpmul_cu
Compiling module xil_defaultlib.dreg_en(WIDTH=1)
Compiling module xil_defaultlib.dreg_en(WIDTH=10)
Compiling module xil_defaultlib.dreg_en(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=10)
Compiling module xil_defaultlib.subtractor(WIDTH=10)
Compiling module xil_defaultlib.mux2(WIDTH=10)
Compiling module xil_defaultlib.dreg_full(WIDTH=10)
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.sl_one(WIDTH=24)
Compiling module xil_defaultlib.mux2(WIDTH=24)
Compiling module xil_defaultlib.adder(WIDTH=24)
Compiling module xil_defaultlib.dreg_full(WIDTH=24)
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.dreg_of_uf
Compiling module xil_defaultlib.dreg_full(WIDTH=1)
Compiling module xil_defaultlib.dreg_full
Compiling module xil_defaultlib.dreg_full(WIDTH=23)
Compiling module xil_defaultlib.fpmul_dp_default
Compiling module xil_defaultlib.fpmul
Compiling module xil_defaultlib.fpmregres
Compiling module xil_defaultlib.fpmwrapper
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsoctb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Documents/Fall 2018/CMPE264/soc-mips/IOandInterface.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 895.004 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/topsoctb/TEST/fa}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/topsoctb/TEST/imem/dOut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
