strict digraph  {
"0 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[0]/conv2d_0" [id=0, type=conv2d];
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=1, type=batch_norm];
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0" [id=2, type=relu];
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d_0" [id=3, type=conv2d];
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=4, type=batch_norm];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" [id=5, type=relu];
"6 UNet/max_pool2d_0" [id=6, type=max_pool2d];
"7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d_0" [id=7, type=conv2d];
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=8, type=batch_norm];
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0" [id=9, type=relu];
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d_0" [id=10, type=conv2d];
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=11, type=batch_norm];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" [id=12, type=relu];
"13 UNet/max_pool2d_1" [id=13, type=max_pool2d];
"14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d_0" [id=14, type=conv2d];
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=15, type=batch_norm];
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0" [id=16, type=relu];
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d_0" [id=17, type=conv2d];
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=18, type=batch_norm];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" [id=19, type=relu];
"20 UNet/max_pool2d_2" [id=20, type=max_pool2d];
"21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d_0" [id=21, type=conv2d];
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=22, type=batch_norm];
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0" [id=23, type=relu];
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d_0" [id=24, type=conv2d];
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=25, type=batch_norm];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" [id=26, type=relu];
"27 UNet/max_pool2d_3" [id=27, type=max_pool2d];
"28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d_0" [id=28, type=conv2d];
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=29, type=batch_norm];
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0" [id=30, type=relu];
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d_0" [id=31, type=conv2d];
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=32, type=batch_norm];
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0" [id=33, type=relu];
"34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d_0" [id=34, type=conv_transpose2d];
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0" [id=35, type=__getitem__];
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0" [id=36, type=cat];
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" [id=37, type=conv2d];
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=38, type=batch_norm];
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=39, type=relu];
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" [id=40, type=conv2d];
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=41, type=batch_norm];
"42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=42, type=relu];
"43 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d_0" [id=43, type=conv_transpose2d];
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0" [id=44, type=__getitem__];
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0" [id=45, type=cat];
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" [id=46, type=conv2d];
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=47, type=batch_norm];
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=48, type=relu];
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" [id=49, type=conv2d];
"50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=50, type=batch_norm];
"51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=51, type=relu];
"52 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d_0" [id=52, type=conv_transpose2d];
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0" [id=53, type=__getitem__];
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0" [id=54, type=cat];
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" [id=55, type=conv2d];
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=56, type=batch_norm];
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=57, type=relu];
"58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" [id=58, type=conv2d];
"59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=59, type=batch_norm];
"60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=60, type=relu];
"61 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d_0" [id=61, type=conv_transpose2d];
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0" [id=62, type=__getitem__];
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0" [id=63, type=cat];
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" [id=64, type=conv2d];
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" [id=65, type=batch_norm];
"66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" [id=66, type=relu];
"67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" [id=67, type=conv2d];
"68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" [id=68, type=batch_norm];
"69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" [id=69, type=relu];
"70 UNet/Conv2d[last]/conv2d_0" [id=70, type=conv2d];
"0 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[0]/conv2d_0" -> "1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 64, 358, 478)\nports:0 -> 0", style=solid];
"1 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 64, 358, 478)\nports:0 -> 0", style=solid];
"2 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[2]/relu_0" -> "3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 64, 358, 478)\nports:0 -> 0", style=solid];
"3 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/Conv2d[3]/conv2d_0" -> "4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 64, 356, 476)\nports:0 -> 0", style=solid];
"4 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 64, 356, 476)\nports:0 -> 0", style=solid];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" -> "6 UNet/max_pool2d_0"  [label="shape:(1, 64, 356, 476)\nports:0 -> 0", style=solid];
"5 UNet/ModuleList[down_path]/UNetConvBlock[0]/Sequential[block]/ReLU[5]/relu_0" -> "62 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0"  [label="shape:(1, 64, 356, 476)\nports:0 -> 0", style=solid];
"6 UNet/max_pool2d_0" -> "7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 64, 178, 238)\nports:0 -> 0", style=solid];
"7 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[0]/conv2d_0" -> "8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 128, 176, 236)\nports:0 -> 0", style=solid];
"8 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 128, 176, 236)\nports:0 -> 0", style=solid];
"9 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[2]/relu_0" -> "10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 128, 176, 236)\nports:0 -> 0", style=solid];
"10 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/Conv2d[3]/conv2d_0" -> "11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 128, 174, 234)\nports:0 -> 0", style=solid];
"11 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 128, 174, 234)\nports:0 -> 0", style=solid];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" -> "13 UNet/max_pool2d_1"  [label="shape:(1, 128, 174, 234)\nports:0 -> 0", style=solid];
"12 UNet/ModuleList[down_path]/UNetConvBlock[1]/Sequential[block]/ReLU[5]/relu_0" -> "53 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0"  [label="shape:(1, 128, 174, 234)\nports:0 -> 0", style=solid];
"13 UNet/max_pool2d_1" -> "14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 128, 87, 117)\nports:0 -> 0", style=solid];
"14 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[0]/conv2d_0" -> "15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 256, 85, 115)\nports:0 -> 0", style=solid];
"15 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 256, 85, 115)\nports:0 -> 0", style=solid];
"16 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[2]/relu_0" -> "17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 256, 85, 115)\nports:0 -> 0", style=solid];
"17 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/Conv2d[3]/conv2d_0" -> "18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 256, 83, 113)\nports:0 -> 0", style=solid];
"18 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 256, 83, 113)\nports:0 -> 0", style=solid];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" -> "20 UNet/max_pool2d_2"  [label="shape:(1, 256, 83, 113)\nports:0 -> 0", style=solid];
"19 UNet/ModuleList[down_path]/UNetConvBlock[2]/Sequential[block]/ReLU[5]/relu_0" -> "44 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0"  [label="shape:(1, 256, 83, 113)\nports:0 -> 0", style=solid];
"20 UNet/max_pool2d_2" -> "21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 256, 41, 56)\nports:0 -> 0", style=solid];
"21 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[0]/conv2d_0" -> "22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 512, 39, 54)\nports:0 -> 0", style=solid];
"22 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 512, 39, 54)\nports:0 -> 0", style=solid];
"23 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[2]/relu_0" -> "24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 512, 39, 54)\nports:0 -> 0", style=solid];
"24 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/Conv2d[3]/conv2d_0" -> "25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 512, 37, 52)\nports:0 -> 0", style=solid];
"25 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 512, 37, 52)\nports:0 -> 0", style=solid];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" -> "27 UNet/max_pool2d_3"  [label="shape:(1, 512, 37, 52)\nports:0 -> 0", style=solid];
"26 UNet/ModuleList[down_path]/UNetConvBlock[3]/Sequential[block]/ReLU[5]/relu_0" -> "35 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0"  [label="shape:(1, 512, 37, 52)\nports:0 -> 0", style=solid];
"27 UNet/max_pool2d_3" -> "28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 512, 18, 26)\nports:0 -> 0", style=solid];
"28 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[0]/conv2d_0" -> "29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 1024, 16, 24)\nports:0 -> 0", style=solid];
"29 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 1024, 16, 24)\nports:0 -> 0", style=solid];
"30 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[2]/relu_0" -> "31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 1024, 16, 24)\nports:0 -> 0", style=solid];
"31 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/Conv2d[3]/conv2d_0" -> "32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 1024, 14, 22)\nports:0 -> 0", style=solid];
"32 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 1024, 14, 22)\nports:0 -> 0", style=solid];
"33 UNet/ModuleList[down_path]/UNetConvBlock[4]/Sequential[block]/ReLU[5]/relu_0" -> "34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d_0"  [label="shape:(1, 1024, 14, 22)\nports:0 -> 0", style=solid];
"34 UNet/ModuleList[up_path]/UNetUpBlock[0]/ConvTranspose2d[up]/conv_transpose2d_0" -> "36 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0"  [label="shape:(1, 512, 28, 44)\nports:0 -> 0", style=solid];
"35 UNet/ModuleList[up_path]/UNetUpBlock[0]/__getitem___0" -> "36 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0"  [label="shape:(1, 512, 28, 44)\nports:0 -> 1", style=solid];
"36 UNet/ModuleList[up_path]/UNetUpBlock[0]/cat_0" -> "37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 1024, 28, 44)\nports:0 -> 0", style=solid];
"37 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" -> "38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 512, 26, 42)\nports:0 -> 0", style=solid];
"38 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 512, 26, 42)\nports:0 -> 0", style=solid];
"39 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 512, 26, 42)\nports:0 -> 0", style=solid];
"40 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" -> "41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 512, 24, 40)\nports:0 -> 0", style=solid];
"41 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 512, 24, 40)\nports:0 -> 0", style=solid];
"42 UNet/ModuleList[up_path]/UNetUpBlock[0]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "43 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d_0"  [label="shape:(1, 512, 24, 40)\nports:0 -> 0", style=solid];
"43 UNet/ModuleList[up_path]/UNetUpBlock[1]/ConvTranspose2d[up]/conv_transpose2d_0" -> "45 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0"  [label="shape:(1, 256, 48, 80)\nports:0 -> 0", style=solid];
"44 UNet/ModuleList[up_path]/UNetUpBlock[1]/__getitem___0" -> "45 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0"  [label="shape:(1, 256, 48, 80)\nports:0 -> 1", style=solid];
"45 UNet/ModuleList[up_path]/UNetUpBlock[1]/cat_0" -> "46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 512, 48, 80)\nports:0 -> 0", style=solid];
"46 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" -> "47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 256, 46, 78)\nports:0 -> 0", style=solid];
"47 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 256, 46, 78)\nports:0 -> 0", style=solid];
"48 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 256, 46, 78)\nports:0 -> 0", style=solid];
"49 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" -> "50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 256, 44, 76)\nports:0 -> 0", style=solid];
"50 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 256, 44, 76)\nports:0 -> 0", style=solid];
"51 UNet/ModuleList[up_path]/UNetUpBlock[1]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "52 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d_0"  [label="shape:(1, 256, 44, 76)\nports:0 -> 0", style=solid];
"52 UNet/ModuleList[up_path]/UNetUpBlock[2]/ConvTranspose2d[up]/conv_transpose2d_0" -> "54 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0"  [label="shape:(1, 128, 88, 152)\nports:0 -> 0", style=solid];
"53 UNet/ModuleList[up_path]/UNetUpBlock[2]/__getitem___0" -> "54 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0"  [label="shape:(1, 128, 88, 152)\nports:0 -> 1", style=solid];
"54 UNet/ModuleList[up_path]/UNetUpBlock[2]/cat_0" -> "55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 256, 88, 152)\nports:0 -> 0", style=solid];
"55 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" -> "56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 128, 86, 150)\nports:0 -> 0", style=solid];
"56 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 128, 86, 150)\nports:0 -> 0", style=solid];
"57 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 128, 86, 150)\nports:0 -> 0", style=solid];
"58 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" -> "59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 128, 84, 148)\nports:0 -> 0", style=solid];
"59 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 128, 84, 148)\nports:0 -> 0", style=solid];
"60 UNet/ModuleList[up_path]/UNetUpBlock[2]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "61 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d_0"  [label="shape:(1, 128, 84, 148)\nports:0 -> 0", style=solid];
"61 UNet/ModuleList[up_path]/UNetUpBlock[3]/ConvTranspose2d[up]/conv_transpose2d_0" -> "63 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0"  [label="shape:(1, 64, 168, 296)\nports:0 -> 0", style=solid];
"62 UNet/ModuleList[up_path]/UNetUpBlock[3]/__getitem___0" -> "63 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0"  [label="shape:(1, 64, 168, 296)\nports:0 -> 1", style=solid];
"63 UNet/ModuleList[up_path]/UNetUpBlock[3]/cat_0" -> "64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0"  [label="shape:(1, 128, 168, 296)\nports:0 -> 0", style=solid];
"64 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[0]/conv2d_0" -> "65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0"  [label="shape:(1, 64, 166, 294)\nports:0 -> 0", style=solid];
"65 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[1]/batch_norm_0" -> "66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0"  [label="shape:(1, 64, 166, 294)\nports:0 -> 0", style=solid];
"66 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[2]/relu_0" -> "67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0"  [label="shape:(1, 64, 166, 294)\nports:0 -> 0", style=solid];
"67 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/Conv2d[3]/conv2d_0" -> "68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0"  [label="shape:(1, 64, 164, 292)\nports:0 -> 0", style=solid];
"68 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/BatchNorm2d[4]/batch_norm_0" -> "69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0"  [label="shape:(1, 64, 164, 292)\nports:0 -> 0", style=solid];
"69 UNet/ModuleList[up_path]/UNetUpBlock[3]/UNetConvBlock[conv_block]/Sequential[block]/ReLU[5]/relu_0" -> "70 UNet/Conv2d[last]/conv2d_0"  [label="shape:(1, 64, 164, 292)\nports:0 -> 0", style=solid];
}
