

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Wed Apr 20 16:10:35 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 1.59ns  loc: dct.c:71
:0  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (5)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r (6)  [1/1] 0.00ns  loc: dct.c:71
:1  %r = phi i4 [ 0, %0 ], [ %r_cast8_mid2_v, %.reset ]

ST_2: c (7)  [1/1] 0.00ns
:2  %c = phi i4 [ 0, %0 ], [ %c_1, %.reset ]

ST_2: exitcond_flatten (8)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (9)  [1/1] 2.32ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_12 (10)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: r_1 (12)  [1/1] 2.35ns  loc: dct.c:71
.reset:0  %r_1 = add i4 1, %r

ST_2: exitcond2 (15)  [1/1] 3.10ns  loc: dct.c:73
.reset:3  %exitcond2 = icmp eq i4 %c, -8

ST_2: c_mid2 (16)  [1/1] 2.07ns  loc: dct.c:73
.reset:4  %c_mid2 = select i1 %exitcond2, i4 0, i4 %c

ST_2: r_cast8_mid2_v (17)  [1/1] 2.07ns  loc: dct.c:71
.reset:5  %r_cast8_mid2_v = select i1 %exitcond2, i4 %r_1, i4 %r

ST_2: tmp_1 (20)  [1/1] 0.00ns  loc: dct.c:71
.reset:8  %tmp_1 = trunc i4 %r_cast8_mid2_v to i3


 <State 3>: 5.57ns
ST_3: tmp (18)  [1/1] 0.00ns  loc: dct.c:71
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_cast8_mid2_v, i3 0)

ST_3: tmp_1_cast (19)  [1/1] 0.00ns  loc: dct.c:71
.reset:7  %tmp_1_cast = zext i7 %tmp to i8

ST_3: tmp_mid2 (21)  [1/1] 0.00ns  loc: dct.c:74
.reset:9  %tmp_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_3: c_cast6 (22)  [1/1] 0.00ns  loc: dct.c:73
.reset:10  %c_cast6 = zext i4 %c_mid2 to i6

ST_3: c_cast5_cast (23)  [1/1] 0.00ns  loc: dct.c:74
.reset:11  %c_cast5_cast = zext i4 %c_mid2 to i8

ST_3: tmp_4 (24)  [1/1] 2.32ns  loc: dct.c:74
.reset:12  %tmp_4 = add i8 %tmp_1_cast, %c_cast5_cast

ST_3: tmp_4_cast (25)  [1/1] 0.00ns  loc: dct.c:74
.reset:13  %tmp_4_cast = zext i8 %tmp_4 to i32

ST_3: buf_addr (26)  [1/1] 0.00ns  loc: dct.c:74
.reset:14  %buf_addr = getelementptr [64 x i16]* %buf_r, i32 0, i32 %tmp_4_cast

ST_3: buf_load (30)  [2/2] 3.25ns  loc: dct.c:74
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_3: sum3 (31)  [1/1] 2.31ns  loc: dct.c:73
.reset:19  %sum3 = add i6 %c_cast6, %tmp_mid2

ST_3: c_1 (36)  [1/1] 2.35ns  loc: dct.c:73
.reset:24  %c_1 = add i4 1, %c_mid2


 <State 4>: 6.51ns
ST_4: StgValue_29 (13)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_4: empty (14)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_4: StgValue_31 (27)  [1/1] 0.00ns  loc: dct.c:74
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str13) nounwind

ST_4: tmp_2 (28)  [1/1] 0.00ns  loc: dct.c:74
.reset:16  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str13)

ST_4: StgValue_33 (29)  [1/1] 0.00ns  loc: dct.c:75
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: buf_load (30)  [1/2] 3.25ns  loc: dct.c:74
.reset:18  %buf_load = load i16* %buf_addr, align 2

ST_4: sum3_cast (32)  [1/1] 0.00ns  loc: dct.c:73
.reset:20  %sum3_cast = zext i6 %sum3 to i32

ST_4: output_addr (33)  [1/1] 0.00ns  loc: dct.c:74
.reset:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_cast

ST_4: StgValue_37 (34)  [1/1] 3.25ns  loc: dct.c:74
.reset:22  store i16 %buf_load, i16* %output_addr, align 2

ST_4: empty_5 (35)  [1/1] 0.00ns  loc: dct.c:74
.reset:23  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str13, i32 %tmp_2)

ST_4: StgValue_39 (37)  [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_40 (39)  [1/1] 0.00ns  loc: dct.c:76
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
r                   (phi              ) [ 001000]
c                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
indvar_flatten_next (add              ) [ 011110]
StgValue_12         (br               ) [ 000000]
r_1                 (add              ) [ 000000]
exitcond2           (icmp             ) [ 000000]
c_mid2              (select           ) [ 001100]
r_cast8_mid2_v      (select           ) [ 011110]
tmp_1               (trunc            ) [ 001100]
tmp                 (bitconcatenate   ) [ 000000]
tmp_1_cast          (zext             ) [ 000000]
tmp_mid2            (bitconcatenate   ) [ 000000]
c_cast6             (zext             ) [ 000000]
c_cast5_cast        (zext             ) [ 000000]
tmp_4               (add              ) [ 000000]
tmp_4_cast          (zext             ) [ 000000]
buf_addr            (getelementptr    ) [ 001010]
sum3                (add              ) [ 001010]
c_1                 (add              ) [ 011010]
StgValue_29         (specloopname     ) [ 000000]
empty               (speclooptripcount) [ 000000]
StgValue_31         (specloopname     ) [ 000000]
tmp_2               (specregionbegin  ) [ 000000]
StgValue_33         (specpipeline     ) [ 000000]
buf_load            (load             ) [ 000000]
sum3_cast           (zext             ) [ 000000]
output_addr         (getelementptr    ) [ 000000]
StgValue_37         (store            ) [ 000000]
empty_5             (specregionend    ) [ 000000]
StgValue_39         (br               ) [ 011110]
StgValue_40         (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="buf_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="8" slack="0"/>
<pin id="50" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="output_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_37_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="71" class="1005" name="indvar_flatten_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="1"/>
<pin id="73" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="indvar_flatten_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="r_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="1"/>
<pin id="84" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="c_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="1"/>
<pin id="95" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="c_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="4" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten_next_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="4" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="exitcond2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_mid2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="r_cast8_mid2_v_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_1_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_mid2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="1"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="c_cast6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast6/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="c_cast5_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast5_cast/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_4_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_4_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sum3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="1"/>
<pin id="192" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sum3_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="exitcond_flatten_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="202" class="1005" name="indvar_flatten_next_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="207" class="1005" name="c_mid2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_mid2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="r_cast8_mid2_v_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_cast8_mid2_v "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="buf_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="sum3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="c_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="22" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="53" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="75" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="75" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="86" pin="4"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="97" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="97" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="122" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="116" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="86" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="176"><net_src comp="155" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="169" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="159" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="201"><net_src comp="104" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="110" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="210"><net_src comp="128" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="217"><net_src comp="136" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="223"><net_src comp="144" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="228"><net_src comp="46" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="233"><net_src comp="183" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="238"><net_src comp="189" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {4 }
 - Input state : 
	Port: write_data : buf_r | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_12 : 2
		r_1 : 1
		exitcond2 : 1
		c_mid2 : 2
		r_cast8_mid2_v : 2
		tmp_1 : 3
	State 3
		tmp_1_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		buf_addr : 4
		buf_load : 5
		sum3 : 1
	State 4
		output_addr : 1
		StgValue_37 : 2
		empty_5 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_110 |    26   |    12   |
|          |         r_1_fu_116         |    17   |    9    |
|    add   |        tmp_4_fu_172        |    26   |    12   |
|          |         sum3_fu_183        |    23   |    11   |
|          |         c_1_fu_189         |    17   |    9    |
|----------|----------------------------|---------|---------|
|  select  |        c_mid2_fu_128       |    0    |    4    |
|          |    r_cast8_mid2_v_fu_136   |    0    |    4    |
|----------|----------------------------|---------|---------|
|   icmp   |   exitcond_flatten_fu_104  |    0    |    4    |
|          |      exitcond2_fu_122      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_144        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|         tmp_fu_148         |    0    |    0    |
|          |       tmp_mid2_fu_159      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      tmp_1_cast_fu_155     |    0    |    0    |
|          |       c_cast6_fu_166       |    0    |    0    |
|   zext   |     c_cast5_cast_fu_169    |    0    |    0    |
|          |      tmp_4_cast_fu_178     |    0    |    0    |
|          |      sum3_cast_fu_194      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   109   |    67   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      buf_addr_reg_225     |    6   |
|        c_1_reg_235        |    4   |
|       c_mid2_reg_207      |    4   |
|          c_reg_93         |    4   |
|  exitcond_flatten_reg_198 |    1   |
|indvar_flatten_next_reg_202|    7   |
|   indvar_flatten_reg_71   |    7   |
|   r_cast8_mid2_v_reg_214  |    4   |
|          r_reg_82         |    4   |
|        sum3_reg_230       |    6   |
|       tmp_1_reg_220       |    3   |
+---------------------------+--------+
|           Total           |   50   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   109  |   67   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   50   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   159  |   76   |
+-----------+--------+--------+--------+
