<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 15:55:35 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>BOOG(1) CAO-VLSI Reference Manual BOOG(1)</p>

<p style="margin-top: 1em">NAME <br>
BooG - Binding and Optimizing On Gates.</p>

<p style="margin-top: 1em">SYNOPSIS <br>
boog [-hmxold] input_file output_file [lax_file]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
boog is a mapper of a behavioural description onto a
predefined standard cell library as SXLIB. It is the second
step of the logic synthesis: it builds a gate network using
a <br>
standard cell library.</p>

<p style="margin-top: 1em">Input file description <br>
The logic level behavioural description (.vbe file) uses the
same VHDL subset as the logic simulator asimut, the FSM
synthesizer syf, the functional abstractor yagle and the
for&acirc; <br>
mal prover proof (for further information about the subset
of VHDL, see the &quot;vbe&quot; manual). <br>
Some constraints due to hardware mapping exist. These
attributes are only supported by technology mapping onto a
standard cell library as sxlib. <br>
For the register signal description, only one condition
statement must appear. STABLE must be strictely used as a
negativ motion and joined to clock setup value. Setup can be
on <br>
high or low value, but it would be worthy to choose it
accordingly with hardware register cell. <br>
# Example <br>
label: BLOCK (NOT ck &rsquo;STABLE and ck=&rsquo;1&rsquo;)
<br>
BEGIN <br>
reg &lt;= GUARDED expr; <br>
END BLOCK;</p>

<p style="margin-top: 1em">You can also put a write enable
condition to your register: <br>
label: BLOCK (NOT ck &rsquo;STABLE and ck=&rsquo;1&rsquo;
and wen=&rsquo;1&rsquo;) <br>
BEGIN <br>
reg &lt;= GUARDED expr; <br>
END BLOCK;</p>

<p style="margin-top: 1em">A special feature has been
introduced in the VHDL subset in order to allow the
don&rsquo;t care description for external outputs and
internal registers : A bit signal can take the
&rsquo;d&rsquo; <br>
value. This value is interpreted as a &rsquo;0&rsquo; by the
logic simulator asimut. Don&rsquo;t Cares are automatically
generated by syf in the resulting &rsquo;.vbe&rsquo;
file.</p>

<p style="margin-top: 1em">Output file description <br>
A pure standard cell netlist is produced by boog. This file
is destinated for /fBloon/fP alliance utility to improve RC
delays. Any equipotential keeps its name from connector <br>
to connector. In trouble case, buffers are inserted to
respect this VHDL constraint.</p>

<p style="margin-top: 1em">lax Parameter file description
<br>
The lax file is common with other logic synthesis tools and
is used for driving the synthesis process. See lax(5) manual
for more detail.</p>

<p style="margin-top: 1em">lax uses a lot of parameters to
guide every step of the synthesis process. Some parameters
are globally used (for example, optimization level whereas
others are specifically <br>
used (load capacitance for the netlist optimization only).
Here is the default lax file (see the user&rsquo;s manual
for further information about the syntax of the
&rsquo;.lax&rsquo; file):</p>

<p style="margin-top: 1em">Optimization mode = 2 (50% area
- 50% delay) <br>
Input impedance = 0 <br>
Output capacitance = 0 <br>
Delayed input = none <br>
Auxiliary signal saved = none</p>

<p style="margin-top: 1em">Mapping with a standard cell
library <br>
Every cell appearing in the directory defined by the
environment variable MBK_TARGET_LIB may be used by boog
since they are described as a &rsquo;.vbe&rsquo; file. There
are some restric&acirc; <br>
tions about the type of the cell used. Every cell has to
have only one output. The cell must be characterized. The
timing and area information required by boog are specified
in <br>
the &quot;generic&quot; clause of the &quot;.vbe&quot;
file.</p>

<p style="margin-top: 1em">OPTION <br>
-h Help mode. Displays possible uses of boog.</p>

<p style="margin-top: 1em">-m optim_mode <br>
Optimization mode. Can be defined in lax file, it&rsquo;s
only a shortcut to define it on command line. This mode
number has an array defined between 0 and 4. It indicates
<br>
the way of optimization the user wants. If 0 is chosen, the
circuit area will be improved. On the other hand, 4 will
improve circuit delays. 2 is a medium value for <br>
optimization.</p>

<p style="margin-top: 1em">-x xsch_mode <br>
Generate a &rsquo;.xsc&rsquo; file. It is a color map for
each signals contained in output_file network. This file is
used by xsch to view the netlist. By choosing level 0 or 1
for <br>
xsch_mode, you can color respectively the critical path or
all signals with delay graduation.</p>

<p style="margin-top: 1em">-o output_file <br>
Just another way to show explicitly the VST output file
name.</p>

<p style="margin-top: 1em">-l lax_file <br>
Just another way to show explicitly the LAX parameter file
name.</p>

<p style="margin-top: 1em">-d debug_file <br>
Generates a VBE debug file. It comes from internal result
algorithm. Users aren&rsquo;t concerned.</p>

<p style="margin-top: 1em">ENVIRONMENT VARIABLES <br>
The following environment variables have to be set before
using boog :</p>

<p style="margin-top: 1em">MBK_CATA_LIB gives the auxiliary
paths of the directories of input files (behavioural
description).</p>

<p style="margin-top: 1em">MBK_TARGET_LIB gives the path
(single) of the directory of the selected standard cell
library.</p>

<p style="margin-top: 1em">MBK_OUT_LO gives the output
format of the structural description.</p>

<p style="margin-top: 1em">EXAMPLE <br>
You can call boog as follows : <br>
boog alu alu</p>

<p style="margin-top: 1em">SEE ALSO <br>
boog(1), boom(1), loon(1), lax(5), vbe(5), proof(1),
asimut(1), vhdl(5), ocp(1), nero(1), sxlib(5).</p>

<p style="margin-top: 1em">ASIM/LIP6 Jun 29 2000
BOOG(1)</p>
<hr>
</body>
</html>
