# do {main_fms_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# 
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 12:23:12 on Jan 22,2021
# vcom -93 -work xil_defaultlib ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/ALU.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/DIS_RAM_SP.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/data_buffer.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/dff.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/main_fsm.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/w_sticker.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/hdl/weight_buffer.vhd ../../../../../../Ip_repo/ip_repo/MyAcc_3.0/tb/main_fsm_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity DIS_RAM_SP
# -- Compiling architecture Behavioral of DIS_RAM_SP
# -- Compiling entity data_buffer
# -- Compiling architecture behav of data_buffer
# -- Compiling entity dff
# -- Compiling architecture str of dff
# -- Compiling entity main_fsm
# -- Compiling architecture behav of main_fsm
# -- Compiling entity w_sticker
# -- Compiling architecture behav of w_sticker
# -- Compiling entity weight_buffer
# -- Compiling architecture behav of weight_buffer
# -- Compiling entity main_fms_tb
# -- Compiling architecture behav of main_fms_tb
# End time: 12:23:13 on Jan 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
