// Seed: 4193285660
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output supply1 id_8,
    input uwire id_9
);
  wire id_11;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10,
    input wire id_11,
    output wand id_12,
    input supply0 id_13,
    input tri0 id_14,
    output uwire id_15#(.id_17(1))
);
  logic id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6,
      id_12,
      id_15,
      id_12,
      id_4,
      id_7,
      id_15,
      id_5
  );
endmodule
