# configuration register initialization --------------------------- 
110
00000000000000000000100000000000
1000111111110111
# read configuration register ------------------------------------- 
010
00000000000000000000100000000000
# single write, memory space -------------------------------------- 
100
01001010101010101000001100101001
1110010100101001
# single read, memory space --------------------------------------- 
000
01001010101010101000001100101001
# write burst, memory space --------------------------------------- 
101
00000001010
00111101000100101111000100111010
1110110011001110
1100110010011000
1011101000011010
0000101110000010
1100101001111000
0001010100010001
1100101111100111
0010100010110000
0110101001000110
1100101101000001
# read burst, memory space ---------------------------------------- 
001
00000001010
00111101000100101111000100111010
# write configuration register - enter DPD mode ------------------- 
110
00000000000000000000100000000000
0000111111110111
# single read, memory space --------------------------------------- 
000
10001100101111001100110010000100
# write configuration register - exit DPD mode -------------------- 
110
00000000000000000000100000000000
1000111111111111
# read configuration register ------------------------------------- 
010
00000000000000000000100000000000
