vcs -sverilog $SAED90nm_PATH aes_synth_opt.v test_aes_128.v -debug_all
./simv -gui
