<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 325</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page325-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce325.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;9-13</p>
<p style="position:absolute;top:47px;left:560px;white-space:nowrap" class="ft01">PROCESSOR&#160;MANAGEMENT&#160;AND INITIALIZATION</p>
<p style="position:absolute;top:97px;left:69px;white-space:nowrap" class="ft02">9.9 MODE&#160;</p>
<p style="position:absolute;top:97px;left:209px;white-space:nowrap" class="ft02">SWITCHING</p>
<p style="position:absolute;top:133px;left:69px;white-space:nowrap" class="ft05">To&#160;use the&#160;processor in&#160;protected mode after hardware or&#160;software&#160;reset, a mode switch&#160;must be performed from&#160;<br/>real-address&#160;mode. Once&#160;in protected mode, software generally does&#160;not need to return&#160;to real-address mode.&#160;To&#160;<br/>run&#160;software written&#160;to run in&#160;real-address mode (8086 mode), it is&#160;generally more&#160;convenient to run the software&#160;<br/>in virtual-8086 mode,&#160;than&#160;to switch back&#160;to&#160;real-address mode.</p>
<p style="position:absolute;top:233px;left:69px;white-space:nowrap" class="ft04">9.9.1&#160;</p>
<p style="position:absolute;top:233px;left:149px;white-space:nowrap" class="ft04">Switching to&#160;Protected Mode</p>
<p style="position:absolute;top:264px;left:69px;white-space:nowrap" class="ft06">Before&#160;switching to&#160;protected mode&#160;from&#160;real&#160;mode,&#160;a minimum set of system&#160;data structures&#160;and&#160;code&#160;modules&#160;<br/>must be loaded&#160;into memory,&#160;<a href="o_fe12b1e2a880e0ce-321.html">as described in Section&#160;9.8,&#160;“Software Initialization for Protected-Mode&#160;Operation.”&#160;<br/></a>Once&#160;these&#160;tables are&#160;created, software initialization&#160;code&#160;can&#160;switch&#160;into protected&#160;mode.<br/>Protected mode&#160;is&#160;entered&#160;by executing&#160;a&#160;MOV&#160;CR0&#160;instruction that&#160;sets the PE flag in the&#160;CR0 register.&#160;(In the&#160;<br/>same instruction,&#160;the PG flag in register CR0 can be set to&#160;enable paging.)&#160;Execution in protected mode begins with&#160;<br/>a CPL of 0.<br/>Intel 64&#160;and IA-32&#160;processors have&#160;slightly different&#160;requirements&#160;for switching to&#160;protected mode. To&#160;insure&#160;<br/>upwards&#160;and downwards code&#160;compatibility with Intel&#160;64&#160;and IA-32 processors,&#160;we&#160;recommend&#160;that&#160;you&#160;follow&#160;<br/>these steps:<br/>1.&#160;Disable interrupts.&#160;A&#160;CLI instruction disables&#160;maskable&#160;hardware interrupts.&#160;NMI interrupts can&#160;be&#160;disabled&#160;</p>
<p style="position:absolute;top:451px;left:95px;white-space:nowrap" class="ft05">with external&#160;circuitry.&#160;(Software must guarantee&#160;that&#160;no&#160;exceptions or&#160;interrupts are&#160;generated&#160;during&#160;the&#160;<br/>mode switching&#160;operation.)</p>
<p style="position:absolute;top:492px;left:69px;white-space:nowrap" class="ft07">2.&#160;Execute the&#160;LGDT&#160;instruction to&#160;load&#160;the GDTR&#160;register with the&#160;base&#160;address of the GDT.<br/>3.&#160;Execute a&#160;MOV&#160;CR0 instruction that sets the&#160;PE&#160;flag&#160;(and&#160;optionally&#160;the PG flag)&#160;in control register&#160;CR0.<br/>4.&#160;Immediately following the&#160;MOV&#160;CR0 instruction,&#160;execute&#160;a&#160;far JMP or&#160;far&#160;CALL instruction.&#160;(This operation is&#160;</p>
<p style="position:absolute;top:556px;left:95px;white-space:nowrap" class="ft03">typically&#160;a far jump or&#160;call to&#160;the&#160;next instruction in&#160;the instruction stream.)</p>
<p style="position:absolute;top:580px;left:69px;white-space:nowrap" class="ft03">5.&#160;The&#160;JMP&#160;or CALL instruction immediately after&#160;the MOV&#160;CR0&#160;instruction changes&#160;the&#160;flow of execution&#160;and&#160;</p>
<p style="position:absolute;top:597px;left:95px;white-space:nowrap" class="ft03">serializes&#160;the&#160;processor.</p>
<p style="position:absolute;top:621px;left:69px;white-space:nowrap" class="ft03">6.&#160;If&#160;paging is&#160;enabled,&#160;the code for&#160;the MOV CR0&#160;instruction and&#160;the JMP or&#160;CALL&#160;instruction must come&#160;from&#160;a&#160;</p>
<p style="position:absolute;top:637px;left:95px;white-space:nowrap" class="ft05">page&#160;that&#160;is identity&#160;mapped&#160;(that is, the&#160;linear address&#160;before&#160;the jump is&#160;the same&#160;as&#160;the physical address&#160;<br/>after paging and protected&#160;mode is&#160;enabled). The&#160;target&#160;instruction for&#160;the&#160;JMP or&#160;CALL instruction does&#160;not&#160;<br/>need&#160;to be identity mapped.</p>
<p style="position:absolute;top:694px;left:69px;white-space:nowrap" class="ft03">7.&#160;If a&#160;local descriptor table is going to be&#160;used,&#160;execute&#160;the&#160;LLDT&#160;instruction to load the segment selector for the&#160;</p>
<p style="position:absolute;top:711px;left:95px;white-space:nowrap" class="ft03">LDT in&#160;the LDTR&#160;register.</p>
<p style="position:absolute;top:735px;left:69px;white-space:nowrap" class="ft03">8.&#160;Execute&#160;the&#160;LTR&#160;instruction to load&#160;the&#160;task&#160;register with&#160;a segment selector to&#160;the initial&#160;protected-mode&#160;task&#160;</p>
<p style="position:absolute;top:751px;left:95px;white-space:nowrap" class="ft03">or to&#160;a writable area&#160;of&#160;memory&#160;that can be used to&#160;store TSS&#160;information on a&#160;task switch.</p>
<p style="position:absolute;top:775px;left:69px;white-space:nowrap" class="ft03">9.&#160;After&#160;entering&#160;protected mode, the segment registers&#160;continue&#160;to&#160;hold the&#160;contents they had in real-address&#160;</p>
<p style="position:absolute;top:792px;left:95px;white-space:nowrap" class="ft07">mode. The&#160;JMP or&#160;CALL instruction in step&#160;4 resets the&#160;CS register. Perform&#160;one of the following&#160;operations to&#160;<br/>update the&#160;contents of the remaining&#160;segment&#160;registers.<br/>—&#160;Reload segment registers DS,&#160;SS,&#160;ES, FS, and&#160;GS. If the&#160;ES, FS,&#160;and/or GS&#160;registers are not going&#160;to&#160;be&#160;</p>
<p style="position:absolute;top:849px;left:120px;white-space:nowrap" class="ft03">used, load them&#160;with a&#160;null selector.</p>
<p style="position:absolute;top:873px;left:95px;white-space:nowrap" class="ft03">—&#160;Perform&#160;a JMP&#160;or&#160;CALL instruction to&#160;a new task,&#160;which automatically resets the&#160;values of the&#160;segment&#160;</p>
<p style="position:absolute;top:889px;left:120px;white-space:nowrap" class="ft03">registers and branches to&#160;a&#160;new code segment.</p>
<p style="position:absolute;top:913px;left:69px;white-space:nowrap" class="ft06">10.&#160;Execute&#160;the&#160;LIDT&#160;instruction to&#160;load the&#160;IDTR&#160;register&#160;with the&#160;address and&#160;limit of the&#160;protected-mode&#160;IDT.<br/>11.&#160;Execute&#160;the&#160;STI instruction to&#160;enable&#160;maskable&#160;hardware&#160;interrupts and perform the&#160;necessary&#160;hardware&#160;</p>
<p style="position:absolute;top:954px;left:95px;white-space:nowrap" class="ft03">operation&#160;to enable NMI interrupts.</p>
<p style="position:absolute;top:978px;left:69px;white-space:nowrap" class="ft05">Random failures&#160;can occur if other&#160;instructions&#160;exist between steps&#160;3 and 4&#160;above.&#160;Failures will be&#160;readily seen&#160;in&#160;<br/>some situations, such as&#160;when&#160;instructions&#160;that reference&#160;memory are&#160;inserted&#160;between&#160;steps 3&#160;and 4&#160;while in&#160;<br/>system management&#160;mode.</p>
</div>
</body>
</html>
