TimeQuest Timing Analyzer report for ACPU2_0
Fri Sep 13 20:33:18 2013
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'current_state.RAM'
 13. Slow 1200mV 85C Model Setup: 'current_state.inc_add'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Hold: 'current_state.RAM'
 16. Slow 1200mV 85C Model Hold: 'current_state.inc_add'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.RAM'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.inc_add'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'current_state.RAM'
 33. Slow 1200mV 0C Model Setup: 'current_state.inc_add'
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Hold: 'current_state.RAM'
 36. Slow 1200mV 0C Model Hold: 'current_state.inc_add'
 37. Slow 1200mV 0C Model Hold: 'clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.RAM'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.inc_add'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'current_state.inc_add'
 52. Fast 1200mV 0C Model Setup: 'current_state.RAM'
 53. Fast 1200mV 0C Model Setup: 'clk'
 54. Fast 1200mV 0C Model Hold: 'current_state.RAM'
 55. Fast 1200mV 0C Model Hold: 'current_state.inc_add'
 56. Fast 1200mV 0C Model Hold: 'clk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.RAM'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.inc_add'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ACPU2_0                                                           ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                       ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; Clock Name            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                   ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+
; clk                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                   ;
; current_state.inc_add ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.inc_add } ;
; current_state.RAM     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.RAM }     ;
+-----------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                          ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 66.9 MHz   ; 66.9 MHz        ; current_state.RAM     ;      ;
; 122.44 MHz ; 122.44 MHz      ; current_state.inc_add ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary            ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.RAM     ; -7.468 ; -1823.334     ;
; current_state.inc_add ; -7.167 ; -1340.499     ;
; clk                   ; -4.205 ; -1362.544     ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.RAM     ; -3.993 ; -812.376      ;
; current_state.inc_add ; -3.565 ; -750.852      ;
; clk                   ; -2.848 ; -192.361      ;
+-----------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------------------+--------+------------------+
; Clock                 ; Slack  ; End Point TNS    ;
+-----------------------+--------+------------------+
; clk                   ; -3.000 ; -1071.807        ;
; current_state.RAM     ; -2.585 ; -1459.570        ;
; current_state.inc_add ; 0.346  ; 0.000            ;
+-----------------------+--------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.RAM'                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+
; -7.468 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.763      ; 7.825      ;
; -7.442 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.845      ; 7.888      ;
; -7.423 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.785      ; 7.809      ;
; -7.411 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.821      ; 7.835      ;
; -7.392 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 0.757      ; 7.748      ;
; -7.377 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 1.033      ; 7.872      ;
; -7.376 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.792      ; 7.769      ;
; -7.369 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~130 ; clk          ; current_state.RAM ; 0.500        ; 0.836      ; 7.804      ;
; -7.364 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.893      ; 7.858      ;
; -7.363 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 1.127      ; 8.089      ;
; -7.347 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 1.193      ; 8.132      ;
; -7.346 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 0.803      ; 7.748      ;
; -7.339 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.902      ; 7.834      ;
; -7.328 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~82  ; clk          ; current_state.RAM ; 0.500        ; 0.886      ; 7.819      ;
; -7.327 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.383      ; 8.311      ;
; -7.323 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~129 ; clk          ; current_state.RAM ; 0.500        ; 0.783      ; 7.879      ;
; -7.317 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.740      ; 7.658      ;
; -7.317 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 1.173      ; 8.089      ;
; -7.314 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~101 ; clk          ; current_state.RAM ; 0.500        ; 0.787      ; 7.875      ;
; -7.298 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~131 ; clk          ; current_state.RAM ; 0.500        ; 0.861      ; 7.623      ;
; -7.287 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 0.827      ; 7.712      ;
; -7.286 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 1.027      ; 7.791      ;
; -7.285 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 0.888      ; 7.805      ;
; -7.278 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~103 ; clk          ; current_state.RAM ; 0.500        ; 0.848      ; 7.597      ;
; -7.274 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~33  ; clk          ; current_state.RAM ; 0.500        ; 1.500      ; 8.373      ;
; -7.274 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 0.834      ; 7.707      ;
; -7.267 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~101 ; clk          ; current_state.RAM ; 0.500        ; 0.794      ; 7.835      ;
; -7.261 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.950      ; 7.804      ;
; -7.256 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 1.258      ; 8.146      ;
; -7.253 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~69  ; clk          ; current_state.RAM ; 0.500        ; 0.831      ; 7.864      ;
; -7.248 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~107 ; clk          ; current_state.RAM ; 0.500        ; 0.732      ; 7.605      ;
; -7.246 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~133 ; clk          ; current_state.RAM ; 0.500        ; 0.963      ; 7.810      ;
; -7.241 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~115 ; clk          ; current_state.RAM ; 0.500        ; 0.881      ; 7.598      ;
; -7.239 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~78  ; clk          ; current_state.RAM ; 0.500        ; 1.258      ; 8.090      ;
; -7.227 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 1.207      ; 8.032      ;
; -7.221 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~106 ; clk          ; current_state.RAM ; 0.500        ; 0.783      ; 7.611      ;
; -7.214 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 1.214      ; 8.027      ;
; -7.209 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~108 ; clk          ; current_state.RAM ; 0.500        ; 0.909      ; 7.898      ;
; -7.208 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 1.075      ; 7.761      ;
; -7.206 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~69  ; clk          ; current_state.RAM ; 0.500        ; 0.838      ; 7.824      ;
; -7.205 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 0.909      ; 7.706      ;
; -7.203 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~106 ; clk          ; current_state.RAM ; 0.500        ; 0.789      ; 7.599      ;
; -7.199 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~133 ; clk          ; current_state.RAM ; 0.500        ; 0.970      ; 7.770      ;
; -7.198 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 0.736      ; 7.533      ;
; -7.196 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~123 ; clk          ; current_state.RAM ; 0.500        ; 0.908      ; 7.574      ;
; -7.194 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.797      ; 7.584      ;
; -7.192 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~75  ; clk          ; current_state.RAM ; 0.500        ; 0.789      ; 7.584      ;
; -7.192 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~83  ; clk          ; current_state.RAM ; 0.500        ; 0.957      ; 7.618      ;
; -7.191 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~72  ; clk          ; current_state.RAM ; 0.500        ; 0.839      ; 7.635      ;
; -7.191 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.833      ; 7.625      ;
; -7.189 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218 ; clk          ; current_state.RAM ; 0.500        ; 1.342      ; 7.490      ;
; -7.188 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.099      ; 7.888      ;
; -7.187 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.703      ; 7.491      ;
; -7.186 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~119 ; clk          ; current_state.RAM ; 0.500        ; 0.696      ; 7.512      ;
; -7.184 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 1.173      ; 7.949      ;
; -7.181 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~74  ; clk          ; current_state.RAM ; 0.500        ; 0.840      ; 7.626      ;
; -7.181 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 0.899      ; 7.678      ;
; -7.180 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 0.941      ; 7.715      ;
; -7.180 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~108 ; clk          ; current_state.RAM ; 0.500        ; 1.279      ; 8.239      ;
; -7.179 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~122 ; clk          ; current_state.RAM ; 0.500        ; 0.785      ; 7.569      ;
; -7.174 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~110 ; clk          ; current_state.RAM ; 0.500        ; 1.238      ; 8.017      ;
; -7.171 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218 ; clk          ; current_state.RAM ; 0.500        ; 1.348      ; 7.478      ;
; -7.166 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.363      ; 8.130      ;
; -7.165 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~194 ; clk          ; current_state.RAM ; 0.500        ; 0.953      ; 7.746      ;
; -7.165 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.864      ; 7.623      ;
; -7.163 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 0.922      ; 7.563      ;
; -7.163 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~74  ; clk          ; current_state.RAM ; 0.500        ; 0.846      ; 7.614      ;
; -7.162 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a96~porta_we_reg  ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.967      ; 7.730      ;
; -7.162 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 0.906      ; 7.667      ;
; -7.161 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~122 ; clk          ; current_state.RAM ; 0.500        ; 0.791      ; 7.557      ;
; -7.156 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~140 ; clk          ; current_state.RAM ; 0.500        ; 0.948      ; 7.705      ;
; -7.156 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.824      ; 7.574      ;
; -7.152 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 0.782      ; 7.533      ;
; -7.141 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~103 ; clk          ; current_state.RAM ; 0.500        ; 1.322      ; 7.934      ;
; -7.136 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~95  ; clk          ; current_state.RAM ; 0.500        ; 1.455      ; 8.183      ;
; -7.127 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~140 ; clk          ; current_state.RAM ; 0.500        ; 1.318      ; 8.046      ;
; -7.120 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 1.321      ; 8.035      ;
; -7.112 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.922      ; 7.637      ;
; -7.110 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~191 ; clk          ; current_state.RAM ; 0.500        ; 0.966      ; 7.848      ;
; -7.108 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~145 ; clk          ; current_state.RAM ; 0.500        ; 0.959      ; 7.841      ;
; -7.106 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~125 ; clk          ; current_state.RAM ; 0.500        ; 1.084      ; 7.783      ;
; -7.106 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 1.707      ; 8.405      ;
; -7.103 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.882      ; 7.588      ;
; -7.100 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.897      ; 8.598      ;
; -7.096 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~85  ; clk          ; current_state.RAM ; 0.500        ; 1.408      ; 8.097      ;
; -7.091 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 0.867      ; 7.590      ;
; -7.091 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_we_reg  ; mem~125 ; clk          ; current_state.RAM ; 0.500        ; 0.903      ; 7.587      ;
; -7.088 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.890      ; 7.571      ;
; -7.085 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~142 ; clk          ; current_state.RAM ; 0.500        ; 1.393      ; 8.086      ;
; -7.085 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_we_reg  ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 1.100      ; 7.784      ;
; -7.078 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~101 ; clk          ; current_state.RAM ; 0.500        ; 0.705      ; 7.557      ;
; -7.077 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a75~porta_we_reg  ; mem~80  ; clk          ; current_state.RAM ; 0.500        ; 1.278      ; 7.985      ;
; -7.076 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 1.013      ; 7.683      ;
; -7.075 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a34~porta_we_reg  ; mem~103 ; clk          ; current_state.RAM ; 0.500        ; 1.451      ; 7.997      ;
; -7.074 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_we_reg  ; mem~130 ; clk          ; current_state.RAM ; 0.500        ; 1.651      ; 8.324      ;
; -7.072 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_we_reg  ; mem~80  ; clk          ; current_state.RAM ; 0.500        ; 1.125      ; 7.827      ;
; -7.071 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 1.134      ; 7.667      ;
; -7.070 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~186 ; clk          ; current_state.RAM ; 0.500        ; 0.897      ; 7.566      ;
; -7.070 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a90~porta_we_reg  ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 1.170      ; 7.841      ;
; -7.062 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 1.094      ; 7.618      ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.inc_add'                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; -7.167 ; add[6]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 7.188      ;
; -7.091 ; add[6]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.061     ; 7.207      ;
; -7.004 ; add[7]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.056     ; 7.028      ;
; -6.983 ; add[9]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.146     ; 6.917      ;
; -6.955 ; add[5]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.064     ; 6.971      ;
; -6.945 ; add[7]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.055     ; 6.953      ;
; -6.940 ; add[14]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.060     ; 6.960      ;
; -6.932 ; add[9]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.145     ; 6.850      ;
; -6.930 ; add[7]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.058     ; 7.049      ;
; -6.917 ; add[9]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.148     ; 6.946      ;
; -6.915 ; add[6]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.058     ; 6.920      ;
; -6.882 ; add[13]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.057     ; 6.905      ;
; -6.879 ; add[5]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.066     ; 6.990      ;
; -6.868 ; add[5]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.063     ; 6.868      ;
; -6.820 ; add[13]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.056     ; 6.827      ;
; -6.690 ; add[8]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.185     ; 6.585      ;
; -6.614 ; add[8]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.187     ; 6.604      ;
; -6.612 ; add[12]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.058     ; 6.634      ;
; -6.588 ; add[10]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.069     ; 6.599      ;
; -6.536 ; add[12]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.060     ; 6.653      ;
; -6.512 ; add[10]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.071     ; 6.618      ;
; -6.438 ; add[8]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.184     ; 6.317      ;
; -6.432 ; add[13]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 6.550      ;
; -6.360 ; add[12]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.057     ; 6.366      ;
; -6.344 ; add[11]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.063     ; 6.361      ;
; -6.336 ; add[10]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.068     ; 6.331      ;
; -6.268 ; add[11]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.065     ; 6.380      ;
; -6.265 ; add[11]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.062     ; 6.266      ;
; -6.245 ; add[14]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 6.249      ;
; -6.093 ; add[4]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.048     ; 6.125      ;
; -6.017 ; add[4]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.050     ; 6.144      ;
; -5.841 ; add[4]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.047     ; 5.857      ;
; -5.675 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.356      ; 7.490      ;
; -5.657 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.362      ; 7.478      ;
; -5.641 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 3.025      ; 8.267      ;
; -5.588 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 3.115      ; 8.177      ;
; -5.563 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 3.073      ; 8.237      ;
; -5.559 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 3.485      ; 8.518      ;
; -5.523 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~259 ; clk                   ; current_state.inc_add ; 1.000        ; 2.153      ; 7.774      ;
; -5.517 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 2.681      ; 7.829      ;
; -5.500 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.920      ; 8.021      ;
; -5.493 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 2.177      ; 7.762      ;
; -5.488 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.751      ; 7.838      ;
; -5.466 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.379      ; 7.304      ;
; -5.464 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 2.547      ; 8.103      ;
; -5.435 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.398      ; 7.292      ;
; -5.432 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113 ; clk                   ; current_state.inc_add ; 0.500        ; 2.799      ; 7.825      ;
; -5.428 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 2.607      ; 7.628      ;
; -5.414 ; add[15]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 5.435      ;
; -5.413 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~161 ; clk                   ; current_state.inc_add ; 1.000        ; 2.564      ; 8.083      ;
; -5.413 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~247 ; clk                   ; current_state.inc_add ; 1.000        ; 2.113      ; 7.621      ;
; -5.413 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 2.821      ; 7.824      ;
; -5.410 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.799      ; 7.808      ;
; -5.403 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~159 ; clk                   ; current_state.inc_add ; 1.000        ; 2.646      ; 8.323      ;
; -5.400 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 3.264      ; 8.263      ;
; -5.397 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~212 ; clk                   ; current_state.inc_add ; 0.500        ; 3.394      ; 8.392      ;
; -5.394 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 3.094      ; 7.962      ;
; -5.392 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~51  ; clk                   ; current_state.inc_add ; 0.500        ; 2.879      ; 7.597      ;
; -5.390 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 3.013      ; 8.004      ;
; -5.386 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 2.692      ; 7.852      ;
; -5.385 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 3.083      ; 8.067      ;
; -5.384 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~223 ; clk                   ; current_state.inc_add ; 1.000        ; 2.429      ; 7.918      ;
; -5.375 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~211 ; clk                   ; current_state.inc_add ; 0.500        ; 2.881      ; 7.856      ;
; -5.371 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~162 ; clk                   ; current_state.inc_add ; 1.000        ; 2.624      ; 8.100      ;
; -5.366 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 2.828      ; 7.784      ;
; -5.357 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 3.062      ; 8.193      ;
; -5.355 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~37  ; clk                   ; current_state.inc_add ; 0.500        ; 2.727      ; 7.862      ;
; -5.345 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.646      ; 7.590      ;
; -5.344 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~236 ; clk                   ; current_state.inc_add ; 0.500        ; 2.794      ; 7.734      ;
; -5.340 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~250 ; clk                   ; current_state.inc_add ; 1.000        ; 2.202      ; 7.642      ;
; -5.334 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~248 ; clk                   ; current_state.inc_add ; 1.000        ; 2.200      ; 7.630      ;
; -5.333 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~245 ; clk                   ; current_state.inc_add ; 1.000        ; 2.211      ; 7.824      ;
; -5.326 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~200 ; clk                   ; current_state.inc_add ; 0.500        ; 2.949      ; 7.878      ;
; -5.325 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~159 ; clk                   ; current_state.inc_add ; 1.000        ; 2.694      ; 8.293      ;
; -5.322 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~250 ; clk                   ; current_state.inc_add ; 1.000        ; 2.208      ; 7.630      ;
; -5.321 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~209 ; clk                   ; current_state.inc_add ; 0.500        ; 3.238      ; 8.225      ;
; -5.321 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~42  ; clk                   ; current_state.inc_add ; 0.500        ; 2.686      ; 7.611      ;
; -5.315 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~236 ; clk                   ; current_state.inc_add ; 0.500        ; 3.164      ; 8.075      ;
; -5.309 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~249 ; clk                   ; current_state.inc_add ; 1.000        ; 2.258      ; 7.672      ;
; -5.309 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~202 ; clk                   ; current_state.inc_add ; 0.500        ; 2.976      ; 7.889      ;
; -5.308 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~37  ; clk                   ; current_state.inc_add ; 0.500        ; 2.734      ; 7.822      ;
; -5.307 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~226 ; clk                   ; current_state.inc_add ; 1.000        ; 2.398      ; 7.804      ;
; -5.306 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~223 ; clk                   ; current_state.inc_add ; 1.000        ; 2.477      ; 7.888      ;
; -5.303 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~52  ; clk                   ; current_state.inc_add ; 0.500        ; 3.124      ; 8.027      ;
; -5.303 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 2.898      ; 7.800      ;
; -5.303 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~42  ; clk                   ; current_state.inc_add ; 0.500        ; 2.692      ; 7.599      ;
; -5.302 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~40  ; clk                   ; current_state.inc_add ; 0.500        ; 2.697      ; 7.598      ;
; -5.301 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~156 ; clk                   ; current_state.inc_add ; 1.000        ; 2.577      ; 8.152      ;
; -5.299 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 2.156      ; 7.547      ;
; -5.297 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~254 ; clk                   ; current_state.inc_add ; 1.000        ; 2.639      ; 8.037      ;
; -5.294 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~231 ; clk                   ; current_state.inc_add ; 0.500        ; 2.720      ; 7.620      ;
; -5.294 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 3.458      ; 8.226      ;
; -5.292 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~43  ; clk                   ; current_state.inc_add ; 0.500        ; 2.816      ; 7.572      ;
; -5.291 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 3.081      ; 7.965      ;
; -5.291 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~202 ; clk                   ; current_state.inc_add ; 0.500        ; 2.982      ; 7.877      ;
; -5.290 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~95  ; clk                   ; current_state.inc_add ; 1.000        ; 2.801      ; 8.183      ;
; -5.286 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~245 ; clk                   ; current_state.inc_add ; 1.000        ; 2.218      ; 7.784      ;
; -5.281 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~33  ; clk                   ; current_state.inc_add ; 1.000        ; 2.993      ; 8.373      ;
; -5.279 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~46  ; clk                   ; current_state.inc_add ; 0.500        ; 3.144      ; 8.018      ;
; -5.278 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~101 ; clk                   ; current_state.inc_add ; 0.500        ; 2.823      ; 7.875      ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -4.205 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.722     ; 3.511      ;
; -4.205 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.722     ; 3.511      ;
; -4.204 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.716     ; 3.516      ;
; -4.168 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.360     ; 3.836      ;
; -4.168 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.360     ; 3.836      ;
; -4.167 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.354     ; 3.841      ;
; -4.160 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.355     ; 3.833      ;
; -4.160 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.355     ; 3.833      ;
; -4.159 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.349     ; 3.838      ;
; -4.141 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.704     ; 3.465      ;
; -4.141 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.704     ; 3.465      ;
; -4.140 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.698     ; 3.470      ;
; -4.134 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.773     ; 3.389      ;
; -4.134 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.773     ; 3.389      ;
; -4.133 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.697     ; 3.464      ;
; -4.133 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.697     ; 3.464      ;
; -4.132 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.767     ; 3.393      ;
; -4.132 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.691     ; 3.469      ;
; -4.128 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.441     ; 3.715      ;
; -4.128 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.441     ; 3.715      ;
; -4.127 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.350     ; 3.805      ;
; -4.127 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.350     ; 3.805      ;
; -4.127 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.435     ; 3.720      ;
; -4.126 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.344     ; 3.810      ;
; -4.091 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.646     ; 3.473      ;
; -4.091 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.646     ; 3.473      ;
; -4.090 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.640     ; 3.478      ;
; -4.069 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.135     ; 3.962      ;
; -4.069 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.135     ; 3.962      ;
; -4.068 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.139     ; 3.957      ;
; -4.068 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.139     ; 3.957      ;
; -4.068 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.129     ; 3.967      ;
; -4.067 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.133     ; 3.962      ;
; -4.054 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.148     ; 3.934      ;
; -4.054 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.148     ; 3.934      ;
; -4.053 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.142     ; 3.939      ;
; -4.043 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.666     ; 3.405      ;
; -4.043 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.666     ; 3.405      ;
; -4.042 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.660     ; 3.410      ;
; -4.036 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.725     ; 3.339      ;
; -4.036 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.725     ; 3.339      ;
; -4.035 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.719     ; 3.344      ;
; -4.023 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.363     ; 3.688      ;
; -4.023 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.363     ; 3.688      ;
; -4.021 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.357     ; 3.692      ;
; -4.018 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.122     ; 3.924      ;
; -4.018 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.122     ; 3.924      ;
; -4.017 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.440     ; 3.605      ;
; -4.017 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.440     ; 3.605      ;
; -4.016 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.116     ; 3.928      ;
; -4.015 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.434     ; 3.609      ;
; -4.007 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.700     ; 3.335      ;
; -4.007 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.700     ; 3.335      ;
; -4.006 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.707     ; 3.327      ;
; -4.006 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.707     ; 3.327      ;
; -4.005 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.126     ; 3.907      ;
; -4.005 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.126     ; 3.907      ;
; -4.005 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.694     ; 3.339      ;
; -4.004 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.120     ; 3.912      ;
; -4.004 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.701     ; 3.331      ;
; -3.995 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.776     ; 3.247      ;
; -3.995 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.776     ; 3.247      ;
; -3.993 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.770     ; 3.251      ;
; -3.968 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.347     ; 3.649      ;
; -3.968 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.347     ; 3.649      ;
; -3.966 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.341     ; 3.653      ;
; -3.964 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.136     ; 3.856      ;
; -3.964 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.136     ; 3.856      ;
; -3.962 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.130     ; 3.860      ;
; -3.952 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.444     ; 3.536      ;
; -3.952 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.444     ; 3.536      ;
; -3.950 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.438     ; 3.540      ;
; -3.947 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.358     ; 3.617      ;
; -3.947 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.358     ; 3.617      ;
; -3.946 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.352     ; 3.622      ;
; -3.944 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.427     ; 3.545      ;
; -3.944 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.427     ; 3.545      ;
; -3.943 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.421     ; 3.550      ;
; -3.940 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.419     ; 3.549      ;
; -3.940 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.419     ; 3.549      ;
; -3.938 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.693     ; 3.273      ;
; -3.938 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.693     ; 3.273      ;
; -3.938 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.413     ; 3.553      ;
; -3.937 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.687     ; 3.278      ;
; -3.928 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.411     ; 3.545      ;
; -3.928 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.411     ; 3.545      ;
; -3.927 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.405     ; 3.550      ;
; -3.924 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.649     ; 3.303      ;
; -3.924 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.649     ; 3.303      ;
; -3.922 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.643     ; 3.307      ;
; -3.914 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.394     ; 3.548      ;
; -3.914 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.394     ; 3.548      ;
; -3.912 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.388     ; 3.552      ;
; -3.911 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.692     ; 3.247      ;
; -3.911 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.692     ; 3.247      ;
; -3.909 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.392     ; 3.545      ;
; -3.909 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.392     ; 3.545      ;
; -3.909 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.686     ; 3.251      ;
; -3.908 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.386     ; 3.550      ;
; -3.900 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a59~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.720     ; 3.208      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.RAM'                                                                       ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; -3.993 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.262      ; 4.501      ;
; -3.968 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.173      ; 4.437      ;
; -3.968 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.166      ; 4.430      ;
; -3.904 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.217      ; 4.545      ;
; -3.903 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.140      ; 4.469      ;
; -3.890 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.114      ; 4.456      ;
; -3.881 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.101      ; 4.452      ;
; -3.878 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.062      ; 4.416      ;
; -3.876 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.141      ; 4.497      ;
; -3.873 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.066      ; 4.425      ;
; -3.873 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.409      ; 4.768      ;
; -3.866 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.194      ; 4.560      ;
; -3.855 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.159      ; 4.536      ;
; -3.850 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.168      ; 4.550      ;
; -3.835 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.197      ; 4.594      ;
; -3.817 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.216      ; 4.631      ;
; -3.814 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.091      ; 4.509      ;
; -3.813 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.005      ; 4.424      ;
; -3.810 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.100      ; 4.522      ;
; -3.801 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.005      ; 4.436      ;
; -3.778 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.247      ; 4.701      ;
; -3.760 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.157      ; 4.629      ;
; -3.751 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.171      ; 4.652      ;
; -3.735 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.978      ; 4.475      ;
; -3.726 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.219      ; 4.725      ;
; -3.723 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.100      ; 4.609      ;
; -3.717 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.956      ; 4.471      ;
; -3.713 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.901      ; 4.420      ;
; -3.712 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.002      ; 4.522      ;
; -3.710 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.989      ; 4.511      ;
; -3.706 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.055      ; 4.581      ;
; -3.702 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.059      ; 4.589      ;
; -3.700 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.935      ; 4.467      ;
; -3.694 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.908      ; 4.446      ;
; -3.689 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.923      ; 4.466      ;
; -3.673 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.931      ; 4.490      ;
; -3.672 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.953      ; 4.513      ;
; -3.668 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.907      ; 4.471      ;
; -3.668 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.912      ; 4.476      ;
; -3.645 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.068      ; 4.655      ;
; -3.635 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.885      ; 4.482      ;
; -3.627 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.757      ; 4.362      ;
; -3.624 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.782      ; 4.390      ;
; -3.620 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.098      ; 4.710      ;
; -3.617 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.973      ; 4.588      ;
; -3.609 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.953      ; 4.576      ;
; -3.604 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.888      ; 4.516      ;
; -3.602 ; current_state.RAM ; mem~119 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.932      ; 4.562      ;
; -3.599 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.896      ; 4.529      ;
; -3.598 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.772      ; 4.406      ;
; -3.598 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.932      ; 4.566      ;
; -3.595 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.753      ; 4.390      ;
; -3.595 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.938      ; 4.575      ;
; -3.593 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.786      ; 4.425      ;
; -3.593 ; current_state.RAM ; mem~145 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.962      ; 4.601      ;
; -3.588 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.058      ; 4.702      ;
; -3.586 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.959      ; 4.605      ;
; -3.577 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.789      ; 4.444      ;
; -3.573 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.771      ; 4.430      ;
; -3.571 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.968      ; 4.629      ;
; -3.570 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.781      ; 4.443      ;
; -3.567 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.910      ; 4.575      ;
; -3.564 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.799      ; 4.467      ;
; -3.564 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.140      ; 4.328      ;
; -3.561 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.119      ; 4.790      ;
; -3.555 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.632      ; 4.309      ;
; -3.552 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.409      ; 4.609      ;
; -3.551 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.647      ; 4.328      ;
; -3.551 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.856      ; 4.537      ;
; -3.549 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.750      ; 4.433      ;
; -3.547 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.173      ; 4.378      ;
; -3.542 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.884      ; 4.574      ;
; -3.534 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.680      ; 4.378      ;
; -3.534 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.955      ; 4.653      ;
; -3.534 ; current_state.RAM ; mem~129 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.951      ; 4.649      ;
; -3.532 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.746      ; 4.446      ;
; -3.528 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.635      ; 4.339      ;
; -3.524 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.654      ; 4.362      ;
; -3.523 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.217      ; 4.446      ;
; -3.522 ; current_state.RAM ; mem~53  ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.054      ; 4.764      ;
; -3.521 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.952      ; 4.663      ;
; -3.516 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.166      ; 4.402      ;
; -3.510 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.141      ; 4.383      ;
; -3.510 ; current_state.RAM ; mem~118 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.949      ; 4.671      ;
; -3.509 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.932      ; 4.655      ;
; -3.506 ; current_state.RAM ; mem~71  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.885      ; 4.611      ;
; -3.506 ; current_state.RAM ; mem~81  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.877      ; 4.603      ;
; -3.503 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.673      ; 4.402      ;
; -3.501 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.262      ; 4.513      ;
; -3.497 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.216      ; 4.471      ;
; -3.491 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.791      ; 4.532      ;
; -3.489 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.771      ; 4.514      ;
; -3.487 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.759      ; 4.504      ;
; -3.483 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.749      ; 4.498      ;
; -3.480 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.626      ; 4.378      ;
; -3.469 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.RAM ; 0.000        ; 8.118      ; 4.881      ;
; -3.469 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.911      ; 4.674      ;
; -3.466 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.891      ; 4.657      ;
; -3.464 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; -0.500       ; 8.194      ; 4.482      ;
; -3.463 ; current_state.RAM ; mem~144 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.963      ; 4.732      ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.inc_add'                                                                       ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; -3.565 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.750      ; 4.437      ;
; -3.565 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.743      ; 4.430      ;
; -3.561 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.918      ; 4.609      ;
; -3.532 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.726      ; 4.446      ;
; -3.516 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.716      ; 4.452      ;
; -3.510 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.771      ; 4.513      ;
; -3.506 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.725      ; 4.471      ;
; -3.500 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.717      ; 4.469      ;
; -3.498 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.733      ; 4.487      ;
; -3.476 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.730      ; 4.506      ;
; -3.473 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.703      ; 4.482      ;
; -3.469 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.600      ; 4.383      ;
; -3.465 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.575      ; 4.362      ;
; -3.462 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.600      ; 4.390      ;
; -3.452 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.736      ; 4.536      ;
; -3.445 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.715      ; 4.522      ;
; -3.442 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.706      ; 4.516      ;
; -3.433 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.571      ; 4.390      ;
; -3.433 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.756      ; 4.575      ;
; -3.414 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.573      ; 4.411      ;
; -3.410 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.582      ; 4.424      ;
; -3.409 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.876      ; 4.719      ;
; -3.405 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.728      ; 4.575      ;
; -3.398 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.582      ; 4.436      ;
; -3.397 ; current_state.RAM ; mem~172 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.588      ; 4.443      ;
; -3.395 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.598      ; 4.455      ;
; -3.390 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.576      ; 4.438      ;
; -3.387 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.568      ; 4.433      ;
; -3.375 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.715      ; 4.592      ;
; -3.370 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.564      ; 4.446      ;
; -3.357 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.734      ; 4.629      ;
; -3.348 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.748      ; 4.652      ;
; -3.348 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.516      ; 4.420      ;
; -3.341 ; current_state.RAM ; mem~171 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.587      ; 4.498      ;
; -3.335 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.627      ; 4.544      ;
; -3.329 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.609      ; 4.532      ;
; -3.325 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.577      ; 4.504      ;
; -3.321 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.567      ; 4.498      ;
; -3.309 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.579      ; 4.522      ;
; -3.308 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.546      ; 4.490      ;
; -3.307 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.448      ; 4.393      ;
; -3.303 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.527      ; 4.476      ;
; -3.299 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.557      ; 4.510      ;
; -3.297 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.512      ; 4.467      ;
; -3.272 ; current_state.RAM ; mem~173 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.727      ; 4.707      ;
; -3.269 ; current_state.RAM ; mem~178 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.715      ; 4.698      ;
; -3.265 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.415      ; 4.402      ;
; -3.254 ; current_state.RAM ; mem~268 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.543      ; 4.541      ;
; -3.247 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.382      ; 4.387      ;
; -3.234 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.511      ; 4.529      ;
; -3.233 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.547      ; 4.566      ;
; -3.221 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.412      ; 4.443      ;
; -3.217 ; current_state.RAM ; mem~261 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.485      ; 4.520      ;
; -3.214 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.550      ; 4.588      ;
; -3.211 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.359      ; 4.400      ;
; -3.204 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.437      ; 4.485      ;
; -3.198 ; current_state.RAM ; mem~26  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.650      ; 4.704      ;
; -3.190 ; current_state.RAM ; mem~145 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.539      ; 4.601      ;
; -3.186 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.471      ; 4.537      ;
; -3.185 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.418      ; 4.485      ;
; -3.179 ; current_state.RAM ; mem~266 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.341      ; 4.414      ;
; -3.177 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.499      ; 4.574      ;
; -3.170 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.350      ; 4.432      ;
; -3.170 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.501      ; 4.583      ;
; -3.168 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.545      ; 4.629      ;
; -3.162 ; current_state.RAM ; mem~119 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.391      ; 4.481      ;
; -3.155 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.483      ; 4.580      ;
; -3.155 ; current_state.RAM ; mem~243 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.331      ; 4.428      ;
; -3.150 ; current_state.RAM ; mem~168 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.576      ; 4.678      ;
; -3.149 ; current_state.RAM ; mem~118 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.408      ; 4.511      ;
; -3.148 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.411      ; 4.515      ;
; -3.146 ; current_state.RAM ; mem~180 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.563      ; 4.669      ;
; -3.141 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.717      ; 4.328      ;
; -3.141 ; current_state.RAM ; mem~71  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.500      ; 4.611      ;
; -3.141 ; current_state.RAM ; mem~81  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.492      ; 4.603      ;
; -3.139 ; current_state.RAM ; mem~51  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.318      ; 4.431      ;
; -3.131 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.414      ; 4.535      ;
; -3.124 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.750      ; 4.378      ;
; -3.104 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.526      ; 4.674      ;
; -3.101 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.506      ; 4.657      ;
; -3.098 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.582      ; 4.736      ;
; -3.094 ; current_state.RAM ; mem~53  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.518      ; 4.676      ;
; -3.094 ; current_state.RAM ; mem~267 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.343      ; 4.501      ;
; -3.093 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.743      ; 4.402      ;
; -3.091 ; current_state.RAM ; mem~129 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.410      ; 4.571      ;
; -3.091 ; current_state.RAM ; mem~239 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.352      ; 4.513      ;
; -3.084 ; current_state.RAM ; mem~77  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.516      ; 4.684      ;
; -3.081 ; current_state.RAM ; mem~84  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.490      ; 4.661      ;
; -3.081 ; current_state.RAM ; mem~271 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.341      ; 4.512      ;
; -3.075 ; current_state.RAM ; mem~166 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.548      ; 4.725      ;
; -3.062 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.716      ; 4.406      ;
; -3.061 ; current_state.RAM ; mem~28  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.644      ; 4.835      ;
; -3.060 ; current_state.RAM ; mem~144 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.540      ; 4.732      ;
; -3.059 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.583      ; 4.776      ;
; -3.059 ; current_state.RAM ; mem~174 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.563      ; 4.756      ;
; -3.059 ; current_state.RAM ; mem~276 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.490      ; 4.683      ;
; -3.057 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.730      ; 4.425      ;
; -3.049 ; current_state.RAM ; mem~114 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.315      ; 4.518      ;
; -3.045 ; current_state.RAM ; mem~265 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.328      ; 4.535      ;
; -3.041 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 7.733      ; 4.444      ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                             ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -2.848 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.113      ; 1.749      ;
; -2.715 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.018      ; 1.787      ;
; -2.611 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.095      ; 1.968      ;
; -2.579 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.770      ; 1.675      ;
; -2.556 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.072      ; 2.000      ;
; -2.481 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.669      ; 1.672      ;
; -2.463 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.003      ; 2.024      ;
; -2.441 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.053      ; 2.096      ;
; -2.414 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.372      ; 2.442      ;
; -2.411 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.021      ; 2.094      ;
; -2.399 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 3.946      ; 2.031      ;
; -2.367 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.952      ; 2.069      ;
; -2.286 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.113      ; 1.811      ;
; -2.254 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.089      ; 2.319      ;
; -2.232 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.100      ; 2.352      ;
; -2.203 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.130      ; 2.411      ;
; -2.174 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a6~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 3.766      ; 2.076      ;
; -2.172 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.075      ; 2.387      ;
; -2.159 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.108      ; 2.433      ;
; -2.153 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.018      ; 1.849      ;
; -2.126 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a24~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.018      ; 2.376      ;
; -2.124 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.015      ; 2.375      ;
; -2.123 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a50~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.045      ; 2.406      ;
; -2.109 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 4.031      ; 2.406      ;
; -2.106 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.009      ; 2.387      ;
; -2.103 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.761      ; 2.142      ;
; -2.101 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.439      ; 2.822      ;
; -2.099 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.130      ; 2.515      ;
; -2.099 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.110      ; 2.495      ;
; -2.094 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a16~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.053      ; 2.443      ;
; -2.084 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a87~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.752      ; 2.152      ;
; -2.081 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.637      ; 2.040      ;
; -2.078 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a38~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.744      ; 2.150      ;
; -2.049 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.095      ; 2.030      ;
; -2.040 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a70~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.629      ; 2.073      ;
; -2.034 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.992      ; 2.442      ;
; -2.031 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.955      ; 2.408      ;
; -2.020 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.061      ; 2.525      ;
; -2.017 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.770      ; 1.737      ;
; -2.015 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.945      ; 2.414      ;
; -2.013 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a97~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.145      ; 2.616      ;
; -2.008 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.145      ; 2.621      ;
; -1.994 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.638      ; 2.128      ;
; -1.994 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.072      ; 2.062      ;
; -1.988 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.565      ; 2.061      ;
; -1.967 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a26~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.956      ; 2.473      ;
; -1.929 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.098      ; 2.653      ;
; -1.929 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.036      ; 2.591      ;
; -1.919 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.669      ; 1.734      ;
; -1.908 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.125      ; 2.701      ;
; -1.902 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.112      ; 2.694      ;
; -1.901 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.113      ; 2.696      ;
; -1.901 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.003      ; 2.086      ;
; -1.899 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.000      ; 2.585      ;
; -1.879 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.053      ; 2.158      ;
; -1.852 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.372      ; 2.504      ;
; -1.841 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.021      ; 2.164      ;
; -1.837 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 3.946      ; 2.093      ;
; -1.830 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.024      ; 2.678      ;
; -1.805 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.952      ; 2.131      ;
; -1.802 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 4.038      ; 2.720      ;
; -1.790 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a55~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.792      ; 2.486      ;
; -1.789 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.140      ; 2.835      ;
; -1.778 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.134      ; 2.840      ;
; -1.753 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.946      ; 2.677      ;
; -1.749 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a54~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.757      ; 2.492      ;
; -1.734 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.617      ; 2.367      ;
; -1.730 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.764      ; 2.518      ;
; -1.730 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a27~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.932      ; 2.686      ;
; -1.724 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.960      ; 2.720      ;
; -1.722 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a25~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.624      ; 2.386      ;
; -1.716 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.743      ; 2.511      ;
; -1.716 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.928      ; 2.696      ;
; -1.694 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a57~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.609      ; 2.399      ;
; -1.692 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.089      ; 2.381      ;
; -1.686 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.890      ; 2.688      ;
; -1.677 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a53~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.680      ; 2.487      ;
; -1.674 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.644      ; 2.454      ;
; -1.670 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.100      ; 2.414      ;
; -1.664 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a61~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.707      ; 2.527      ;
; -1.637 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.130      ; 2.477      ;
; -1.612 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a6~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 3.766      ; 2.138      ;
; -1.610 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.075      ; 2.449      ;
; -1.602 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a90~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.678      ; 2.560      ;
; -1.593 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.108      ; 2.499      ;
; -1.575 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.664      ; 2.573      ;
; -1.564 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a24~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.018      ; 2.438      ;
; -1.562 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.015      ; 2.437      ;
; -1.561 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a50~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.045      ; 2.468      ;
; -1.554 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a18~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.946      ; 2.876      ;
; -1.547 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 4.031      ; 2.468      ;
; -1.544 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.009      ; 2.449      ;
; -1.533 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.761      ; 2.212      ;
; -1.532 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a16~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.053      ; 2.505      ;
; -1.531 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.439      ; 2.892      ;
; -1.529 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 4.130      ; 2.585      ;
; -1.529 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.110      ; 2.565      ;
; -1.519 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.637      ; 2.102      ;
; -1.514 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a87~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.752      ; 2.222      ;
; -1.508 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a38~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.744      ; 2.220      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                         ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.RAM'                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------+
; -2.585 ; -2.585       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~190                ;
; -2.585 ; -2.585       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~190|dataa          ;
; -2.580 ; -2.580       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~182|datac          ;
; -2.577 ; -2.577       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~196|datac          ;
; -2.576 ; -2.576       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~184|datac          ;
; -2.575 ; -2.575       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~187|datac          ;
; -2.574 ; -2.574       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~183|datac          ;
; -2.573 ; -2.573       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~182                ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~194|datad          ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|inclk[0]  ;
; -2.573 ; -2.573       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|outclk    ;
; -2.572 ; -2.572       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~193|datac          ;
; -2.570 ; -2.570       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~196                ;
; -2.569 ; -2.569       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~184                ;
; -2.568 ; -2.568       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~181|datac          ;
; -2.568 ; -2.568       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~186|datad          ;
; -2.568 ; -2.568       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~187                ;
; -2.568 ; -2.568       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~189|datad          ;
; -2.568 ; -2.568       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~191|datad          ;
; -2.567 ; -2.567       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~183                ;
; -2.567 ; -2.567       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~185|datad          ;
; -2.566 ; -2.566       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~188|datad          ;
; -2.566 ; -2.566       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~193                ;
; -2.566 ; -2.566       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~195|datad          ;
; -2.565 ; -2.565       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~192|datad          ;
; -2.561 ; -2.561       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~128|datac          ;
; -2.561 ; -2.561       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~181                ;
; -2.560 ; -2.560       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5clkctrl|inclk[0]  ;
; -2.560 ; -2.560       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5clkctrl|outclk    ;
; -2.558 ; -2.558       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~131|datac          ;
; -2.554 ; -2.554       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~123|datac          ;
; -2.554 ; -2.554       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~127|datad          ;
; -2.554 ; -2.554       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~128                ;
; -2.554 ; -2.554       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~131                ;
; -2.554 ; -2.554       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~132|datad          ;
; -2.553 ; -2.553       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~120|datac          ;
; -2.553 ; -2.553       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~124|datad          ;
; -2.553 ; -2.553       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~125|datad          ;
; -2.552 ; -2.552       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~121|datad          ;
; -2.552 ; -2.552       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~122|datad          ;
; -2.551 ; -2.551       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~118|datad          ;
; -2.551 ; -2.551       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~130|datad          ;
; -2.550 ; -2.550       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~117|datad          ;
; -2.550 ; -2.550       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~123                ;
; -2.550 ; -2.550       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~126|datad          ;
; -2.550 ; -2.550       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~129|datad          ;
; -2.548 ; -2.548       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~119|datad          ;
; -2.546 ; -2.546       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~120                ;
; -2.543 ; -2.543       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~194                ;
; -2.541 ; -2.541       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0|combout          ;
; -2.538 ; -2.538       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~186                ;
; -2.538 ; -2.538       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~189                ;
; -2.538 ; -2.538       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~191                ;
; -2.537 ; -2.537       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~185                ;
; -2.536 ; -2.536       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~188                ;
; -2.536 ; -2.536       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~195                ;
; -2.535 ; -2.535       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~192                ;
; -2.524 ; -2.524       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~124                ;
; -2.524 ; -2.524       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~125                ;
; -2.524 ; -2.524       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~127                ;
; -2.524 ; -2.524       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~132                ;
; -2.524 ; -2.524       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5|combout          ;
; -2.522 ; -2.522       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~121                ;
; -2.522 ; -2.522       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~122                ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~118                ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~129                ;
; -2.521 ; -2.521       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~130                ;
; -2.520 ; -2.520       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~117                ;
; -2.520 ; -2.520       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~126                ;
; -2.519 ; -2.519       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~119                ;
; -2.487 ; -2.487       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~11clkctrl|inclk[0] ;
; -2.487 ; -2.487       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~11clkctrl|outclk   ;
; -2.482 ; -2.482       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~70|datad           ;
; -2.482 ; -2.482       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~71|datad           ;
; -2.481 ; -2.481       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~84|datad           ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~76|datad           ;
; -2.480 ; -2.480       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~82|datad           ;
; -2.479 ; -2.479       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~74|datad           ;
; -2.479 ; -2.479       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~75|datad           ;
; -2.479 ; -2.479       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~78|datad           ;
; -2.479 ; -2.479       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~80|datad           ;
; -2.479 ; -2.479       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~83|datac           ;
; -2.478 ; -2.478       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~72|datad           ;
; -2.478 ; -2.478       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~77|datad           ;
; -2.478 ; -2.478       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~79|datad           ;
; -2.478 ; -2.478       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~81|datad           ;
; -2.477 ; -2.477       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~73|datad           ;
; -2.476 ; -2.476       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~69|datad           ;
; -2.475 ; -2.475       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~83                 ;
; -2.452 ; -2.452       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~70                 ;
; -2.452 ; -2.452       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~71                 ;
; -2.451 ; -2.451       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~84                 ;
; -2.450 ; -2.450       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~76                 ;
; -2.450 ; -2.450       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~82                 ;
; -2.449 ; -2.449       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~74                 ;
; -2.449 ; -2.449       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~75                 ;
; -2.449 ; -2.449       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~78                 ;
; -2.449 ; -2.449       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~80                 ;
; -2.448 ; -2.448       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~72                 ;
; -2.448 ; -2.448       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~77                 ;
+--------+--------------+----------------+------------------+-------------------+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'current_state.inc_add'                                                                     ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------+
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~11clkctrl|inclk[0]                 ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~11clkctrl|outclk                   ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~70|datad                           ;
; 0.351 ; 0.351        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~71|datad                           ;
; 0.352 ; 0.352        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~84|datad                           ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~76|datad                           ;
; 0.353 ; 0.353        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~82|datad                           ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~74|datad                           ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~75|datad                           ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~78|datad                           ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~80|datad                           ;
; 0.354 ; 0.354        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~83|datac                           ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~72|datad                           ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~77|datad                           ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~79|datad                           ;
; 0.355 ; 0.355        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~81|datad                           ;
; 0.356 ; 0.356        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~73|datad                           ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~69|datad                           ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~83                                 ;
; 0.360 ; 0.360        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~161                                ;
; 0.361 ; 0.361        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~160                                ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~156                                ;
; 0.362 ; 0.362        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~164                                ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~154                                ;
; 0.363 ; 0.363        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~162                                ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~158                                ;
; 0.365 ; 0.365        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~163                                ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~152                                ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~153                                ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~157                                ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~159                                ;
; 0.366 ; 0.366        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~67                                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~62                                 ;
; 0.367 ; 0.367        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~66                                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[12]                                ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[15]                                ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[6]                                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~54                                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~57                                 ;
; 0.368 ; 0.368        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~64                                 ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[13]                                ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[14]                                ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[7]                                 ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~56                                 ;
; 0.369 ; 0.369        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~65                                 ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~151                                ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~55                                 ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~60                                 ;
; 0.370 ; 0.370        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~68                                 ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[11]                                ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[5]                                 ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[4]                                 ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[12]|datad                          ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[15]|datad                          ;
; 0.379 ; 0.379        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[6]|datad                           ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[10]                                ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[13]|datad                          ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[14]|datad                          ;
; 0.380 ; 0.380        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[7]|datad                           ;
; 0.381 ; 0.381        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[8]|datac                           ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~70                                 ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~71                                 ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~84                                 ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[9]|datac                           ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; current_state.inc_add~clkctrl|inclk[0] ;
; 0.383 ; 0.383        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; current_state.inc_add~clkctrl|outclk   ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~76                                 ;
; 0.383 ; 0.383        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~82                                 ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~167                                ;
; 0.384 ; 0.384        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~167|dataa                          ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~74                                 ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~75                                 ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~78                                 ;
; 0.384 ; 0.384        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~80                                 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~72                                 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~77                                 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~79                                 ;
; 0.385 ; 0.385        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~81                                 ;
; 0.386 ; 0.386        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~73                                 ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[11]|datad                          ;
; 0.387 ; 0.387        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[5]|datad                           ;
; 0.387 ; 0.387        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~69                                 ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[4]|datad                           ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~1clkctrl|inclk[0]                  ;
; 0.388 ; 0.388        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~1clkctrl|outclk                    ;
; 0.390 ; 0.390        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~161|datad                          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~175|datac                          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~177|datac                          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~178|datac                          ;
; 0.390 ; 0.390        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~63                                 ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[10]|datad                          ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[8]                                 ;
; 0.391 ; 0.391        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~160|datad                          ;
; 0.391 ; 0.391        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~173|datac                          ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~156|datad                          ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~164|datad                          ;
; 0.392 ; 0.392        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~165|datac                          ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; add[9]                                 ;
; 0.393 ; 0.393        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~150                                ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~154|datad                          ;
+-------+--------------+----------------+------------------+-----------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; 2.448  ; 2.930  ; Rise       ; clk               ;
;  Address[0] ; clk               ; 2.063  ; 2.535  ; Rise       ; clk               ;
;  Address[1] ; clk               ; 2.264  ; 2.761  ; Rise       ; clk               ;
;  Address[2] ; clk               ; 2.448  ; 2.899  ; Rise       ; clk               ;
;  Address[3] ; clk               ; 2.423  ; 2.930  ; Rise       ; clk               ;
; En          ; clk               ; 1.797  ; 2.252  ; Rise       ; clk               ;
; input[*]    ; clk               ; -2.229 ; -1.887 ; Rise       ; clk               ;
;  input[0]   ; clk               ; -2.520 ; -2.174 ; Rise       ; clk               ;
;  input[1]   ; clk               ; -3.437 ; -3.064 ; Rise       ; clk               ;
;  input[2]   ; clk               ; -2.229 ; -1.887 ; Rise       ; clk               ;
;  input[3]   ; clk               ; -2.837 ; -2.490 ; Rise       ; clk               ;
;  input[4]   ; clk               ; -2.389 ; -2.027 ; Rise       ; clk               ;
;  input[5]   ; clk               ; -3.094 ; -2.689 ; Rise       ; clk               ;
;  input[6]   ; clk               ; -3.037 ; -2.577 ; Rise       ; clk               ;
;  input[7]   ; clk               ; -2.793 ; -2.324 ; Rise       ; clk               ;
;  input[8]   ; clk               ; -3.393 ; -3.018 ; Rise       ; clk               ;
;  input[9]   ; clk               ; -2.383 ; -2.018 ; Rise       ; clk               ;
;  input[10]  ; clk               ; -3.398 ; -2.968 ; Rise       ; clk               ;
;  input[11]  ; clk               ; -2.523 ; -2.173 ; Rise       ; clk               ;
;  input[12]  ; clk               ; -2.991 ; -2.585 ; Rise       ; clk               ;
;  input[13]  ; clk               ; -3.206 ; -2.769 ; Rise       ; clk               ;
;  input[14]  ; clk               ; -3.205 ; -2.788 ; Rise       ; clk               ;
;  input[15]  ; clk               ; -3.296 ; -2.901 ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; 6.456  ; 7.013  ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; 5.198  ; 5.680  ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; 4.644  ; 5.121  ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; 6.456  ; 7.013  ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; 5.609  ; 6.062  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; -1.535 ; -1.989 ; Rise       ; clk               ;
;  Address[0] ; clk               ; -1.535 ; -1.989 ; Rise       ; clk               ;
;  Address[1] ; clk               ; -1.728 ; -2.206 ; Rise       ; clk               ;
;  Address[2] ; clk               ; -1.905 ; -2.339 ; Rise       ; clk               ;
;  Address[3] ; clk               ; -1.881 ; -2.369 ; Rise       ; clk               ;
; En          ; clk               ; -1.266 ; -1.694 ; Rise       ; clk               ;
; input[*]    ; clk               ; 4.110  ; 3.752  ; Rise       ; clk               ;
;  input[0]   ; clk               ; 3.109  ; 2.785  ; Rise       ; clk               ;
;  input[1]   ; clk               ; 4.110  ; 3.752  ; Rise       ; clk               ;
;  input[2]   ; clk               ; 2.829  ; 2.510  ; Rise       ; clk               ;
;  input[3]   ; clk               ; 3.412  ; 3.088  ; Rise       ; clk               ;
;  input[4]   ; clk               ; 2.968  ; 2.620  ; Rise       ; clk               ;
;  input[5]   ; clk               ; 3.766  ; 3.376  ; Rise       ; clk               ;
;  input[6]   ; clk               ; 3.719  ; 3.272  ; Rise       ; clk               ;
;  input[7]   ; clk               ; 3.485  ; 3.029  ; Rise       ; clk               ;
;  input[8]   ; clk               ; 4.071  ; 3.711  ; Rise       ; clk               ;
;  input[9]   ; clk               ; 2.962  ; 2.611  ; Rise       ; clk               ;
;  input[10]  ; clk               ; 4.083  ; 3.664  ; Rise       ; clk               ;
;  input[11]  ; clk               ; 3.111  ; 2.784  ; Rise       ; clk               ;
;  input[12]  ; clk               ; 3.675  ; 3.280  ; Rise       ; clk               ;
;  input[13]  ; clk               ; 3.887  ; 3.462  ; Rise       ; clk               ;
;  input[14]  ; clk               ; 3.905  ; 3.499  ; Rise       ; clk               ;
;  input[15]  ; clk               ; 3.984  ; 3.604  ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; -0.662 ; -1.065 ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; -0.888 ; -1.304 ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; -0.662 ; -1.065 ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; -1.726 ; -2.200 ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; -0.674 ; -1.086 ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 10.841 ; 10.735 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 9.886  ; 9.797  ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 9.478  ; 9.338  ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 8.959  ; 8.928  ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 9.267  ; 9.153  ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 9.236  ; 9.118  ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 10.686 ; 10.565 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 9.780  ; 9.722  ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 10.841 ; 10.716 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 10.406 ; 10.275 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 9.498  ; 9.350  ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 9.543  ; 9.394  ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 10.758 ; 10.721 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 10.214 ; 10.102 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 10.783 ; 10.735 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 9.107  ; 9.108  ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 9.782  ; 9.644  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                      ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 8.628  ; 8.596  ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 9.519  ; 9.431  ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 9.124  ; 8.989  ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 8.628  ; 8.596  ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 8.923  ; 8.813  ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 8.888  ; 8.773  ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 10.285 ; 10.167 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 9.416  ; 9.358  ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 10.437 ; 10.315 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 10.019 ; 9.892  ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 9.144  ; 9.001  ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 9.187  ; 9.043  ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 10.403 ; 10.370 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 9.836  ; 9.726  ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 10.428 ; 10.385 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 8.770  ; 8.769  ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 9.416  ; 9.283  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                           ;
+------------+-----------------+-----------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name            ; Note ;
+------------+-----------------+-----------------------+------+
; 72.81 MHz  ; 72.81 MHz       ; current_state.RAM     ;      ;
; 134.12 MHz ; 134.12 MHz      ; current_state.inc_add ;      ;
+------------+-----------------+-----------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.RAM     ; -7.027 ; -1715.475     ;
; current_state.inc_add ; -6.456 ; -1267.892     ;
; clk                   ; -3.724 ; -1184.143     ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary              ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.RAM     ; -3.510 ; -712.624      ;
; current_state.inc_add ; -3.117 ; -655.578      ;
; clk                   ; -2.684 ; -183.456      ;
+-----------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; clk                   ; -3.000 ; -1055.063       ;
; current_state.RAM     ; -2.224 ; -1291.332       ;
; current_state.inc_add ; 0.273  ; 0.000           ;
+-----------------------+--------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.RAM'                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+
; -7.027 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.518      ; 7.214      ;
; -6.970 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.572      ; 7.228      ;
; -6.944 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.597      ; 7.223      ;
; -6.943 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 0.757      ; 7.256      ;
; -6.928 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~130 ; clk          ; current_state.RAM ; 0.500        ; 0.585      ; 7.193      ;
; -6.917 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.543      ; 7.142      ;
; -6.904 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 0.922      ; 7.502      ;
; -6.903 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.076      ; 7.661      ;
; -6.899 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.547      ; 7.128      ;
; -6.898 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~129 ; clk          ; current_state.RAM ; 0.500        ; 0.540      ; 7.266      ;
; -6.879 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.497      ; 7.058      ;
; -6.873 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 0.864      ; 7.417      ;
; -6.869 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~33  ; clk          ; current_state.RAM ; 0.500        ; 1.169      ; 7.722      ;
; -6.861 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 0.515      ; 7.056      ;
; -6.860 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~82  ; clk          ; current_state.RAM ; 0.500        ; 0.630      ; 7.177      ;
; -6.848 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~131 ; clk          ; current_state.RAM ; 0.500        ; 0.613      ; 7.019      ;
; -6.842 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~103 ; clk          ; current_state.RAM ; 0.500        ; 0.591      ; 6.998      ;
; -6.837 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~101 ; clk          ; current_state.RAM ; 0.500        ; 0.540      ; 7.206      ;
; -6.831 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 0.904      ; 7.418      ;
; -6.831 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.644      ; 7.157      ;
; -6.826 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.646      ; 7.148      ;
; -6.820 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 0.971      ; 7.480      ;
; -6.819 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~101 ; clk          ; current_state.RAM ; 0.500        ; 0.544      ; 7.192      ;
; -6.819 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 0.555      ; 7.057      ;
; -6.808 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 0.622      ; 7.119      ;
; -6.801 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 0.756      ; 7.128      ;
; -6.798 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~115 ; clk          ; current_state.RAM ; 0.500        ; 0.627      ; 6.994      ;
; -6.793 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~78  ; clk          ; current_state.RAM ; 0.500        ; 0.980      ; 7.449      ;
; -6.789 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~69  ; clk          ; current_state.RAM ; 0.500        ; 0.582      ; 7.207      ;
; -6.785 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 0.654      ; 7.115      ;
; -6.784 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 0.808      ; 7.274      ;
; -6.780 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218 ; clk          ; current_state.RAM ; 0.500        ; 1.032      ; 6.883      ;
; -6.775 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218 ; clk          ; current_state.RAM ; 0.500        ; 1.027      ; 6.873      ;
; -6.773 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~133 ; clk          ; current_state.RAM ; 0.500        ; 0.687      ; 7.143      ;
; -6.771 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~69  ; clk          ; current_state.RAM ; 0.500        ; 0.586      ; 7.193      ;
; -6.769 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 0.590      ; 7.041      ;
; -6.769 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~106 ; clk          ; current_state.RAM ; 0.500        ; 0.541      ; 6.999      ;
; -6.768 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~119 ; clk          ; current_state.RAM ; 0.500        ; 0.456      ; 6.925      ;
; -6.768 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~194 ; clk          ; current_state.RAM ; 0.500        ; 0.676      ; 7.131      ;
; -6.764 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~106 ; clk          ; current_state.RAM ; 0.500        ; 0.536      ; 6.989      ;
; -6.761 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.546      ; 6.983      ;
; -6.757 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~83  ; clk          ; current_state.RAM ; 0.500        ; 0.696      ; 7.015      ;
; -6.756 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 0.591      ; 7.028      ;
; -6.755 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~133 ; clk          ; current_state.RAM ; 0.500        ; 0.691      ; 7.129      ;
; -6.746 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.604      ; 7.019      ;
; -6.743 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 0.909      ; 7.328      ;
; -6.743 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 0.640      ; 7.065      ;
; -6.742 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.063      ; 7.487      ;
; -6.738 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~123 ; clk          ; current_state.RAM ; 0.500        ; 0.652      ; 6.953      ;
; -6.738 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~110 ; clk          ; current_state.RAM ; 0.500        ; 0.960      ; 7.385      ;
; -6.737 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~113 ; clk          ; current_state.RAM ; 0.500        ; 0.575      ; 6.981      ;
; -6.736 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 0.656      ; 6.963      ;
; -6.734 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~107 ; clk          ; current_state.RAM ; 0.500        ; 0.491      ; 6.916      ;
; -6.734 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~74  ; clk          ; current_state.RAM ; 0.500        ; 0.597      ; 7.019      ;
; -6.730 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~121 ; clk          ; current_state.RAM ; 0.500        ; 0.940      ; 7.352      ;
; -6.730 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 0.641      ; 7.052      ;
; -6.729 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~74  ; clk          ; current_state.RAM ; 0.500        ; 0.592      ; 7.009      ;
; -6.727 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~122 ; clk          ; current_state.RAM ; 0.500        ; 0.549      ; 6.963      ;
; -6.725 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~127 ; clk          ; current_state.RAM ; 0.500        ; 0.586      ; 6.993      ;
; -6.722 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~108 ; clk          ; current_state.RAM ; 0.500        ; 0.999      ; 7.556      ;
; -6.722 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~72  ; clk          ; current_state.RAM ; 0.500        ; 0.586      ; 6.995      ;
; -6.722 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~122 ; clk          ; current_state.RAM ; 0.500        ; 0.544      ; 6.953      ;
; -6.719 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~145 ; clk          ; current_state.RAM ; 0.500        ; 0.681      ; 7.228      ;
; -6.717 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~105 ; clk          ; current_state.RAM ; 0.500        ; 0.941      ; 7.339      ;
; -6.716 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.466      ; 6.864      ;
; -6.713 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~79  ; clk          ; current_state.RAM ; 0.500        ; 0.693      ; 7.082      ;
; -6.710 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~108 ; clk          ; current_state.RAM ; 0.500        ; 0.650      ; 7.195      ;
; -6.695 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~103 ; clk          ; current_state.RAM ; 0.500        ; 1.042      ; 7.302      ;
; -6.694 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 0.676      ; 7.047      ;
; -6.694 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~124 ; clk          ; current_state.RAM ; 0.500        ; 0.498      ; 6.872      ;
; -6.689 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.658      ; 7.033      ;
; -6.688 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~111 ; clk          ; current_state.RAM ; 0.500        ; 0.803      ; 7.062      ;
; -6.682 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_we_reg  ; mem~80  ; clk          ; current_state.RAM ; 0.500        ; 0.858      ; 7.228      ;
; -6.680 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_we_reg  ; mem~125 ; clk          ; current_state.RAM ; 0.500        ; 0.643      ; 6.999      ;
; -6.680 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~75  ; clk          ; current_state.RAM ; 0.500        ; 0.544      ; 6.910      ;
; -6.680 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~81  ; clk          ; current_state.RAM ; 0.500        ; 0.629      ; 6.995      ;
; -6.674 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~140 ; clk          ; current_state.RAM ; 0.500        ; 1.020      ; 7.377      ;
; -6.668 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~142 ; clk          ; current_state.RAM ; 0.500        ; 1.087      ; 7.445      ;
; -6.668 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 0.726      ; 7.071      ;
; -6.667 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~95  ; clk          ; current_state.RAM ; 0.500        ; 1.134      ; 7.477      ;
; -6.666 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~85  ; clk          ; current_state.RAM ; 0.500        ; 1.089      ; 7.431      ;
; -6.662 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 0.843      ; 7.061      ;
; -6.662 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~140 ; clk          ; current_state.RAM ; 0.500        ; 0.671      ; 7.016      ;
; -6.661 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~191 ; clk          ; current_state.RAM ; 0.500        ; 0.693      ; 7.181      ;
; -6.658 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~65  ; clk          ; current_state.RAM ; 0.500        ; 1.283      ; 7.769      ;
; -6.655 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~185 ; clk          ; current_state.RAM ; 0.500        ; 1.026      ; 7.358      ;
; -6.653 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~193 ; clk          ; current_state.RAM ; 0.500        ; 0.814      ; 7.023      ;
; -6.653 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg  ; mem~132 ; clk          ; current_state.RAM ; 0.500        ; 1.402      ; 7.731      ;
; -6.652 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg  ; mem~148 ; clk          ; current_state.RAM ; 0.500        ; 1.556      ; 7.890      ;
; -6.652 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~76  ; clk          ; current_state.RAM ; 0.500        ; 0.538      ; 6.873      ;
; -6.648 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a75~porta_we_reg  ; mem~80  ; clk          ; current_state.RAM ; 0.500        ; 0.998      ; 7.334      ;
; -6.648 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~85  ; clk          ; current_state.RAM ; 0.500        ; 1.093      ; 7.417      ;
; -6.646 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg ; mem~123 ; clk          ; current_state.RAM ; 0.500        ; 0.697      ; 6.906      ;
; -6.645 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~125 ; clk          ; current_state.RAM ; 0.500        ; 0.821      ; 7.142      ;
; -6.643 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~186 ; clk          ; current_state.RAM ; 0.500        ; 0.634      ; 6.960      ;
; -6.643 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a96~porta_we_reg  ; mem~117 ; clk          ; current_state.RAM ; 0.500        ; 0.715      ; 7.040      ;
; -6.642 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg ; mem~107 ; clk          ; current_state.RAM ; 0.500        ; 0.536      ; 6.869      ;
; -6.641 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~259 ; clk          ; current_state.RAM ; 0.500        ; 0.835      ; 7.158      ;
; -6.641 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~188 ; clk          ; current_state.RAM ; 0.500        ; 0.605      ; 6.935      ;
; -6.638 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~186 ; clk          ; current_state.RAM ; 0.500        ; 0.629      ; 6.950      ;
+--------+---------------------------------------------------------------------------------------------------------+---------+--------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.inc_add'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; -6.456 ; add[6]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.054     ; 6.563      ;
; -6.361 ; add[6]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.056     ; 6.544      ;
; -6.354 ; add[7]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.050     ; 6.465      ;
; -6.337 ; add[7]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.049     ; 6.437      ;
; -6.320 ; add[9]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.133     ; 6.348      ;
; -6.303 ; add[9]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.132     ; 6.320      ;
; -6.265 ; add[5]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.060     ; 6.366      ;
; -6.262 ; add[6]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.053     ; 6.358      ;
; -6.259 ; add[7]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.052     ; 6.446      ;
; -6.250 ; add[14]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.054     ; 6.357      ;
; -6.248 ; add[5]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 6.338      ;
; -6.245 ; add[13]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.052     ; 6.354      ;
; -6.228 ; add[13]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.051     ; 6.326      ;
; -6.225 ; add[9]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.135     ; 6.329      ;
; -6.170 ; add[5]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.062     ; 6.347      ;
; -6.028 ; add[8]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.170     ; 6.019      ;
; -5.953 ; add[12]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.053     ; 6.061      ;
; -5.933 ; add[8]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.172     ; 6.000      ;
; -5.928 ; add[10]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.066     ; 6.023      ;
; -5.858 ; add[12]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.055     ; 6.042      ;
; -5.833 ; add[10]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.068     ; 6.004      ;
; -5.806 ; add[13]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.054     ; 5.991      ;
; -5.779 ; add[8]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.169     ; 5.759      ;
; -5.744 ; add[12]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.052     ; 5.841      ;
; -5.729 ; add[10]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.065     ; 5.813      ;
; -5.728 ; add[11]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 5.830      ;
; -5.711 ; add[11]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.058     ; 5.802      ;
; -5.669 ; add[14]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.053     ; 5.765      ;
; -5.633 ; add[11]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.061     ; 5.811      ;
; -5.484 ; add[4]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.047     ; 5.598      ;
; -5.389 ; add[4]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.049     ; 5.579      ;
; -5.323 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.542      ; 7.548      ;
; -5.319 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 1.993      ; 6.883      ;
; -5.314 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 1.988      ; 6.873      ;
; -5.301 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 2.227      ; 7.216      ;
; -5.289 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 2.973      ; 7.829      ;
; -5.277 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 2.624      ; 7.468      ;
; -5.263 ; add[4]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.046     ; 5.366      ;
; -5.258 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.442      ; 7.383      ;
; -5.213 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113 ; clk                   ; current_state.inc_add ; 0.500        ; 2.332      ; 7.214      ;
; -5.210 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.589      ; 7.482      ;
; -5.204 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 2.152      ; 7.032      ;
; -5.188 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 2.588      ; 7.457      ;
; -5.184 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.290      ; 7.155      ;
; -5.178 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~259 ; clk                   ; current_state.inc_add ; 1.000        ; 1.798      ; 7.158      ;
; -5.164 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~51  ; clk                   ; current_state.inc_add ; 0.500        ; 2.397      ; 6.993      ;
; -5.160 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~212 ; clk                   ; current_state.inc_add ; 0.500        ; 2.887      ; 7.729      ;
; -5.153 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 2.766      ; 7.600      ;
; -5.143 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~211 ; clk                   ; current_state.inc_add ; 0.500        ; 2.409      ; 7.233      ;
; -5.138 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.013      ; 6.722      ;
; -5.131 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~209 ; clk                   ; current_state.inc_add ; 0.500        ; 2.731      ; 7.594      ;
; -5.129 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 2.357      ; 7.148      ;
; -5.119 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.190      ; 6.990      ;
; -5.111 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 2.361      ; 7.134      ;
; -5.110 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 2.033      ; 6.714      ;
; -5.110 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 2.607      ; 7.284      ;
; -5.105 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 2.584      ; 7.517      ;
; -5.104 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.531      ; 7.318      ;
; -5.102 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~37  ; clk                   ; current_state.inc_add ; 0.500        ; 2.266      ; 7.204      ;
; -5.095 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~161 ; clk                   ; current_state.inc_add ; 1.000        ; 2.169      ; 7.453      ;
; -5.093 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 2.235      ; 7.156      ;
; -5.092 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 2.169      ; 7.437      ;
; -5.090 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 2.420      ; 7.191      ;
; -5.087 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~247 ; clk                   ; current_state.inc_add ; 1.000        ; 1.759      ; 7.025      ;
; -5.084 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~37  ; clk                   ; current_state.inc_add ; 0.500        ; 2.270      ; 7.190      ;
; -5.081 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~200 ; clk                   ; current_state.inc_add ; 0.500        ; 2.467      ; 7.234      ;
; -5.080 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 1.820      ; 7.076      ;
; -5.079 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~42  ; clk                   ; current_state.inc_add ; 0.500        ; 2.233      ; 6.999      ;
; -5.078 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~202 ; clk                   ; current_state.inc_add ; 0.500        ; 2.500      ; 7.264      ;
; -5.074 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~231 ; clk                   ; current_state.inc_add ; 0.500        ; 2.261      ; 7.023      ;
; -5.074 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~42  ; clk                   ; current_state.inc_add ; 0.500        ; 2.228      ; 6.989      ;
; -5.073 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~202 ; clk                   ; current_state.inc_add ; 0.500        ; 2.495      ; 7.254      ;
; -5.072 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~52  ; clk                   ; current_state.inc_add ; 0.500        ; 2.638      ; 7.391      ;
; -5.071 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 2.337      ; 7.089      ;
; -5.057 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 2.603      ; 7.336      ;
; -5.056 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~162 ; clk                   ; current_state.inc_add ; 1.000        ; 2.221      ; 7.465      ;
; -5.054 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~46  ; clk                   ; current_state.inc_add ; 0.500        ; 2.654      ; 7.387      ;
; -5.052 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~40  ; clk                   ; current_state.inc_add ; 0.500        ; 2.233      ; 6.966      ;
; -5.051 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 2.946      ; 7.564      ;
; -5.049 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~236 ; clk                   ; current_state.inc_add ; 0.500        ; 2.680      ; 7.409      ;
; -5.045 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~275 ; clk                   ; current_state.inc_add ; 0.500        ; 2.434      ; 7.154      ;
; -5.044 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~43  ; clk                   ; current_state.inc_add ; 0.500        ; 2.350      ; 6.952      ;
; -5.041 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~212 ; clk                   ; current_state.inc_add ; 0.500        ; 2.619      ; 7.342      ;
; -5.037 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~236 ; clk                   ; current_state.inc_add ; 0.500        ; 2.331      ; 7.048      ;
; -5.036 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~159 ; clk                   ; current_state.inc_add ; 1.000        ; 2.243      ; 7.607      ;
; -5.028 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~103 ; clk                   ; current_state.inc_add ; 0.500        ; 2.405      ; 6.998      ;
; -5.024 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~234 ; clk                   ; current_state.inc_add ; 0.500        ; 2.576      ; 7.037      ;
; -5.023 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~101 ; clk                   ; current_state.inc_add ; 0.500        ; 2.354      ; 7.206      ;
; -5.022 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a88~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 2.880      ; 7.583      ;
; -5.021 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~261 ; clk                   ; current_state.inc_add ; 0.500        ; 2.656      ; 7.232      ;
; -5.020 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 2.313      ; 7.021      ;
; -5.019 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~234 ; clk                   ; current_state.inc_add ; 0.500        ; 2.571      ; 7.027      ;
; -5.013 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a90~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 2.851      ; 7.547      ;
; -5.011 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 2.284      ; 6.983      ;
; -5.005 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~101 ; clk                   ; current_state.inc_add ; 0.500        ; 2.358      ; 7.192      ;
; -5.003 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~261 ; clk                   ; current_state.inc_add ; 0.500        ; 2.660      ; 7.218      ;
; -4.999 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~212 ; clk                   ; current_state.inc_add ; 0.500        ; 2.874      ; 7.555      ;
; -4.997 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~250 ; clk                   ; current_state.inc_add ; 1.000        ; 1.850      ; 7.028      ;
; -4.996 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~81  ; clk                   ; current_state.inc_add ; 0.500        ; 2.546      ; 7.228      ;
; -4.992 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~250 ; clk                   ; current_state.inc_add ; 1.000        ; 1.845      ; 7.018      ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                 ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -3.724 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.535     ; 3.209      ;
; -3.724 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.530     ; 3.214      ;
; -3.724 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.535     ; 3.209      ;
; -3.682 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.196     ; 3.506      ;
; -3.682 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.191     ; 3.511      ;
; -3.682 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.196     ; 3.506      ;
; -3.677 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.191     ; 3.506      ;
; -3.677 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.186     ; 3.511      ;
; -3.677 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.191     ; 3.506      ;
; -3.661 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.517     ; 3.164      ;
; -3.661 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.512     ; 3.169      ;
; -3.661 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.517     ; 3.164      ;
; -3.656 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.510     ; 3.166      ;
; -3.656 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.505     ; 3.171      ;
; -3.656 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.510     ; 3.166      ;
; -3.647 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.261     ; 3.406      ;
; -3.647 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.256     ; 3.411      ;
; -3.647 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.261     ; 3.406      ;
; -3.639 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.187     ; 3.472      ;
; -3.639 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.182     ; 3.477      ;
; -3.639 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.187     ; 3.472      ;
; -3.620 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.464     ; 3.176      ;
; -3.620 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.459     ; 3.181      ;
; -3.620 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.464     ; 3.176      ;
; -3.610 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.573     ; 3.057      ;
; -3.610 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.568     ; 3.062      ;
; -3.610 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.573     ; 3.057      ;
; -3.588 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.978     ; 3.630      ;
; -3.588 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.973     ; 3.635      ;
; -3.588 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.978     ; 3.630      ;
; -3.575 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.991     ; 3.604      ;
; -3.575 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.986     ; 3.609      ;
; -3.575 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.991     ; 3.604      ;
; -3.574 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.537     ; 3.057      ;
; -3.574 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.532     ; 3.062      ;
; -3.574 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.537     ; 3.057      ;
; -3.571 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.980     ; 3.611      ;
; -3.571 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.975     ; 3.616      ;
; -3.571 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.980     ; 3.611      ;
; -3.565 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.483     ; 3.102      ;
; -3.565 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.478     ; 3.107      ;
; -3.565 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.483     ; 3.102      ;
; -3.524 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.966     ; 3.578      ;
; -3.524 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.961     ; 3.583      ;
; -3.524 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.966     ; 3.578      ;
; -3.505 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.198     ; 3.327      ;
; -3.505 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.193     ; 3.332      ;
; -3.505 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.198     ; 3.327      ;
; -3.490 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.575     ; 2.935      ;
; -3.490 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.570     ; 2.940      ;
; -3.490 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.575     ; 2.935      ;
; -3.486 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.193     ; 3.313      ;
; -3.486 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.188     ; 3.318      ;
; -3.486 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.193     ; 3.313      ;
; -3.484 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.519     ; 2.985      ;
; -3.484 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.514     ; 2.990      ;
; -3.484 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.519     ; 2.985      ;
; -3.484 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.512     ; 2.992      ;
; -3.484 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.512     ; 2.992      ;
; -3.482 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.507     ; 2.995      ;
; -3.477 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.262     ; 3.235      ;
; -3.477 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.262     ; 3.235      ;
; -3.476 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.254     ; 3.242      ;
; -3.476 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.249     ; 3.247      ;
; -3.476 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.254     ; 3.242      ;
; -3.475 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.257     ; 3.238      ;
; -3.475 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.966     ; 3.529      ;
; -3.475 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.966     ; 3.529      ;
; -3.473 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.505     ; 2.988      ;
; -3.473 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.500     ; 2.993      ;
; -3.473 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a35~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.505     ; 2.988      ;
; -3.473 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.961     ; 3.532      ;
; -3.468 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.185     ; 3.303      ;
; -3.468 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.180     ; 3.308      ;
; -3.468 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.185     ; 3.303      ;
; -3.461 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.239     ; 3.242      ;
; -3.461 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -1.234     ; 3.247      ;
; -3.461 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a1~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -1.239     ; 3.242      ;
; -3.445 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.222     ; 3.243      ;
; -3.445 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.217     ; 3.248      ;
; -3.445 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a64~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.222     ; 3.243      ;
; -3.436 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.263     ; 3.193      ;
; -3.436 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.258     ; 3.198      ;
; -3.436 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.263     ; 3.193      ;
; -3.434 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.978     ; 3.476      ;
; -3.434 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.978     ; 3.476      ;
; -3.432 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.973     ; 3.479      ;
; -3.421 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.205     ; 3.236      ;
; -3.421 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.200     ; 3.241      ;
; -3.421 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.205     ; 3.236      ;
; -3.421 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.536     ; 2.905      ;
; -3.421 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.531     ; 2.910      ;
; -3.421 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.536     ; 2.905      ;
; -3.409 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.466     ; 2.963      ;
; -3.409 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.461     ; 2.968      ;
; -3.409 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.466     ; 2.963      ;
; -3.408 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.246     ; 3.182      ;
; -3.408 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.246     ; 3.182      ;
; -3.406 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.241     ; 3.185      ;
; -3.404 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.505     ; 2.919      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.RAM'                                                                        ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; -3.510 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.385      ; 4.088      ;
; -3.479 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.280      ; 4.014      ;
; -3.463 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.285      ; 4.035      ;
; -3.436 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.511      ; 4.288      ;
; -3.432 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.319      ; 4.100      ;
; -3.429 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.339      ; 4.123      ;
; -3.415 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.260      ; 4.058      ;
; -3.414 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.201      ; 4.000      ;
; -3.413 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.246      ; 4.046      ;
; -3.405 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.326      ; 4.134      ;
; -3.403 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.270      ; 4.080      ;
; -3.403 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.231      ; 4.041      ;
; -3.394 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.268      ; 4.087      ;
; -3.387 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.204      ; 4.030      ;
; -3.381 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.338      ; 4.170      ;
; -3.374 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.371      ; 4.210      ;
; -3.369 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.226      ; 4.070      ;
; -3.363 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.292      ; 4.142      ;
; -3.342 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.238      ; 4.109      ;
; -3.327 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.283      ; 4.169      ;
; -3.324 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.137      ; 4.026      ;
; -3.316 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.268      ; 4.165      ;
; -3.316 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.135      ; 4.032      ;
; -3.301 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.343      ; 4.255      ;
; -3.272 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.132      ; 4.073      ;
; -3.264 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.121      ; 4.070      ;
; -3.250 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.113      ; 4.076      ;
; -3.248 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.194      ; 4.159      ;
; -3.247 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.159      ; 4.125      ;
; -3.247 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.206      ; 4.172      ;
; -3.244 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.049      ; 4.018      ;
; -3.243 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.099      ; 4.069      ;
; -3.231 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.195      ; 4.177      ;
; -3.224 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.070      ; 4.059      ;
; -3.224 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.071      ; 4.060      ;
; -3.222 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.112      ; 4.103      ;
; -3.221 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.285      ; 4.277      ;
; -3.221 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.132      ; 4.124      ;
; -3.218 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.230      ; 4.225      ;
; -3.214 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.079      ; 4.078      ;
; -3.204 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.061      ; 4.070      ;
; -3.194 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.978      ; 3.997      ;
; -3.188 ; current_state.RAM ; mem~119 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.077      ; 4.102      ;
; -3.187 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.028      ; 4.054      ;
; -3.187 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.103      ; 4.129      ;
; -3.181 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.145      ; 4.177      ;
; -3.171 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.015      ; 4.057      ;
; -3.171 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.100      ; 4.142      ;
; -3.170 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.000      ; 4.043      ;
; -3.170 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.197      ; 4.240      ;
; -3.167 ; current_state.RAM ; mem~145 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.094      ; 4.140      ;
; -3.158 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.098      ; 4.153      ;
; -3.152 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.021      ; 4.082      ;
; -3.152 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.093      ; 4.154      ;
; -3.147 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.080      ; 4.146      ;
; -3.143 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.046      ; 4.116      ;
; -3.140 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.037      ; 4.110      ;
; -3.138 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.889      ; 3.964      ;
; -3.137 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.098      ; 4.174      ;
; -3.136 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.105      ; 4.182      ;
; -3.135 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.032      ; 4.110      ;
; -3.134 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.117      ; 4.196      ;
; -3.128 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.975      ; 4.060      ;
; -3.124 ; current_state.RAM ; mem~129 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.094      ; 4.183      ;
; -3.124 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.103      ; 4.192      ;
; -3.121 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.030      ; 4.122      ;
; -3.119 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.985      ; 4.079      ;
; -3.108 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.881      ; 3.986      ;
; -3.105 ; current_state.RAM ; mem~118 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.092      ; 4.200      ;
; -3.103 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.911      ; 4.021      ;
; -3.102 ; current_state.RAM ; mem~81  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.027      ; 4.138      ;
; -3.101 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.969      ; 4.081      ;
; -3.098 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.008      ; 4.123      ;
; -3.098 ; current_state.RAM ; mem~71  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.031      ; 4.146      ;
; -3.097 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.968      ; 4.084      ;
; -3.097 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.867      ; 3.983      ;
; -3.089 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.247      ; 4.371      ;
; -3.088 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.014      ; 4.139      ;
; -3.087 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.892      ; 4.018      ;
; -3.082 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.245      ; 4.376      ;
; -3.067 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.154      ; 4.300      ;
; -3.066 ; current_state.RAM ; mem~53  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.185      ; 4.332      ;
; -3.066 ; current_state.RAM ; mem~84  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.025      ; 4.172      ;
; -3.063 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.012      ; 4.162      ;
; -3.060 ; current_state.RAM ; mem~77  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.049      ; 4.202      ;
; -3.052 ; current_state.RAM ; mem~144 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.097      ; 4.258      ;
; -3.051 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.095      ; 4.257      ;
; -3.037 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.877      ; 4.053      ;
; -3.033 ; current_state.RAM ; mem~243 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.888      ; 4.068      ;
; -3.032 ; current_state.RAM ; mem~239 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.903      ; 4.084      ;
; -3.030 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.887      ; 4.070      ;
; -3.022 ; current_state.RAM ; mem~114 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.844      ; 4.035      ;
; -3.019 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.060      ; 4.254      ;
; -3.017 ; current_state.RAM ; mem~178 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.014      ; 4.210      ;
; -3.017 ; current_state.RAM ; mem~132 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.088      ; 4.284      ;
; -3.012 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.980      ; 4.181      ;
; -3.012 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.040      ; 4.241      ;
; -3.010 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; -0.500       ; 7.260      ; 3.983      ;
; -3.009 ; current_state.RAM ; mem~51  ; current_state.RAM ; current_state.RAM ; 0.000        ; 6.847      ; 4.051      ;
; -3.008 ; current_state.RAM ; mem~173 ; current_state.RAM ; current_state.RAM ; 0.000        ; 7.026      ; 4.231      ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.inc_add'                                                                        ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; -3.117 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.898      ; 4.014      ;
; -3.102 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.945      ; 4.076      ;
; -3.101 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.903      ; 4.035      ;
; -3.099 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.991      ; 4.125      ;
; -3.078 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.886      ; 4.041      ;
; -3.074 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.944      ; 4.103      ;
; -3.073 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.117      ; 4.277      ;
; -3.059 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.901      ; 4.075      ;
; -3.053 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.878      ; 4.058      ;
; -3.046 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.810      ; 3.997      ;
; -3.041 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.888      ; 4.080      ;
; -3.036 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.831      ; 4.028      ;
; -3.033 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.977      ; 4.177      ;
; -3.032 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.897      ; 4.098      ;
; -3.023 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.932      ; 4.142      ;
; -3.022 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.832      ; 4.043      ;
; -3.010 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 7.023      ; 4.246      ;
; -3.004 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.925      ; 4.154      ;
; -3.002 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.884      ; 4.115      ;
; -2.986 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.949      ; 4.196      ;
; -2.985 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.883      ; 4.131      ;
; -2.980 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.807      ; 4.060      ;
; -2.972 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.758      ; 4.019      ;
; -2.965 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.780      ; 4.048      ;
; -2.965 ; current_state.RAM ; mem~172 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.770      ; 4.038      ;
; -2.965 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.901      ; 4.169      ;
; -2.962 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.755      ; 4.026      ;
; -2.958 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.809      ; 4.084      ;
; -2.954 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.886      ; 4.165      ;
; -2.954 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.753      ; 4.032      ;
; -2.953 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.801      ; 4.081      ;
; -2.949 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.800      ; 4.084      ;
; -2.931 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.855      ; 4.157      ;
; -2.919 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.704      ; 4.018      ;
; -2.915 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.844      ; 4.162      ;
; -2.915 ; current_state.RAM ; mem~171 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.768      ; 4.086      ;
; -2.909 ; current_state.RAM ; mem~173 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.895      ; 4.219      ;
; -2.889 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.734      ; 4.078      ;
; -2.882 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.695      ; 4.046      ;
; -2.879 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.716      ; 4.070      ;
; -2.864 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.812      ; 4.181      ;
; -2.864 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.793      ; 4.162      ;
; -2.862 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.662      ; 4.033      ;
; -2.862 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.689      ; 4.060      ;
; -2.859 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.803      ; 4.177      ;
; -2.859 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.750      ; 4.124      ;
; -2.849 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.633      ; 4.017      ;
; -2.843 ; current_state.RAM ; mem~268 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.735      ; 4.125      ;
; -2.841 ; current_state.RAM ; mem~178 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.883      ; 4.275      ;
; -2.822 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.735      ; 4.146      ;
; -2.818 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.701      ; 4.116      ;
; -2.808 ; current_state.RAM ; mem~26  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.897      ; 4.322      ;
; -2.806 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.661      ; 4.088      ;
; -2.805 ; current_state.RAM ; mem~145 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.712      ; 4.140      ;
; -2.797 ; current_state.RAM ; mem~261 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.677      ; 4.113      ;
; -2.796 ; current_state.RAM ; mem~180 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.745      ; 4.182      ;
; -2.796 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.685      ; 4.122      ;
; -2.794 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.561      ; 4.000      ;
; -2.790 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.694      ; 4.137      ;
; -2.781 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.666      ; 4.118      ;
; -2.777 ; current_state.RAM ; mem~81  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.682      ; 4.138      ;
; -2.774 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.723      ; 4.182      ;
; -2.773 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.663      ; 4.123      ;
; -2.773 ; current_state.RAM ; mem~71  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.686      ; 4.146      ;
; -2.770 ; current_state.RAM ; mem~266 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.552      ; 4.015      ;
; -2.769 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.557      ; 4.021      ;
; -2.768 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.684      ; 4.149      ;
; -2.766 ; current_state.RAM ; mem~243 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.545      ; 4.012      ;
; -2.762 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.721      ; 4.192      ;
; -2.755 ; current_state.RAM ; mem~118 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.655      ; 4.133      ;
; -2.752 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.678      ; 4.159      ;
; -2.741 ; current_state.RAM ; mem~84  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.680      ; 4.172      ;
; -2.740 ; current_state.RAM ; mem~168 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.758      ; 4.251      ;
; -2.735 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.658      ; 4.156      ;
; -2.735 ; current_state.RAM ; mem~77  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.704      ; 4.202      ;
; -2.729 ; current_state.RAM ; mem~51  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.516      ; 4.020      ;
; -2.726 ; current_state.RAM ; mem~276 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.688      ; 4.195      ;
; -2.717 ; current_state.RAM ; mem~119 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.640      ; 4.156      ;
; -2.716 ; current_state.RAM ; mem~166 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.731      ; 4.248      ;
; -2.712 ; current_state.RAM ; mem~174 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.748      ; 4.269      ;
; -2.711 ; current_state.RAM ; mem~28  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.896      ; 4.418      ;
; -2.708 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.661      ; 4.186      ;
; -2.706 ; current_state.RAM ; mem~53  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.751      ; 4.278      ;
; -2.699 ; current_state.RAM ; mem~129 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.657      ; 4.191      ;
; -2.695 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.811      ; 4.349      ;
; -2.694 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.715      ; 4.254      ;
; -2.693 ; current_state.RAM ; mem~267 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.554      ; 4.094      ;
; -2.691 ; current_state.RAM ; mem~239 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.560      ; 4.102      ;
; -2.690 ; current_state.RAM ; mem~144 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.715      ; 4.258      ;
; -2.689 ; current_state.RAM ; mem~36  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.863      ; 4.407      ;
; -2.687 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.695      ; 4.241      ;
; -2.683 ; current_state.RAM ; mem~271 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.549      ; 4.099      ;
; -2.682 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.813      ; 4.364      ;
; -2.676 ; current_state.RAM ; mem~176 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.742      ; 4.299      ;
; -2.660 ; current_state.RAM ; mem~80  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.687      ; 4.260      ;
; -2.656 ; current_state.RAM ; mem~265 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.538      ; 4.115      ;
; -2.648 ; current_state.RAM ; mem~114 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.524      ; 4.109      ;
; -2.645 ; current_state.RAM ; mem~108 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.557      ; 4.145      ;
; -2.641 ; current_state.RAM ; mem~263 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 6.677      ; 4.269      ;
; -2.636 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.inc_add ; -0.500       ; 6.991      ; 4.088      ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -2.684 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.829      ; 1.589      ;
; -2.553 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.733      ; 1.624      ;
; -2.471 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.811      ; 1.784      ;
; -2.432 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.507      ; 1.519      ;
; -2.417 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.786      ; 1.813      ;
; -2.341 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.414      ; 1.517      ;
; -2.333 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.726      ; 1.837      ;
; -2.305 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.072      ; 2.211      ;
; -2.304 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.766      ; 1.906      ;
; -2.284 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 3.683      ; 1.843      ;
; -2.271 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.740      ; 1.913      ;
; -2.243 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.681      ; 1.882      ;
; -2.148 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.806      ; 2.102      ;
; -2.134 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.829      ; 1.639      ;
; -2.127 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.818      ; 2.135      ;
; -2.099 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.847      ; 2.192      ;
; -2.085 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.797      ; 2.156      ;
; -2.062 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a6~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 3.504      ; 1.886      ;
; -2.055 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.826      ; 2.215      ;
; -2.037 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a24~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.741      ; 2.148      ;
; -2.035 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a50~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.766      ; 2.175      ;
; -2.035 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.737      ; 2.146      ;
; -2.018 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 3.752      ; 2.178      ;
; -2.018 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.734      ; 2.160      ;
; -2.008 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a16~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.775      ; 2.211      ;
; -2.003 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.733      ; 1.674      ;
; -1.999 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 4.143      ; 2.588      ;
; -1.989 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.846      ; 2.301      ;
; -1.981 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.829      ; 2.292      ;
; -1.978 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.498      ; 1.964      ;
; -1.974 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.384      ; 1.854      ;
; -1.962 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a87~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.493      ; 1.975      ;
; -1.958 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.722      ; 2.208      ;
; -1.952 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a38~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.481      ; 1.973      ;
; -1.939 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.679      ; 2.184      ;
; -1.936 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.679      ; 2.187      ;
; -1.935 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.857      ; 2.366      ;
; -1.934 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a70~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.376      ; 1.886      ;
; -1.933 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a97~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.859      ; 2.370      ;
; -1.921 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.811      ; 1.834      ;
; -1.903 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.779      ; 2.320      ;
; -1.894 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a26~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.687      ; 2.237      ;
; -1.892 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.383      ; 1.935      ;
; -1.891 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.320      ; 1.873      ;
; -1.882 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.507      ; 1.569      ;
; -1.867 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.786      ; 1.863      ;
; -1.864 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.757      ; 2.337      ;
; -1.862 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.812      ; 2.394      ;
; -1.836 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.722      ; 2.330      ;
; -1.834 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.842      ; 2.452      ;
; -1.822 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.829      ; 2.451      ;
; -1.816 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.829      ; 2.457      ;
; -1.791 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.414      ; 1.567      ;
; -1.783 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.726      ; 1.887      ;
; -1.771 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.748      ; 2.421      ;
; -1.755 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.072      ; 2.261      ;
; -1.754 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.766      ; 1.956      ;
; -1.745 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.762      ; 2.461      ;
; -1.734 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 3.683      ; 1.893      ;
; -1.721 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.740      ; 1.963      ;
; -1.711 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.852      ; 2.585      ;
; -1.699 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.846      ; 2.591      ;
; -1.699 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a55~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.528      ; 2.273      ;
; -1.696 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.671      ; 2.419      ;
; -1.693 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.681      ; 1.932      ;
; -1.682 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.693      ; 2.455      ;
; -1.666 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a27~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.662      ; 2.440      ;
; -1.665 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.659      ; 2.438      ;
; -1.660 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 3.366      ; 2.150      ;
; -1.658 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a54~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.494      ; 2.280      ;
; -1.646 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a25~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.370      ; 2.168      ;
; -1.641 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.501      ; 2.304      ;
; -1.637 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.624      ; 2.431      ;
; -1.627 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.480      ; 2.297      ;
; -1.622 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a57~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.358      ; 2.180      ;
; -1.607 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.391      ; 2.228      ;
; -1.598 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.806      ; 2.152      ;
; -1.596 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a53~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.421      ; 2.269      ;
; -1.583 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a61~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.444      ; 2.305      ;
; -1.577 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.818      ; 2.185      ;
; -1.549 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.847      ; 2.242      ;
; -1.535 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.797      ; 2.206      ;
; -1.527 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a90~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.417      ; 2.334      ;
; -1.512 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a6~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 3.504      ; 1.936      ;
; -1.505 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.826      ; 2.265      ;
; -1.487 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a24~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.741      ; 2.198      ;
; -1.485 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a50~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.766      ; 2.225      ;
; -1.485 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.737      ; 2.196      ;
; -1.479 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a18~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.673      ; 2.638      ;
; -1.479 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 3.404      ; 2.369      ;
; -1.468 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 3.752      ; 2.228      ;
; -1.468 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.734      ; 2.210      ;
; -1.458 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a16~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.775      ; 2.261      ;
; -1.449 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 4.143      ; 2.638      ;
; -1.439 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.846      ; 2.351      ;
; -1.431 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.829      ; 2.342      ;
; -1.428 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.498      ; 2.014      ;
; -1.424 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.384      ; 1.904      ;
; -1.412 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a87~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 3.493      ; 2.025      ;
; -1.408 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 3.722      ; 2.258      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a13~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.RAM'                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+
; -2.224 ; -2.224       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~188               ;
; -2.222 ; -2.222       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~186               ;
; -2.221 ; -2.221       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~192               ;
; -2.221 ; -2.221       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~195               ;
; -2.221 ; -2.221       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0|combout         ;
; -2.220 ; -2.220       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~185               ;
; -2.220 ; -2.220       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~189               ;
; -2.220 ; -2.220       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~191               ;
; -2.218 ; -2.218       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~194               ;
; -2.203 ; -2.203       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~181               ;
; -2.195 ; -2.195       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~187               ;
; -2.193 ; -2.193       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5|combout         ;
; -2.192 ; -2.192       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~183               ;
; -2.191 ; -2.191       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~184               ;
; -2.191 ; -2.191       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~190               ;
; -2.191 ; -2.191       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~196               ;
; -2.190 ; -2.190       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~188|datad         ;
; -2.189 ; -2.189       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~181|datac         ;
; -2.189 ; -2.189       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~182               ;
; -2.189 ; -2.189       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~193               ;
; -2.188 ; -2.188       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~186|datad         ;
; -2.187 ; -2.187       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~192|datad         ;
; -2.187 ; -2.187       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~195|datad         ;
; -2.186 ; -2.186       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~185|datad         ;
; -2.186 ; -2.186       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~189|datad         ;
; -2.186 ; -2.186       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~191|datad         ;
; -2.184 ; -2.184       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~194|datad         ;
; -2.181 ; -2.181       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~187|datac         ;
; -2.178 ; -2.178       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~183|datac         ;
; -2.177 ; -2.177       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~184|datac         ;
; -2.177 ; -2.177       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~196|datac         ;
; -2.177 ; -2.177       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|inclk[0] ;
; -2.177 ; -2.177       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|outclk   ;
; -2.176 ; -2.176       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~190|dataa         ;
; -2.176 ; -2.176       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~193|datac         ;
; -2.175 ; -2.175       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; mem~182|datac         ;
; -2.168 ; -2.168       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~182|datac         ;
; -2.166 ; -2.166       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~184|datac         ;
; -2.166 ; -2.166       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~190|dataa         ;
; -2.166 ; -2.166       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~193|datac         ;
; -2.165 ; -2.165       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~196|datac         ;
; -2.165 ; -2.165       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; rtl~0clkctrl|inclk[0] ;
; -2.165 ; -2.165       ; 0.000          ; High Pulse Width ; current_state.RAM ; Rise       ; rtl~0clkctrl|outclk   ;
; -2.164 ; -2.164       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~183|datac         ;
; -2.162 ; -2.162       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~187|datac         ;
; -2.159 ; -2.159       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~194|datad         ;
; -2.157 ; -2.157       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~185|datad         ;
; -2.157 ; -2.157       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~189|datad         ;
; -2.157 ; -2.157       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~191|datad         ;
; -2.156 ; -2.156       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~192|datad         ;
; -2.155 ; -2.155       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~182               ;
; -2.155 ; -2.155       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~186|datad         ;
; -2.155 ; -2.155       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~193               ;
; -2.155 ; -2.155       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~195|datad         ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~118               ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~122               ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~126               ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~129               ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~130               ;
; -2.154 ; -2.154       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~181|datac         ;
; -2.154 ; -2.154       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~190               ;
; -2.153 ; -2.153       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~119               ;
; -2.153 ; -2.153       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~184               ;
; -2.152 ; -2.152       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~121               ;
; -2.152 ; -2.152       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~188|datad         ;
; -2.152 ; -2.152       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~196               ;
; -2.151 ; -2.151       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~117               ;
; -2.151 ; -2.151       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~183               ;
; -2.150 ; -2.150       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~124               ;
; -2.150 ; -2.150       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~125               ;
; -2.150 ; -2.150       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~127               ;
; -2.150 ; -2.150       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~132               ;
; -2.149 ; -2.149       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~187               ;
; -2.149 ; -2.149       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5clkctrl|inclk[0] ;
; -2.149 ; -2.149       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~5clkctrl|outclk   ;
; -2.141 ; -2.141       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~181               ;
; -2.138 ; -2.138       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~128|datac         ;
; -2.136 ; -2.136       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~131|datac         ;
; -2.135 ; -2.135       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~120               ;
; -2.130 ; -2.130       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Fall       ; mem~123               ;
; -2.129 ; -2.129       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~125|datad         ;
; -2.129 ; -2.129       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~127|datad         ;
; -2.129 ; -2.129       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~132|datad         ;
; -2.128 ; -2.128       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~117|datad         ;
; -2.128 ; -2.128       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~121|datad         ;
; -2.128 ; -2.128       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~124|datad         ;
; -2.126 ; -2.126       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~119|datad         ;
; -2.126 ; -2.126       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~129|datad         ;
; -2.126 ; -2.126       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~131               ;
; -2.125 ; -2.125       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~118|datad         ;
; -2.125 ; -2.125       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~122|datad         ;
; -2.125 ; -2.125       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~123|datac         ;
; -2.125 ; -2.125       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~126|datad         ;
; -2.125 ; -2.125       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~128               ;
; -2.125 ; -2.125       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~130|datad         ;
; -2.125 ; -2.125       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~194               ;
; -2.124 ; -2.124       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~120|datac         ;
; -2.123 ; -2.123       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~185               ;
; -2.123 ; -2.123       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~189               ;
; -2.123 ; -2.123       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~191               ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'current_state.inc_add'                                                     ;
+-------+--------------+----------------+------------------+-----------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------+------------+-----------------------+
; 0.273 ; 0.273        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~156               ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~154               ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~164               ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~160               ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~151               ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~55                ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~67                ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~152               ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~158               ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~161               ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~162               ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~163               ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~62                ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~64                ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~65                ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~153               ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~157               ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~159               ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~54                ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~57                ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~66                ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~56                ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~60                ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~68                ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~63                ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~150               ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~155               ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~156|datad         ;
; 0.308 ; 0.308        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~58                ;
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~149               ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~154|datad         ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~164|datad         ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~44                ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~53                ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~59                ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~160|datad         ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~63|datac          ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~151|datad         ;
; 0.312 ; 0.312        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~39                ;
; 0.312 ; 0.312        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~52                ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~55|datad          ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~67|datad          ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~152|datad         ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~158|datad         ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~161|datad         ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~162|datad         ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~163|datad         ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~47                ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~61                ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~62|datad          ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~64|datad          ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~65|datad          ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~153|datad         ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~157|datad         ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~159|datad         ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~45                ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~50                ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~54|datad          ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~57|datad          ;
; 0.314 ; 0.314        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~66|datad          ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~40                ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~41                ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~49                ;
; 0.315 ; 0.315        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~56|datad          ;
; 0.316 ; 0.316        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~37                ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~60|datad          ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~68|datad          ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~42                ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~46                ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~150|datac         ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~155|datac         ;
; 0.320 ; 0.320        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~59|datac          ;
; 0.321 ; 0.321        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~58|datac          ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~118               ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~122               ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~126               ;
; 0.322 ; 0.322        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~130               ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~119               ;
; 0.323 ; 0.323        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~129               ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~149|datac         ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~53|datac          ;
; 0.323 ; 0.323        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~61|datac          ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~117               ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~121               ;
; 0.325 ; 0.325        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~124               ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~125               ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~127               ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~132               ;
; 0.326 ; 0.326        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~51                ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~240               ;
; 0.336 ; 0.336        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~242               ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~229               ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~231               ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~244               ;
; 0.337 ; 0.337        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~38                ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; rtl~2clkctrl|inclk[0] ;
; 0.337 ; 0.337        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; rtl~2clkctrl|outclk   ;
; 0.338 ; 0.338        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~238               ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~235               ;
; 0.339 ; 0.339        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Fall       ; mem~236               ;
+-------+--------------+----------------+------------------+-----------------------+------------+-----------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; 2.110  ; 2.403  ; Rise       ; clk               ;
;  Address[0] ; clk               ; 1.744  ; 2.057  ; Rise       ; clk               ;
;  Address[1] ; clk               ; 1.932  ; 2.261  ; Rise       ; clk               ;
;  Address[2] ; clk               ; 2.110  ; 2.381  ; Rise       ; clk               ;
;  Address[3] ; clk               ; 2.084  ; 2.403  ; Rise       ; clk               ;
; En          ; clk               ; 1.506  ; 1.777  ; Rise       ; clk               ;
; input[*]    ; clk               ; -2.256 ; -2.033 ; Rise       ; clk               ;
;  input[0]   ; clk               ; -2.532 ; -2.290 ; Rise       ; clk               ;
;  input[1]   ; clk               ; -3.398 ; -3.150 ; Rise       ; clk               ;
;  input[2]   ; clk               ; -2.256 ; -2.033 ; Rise       ; clk               ;
;  input[3]   ; clk               ; -2.825 ; -2.578 ; Rise       ; clk               ;
;  input[4]   ; clk               ; -2.416 ; -2.147 ; Rise       ; clk               ;
;  input[5]   ; clk               ; -3.078 ; -2.807 ; Rise       ; clk               ;
;  input[6]   ; clk               ; -3.030 ; -2.698 ; Rise       ; clk               ;
;  input[7]   ; clk               ; -2.813 ; -2.478 ; Rise       ; clk               ;
;  input[8]   ; clk               ; -3.364 ; -3.115 ; Rise       ; clk               ;
;  input[9]   ; clk               ; -2.408 ; -2.138 ; Rise       ; clk               ;
;  input[10]  ; clk               ; -3.369 ; -3.065 ; Rise       ; clk               ;
;  input[11]  ; clk               ; -2.531 ; -2.287 ; Rise       ; clk               ;
;  input[12]  ; clk               ; -2.987 ; -2.718 ; Rise       ; clk               ;
;  input[13]  ; clk               ; -3.197 ; -2.882 ; Rise       ; clk               ;
;  input[14]  ; clk               ; -3.195 ; -2.917 ; Rise       ; clk               ;
;  input[15]  ; clk               ; -3.267 ; -3.005 ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; 5.998  ; 6.351  ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; 4.810  ; 5.040  ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; 4.317  ; 4.596  ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; 5.998  ; 6.351  ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; 5.225  ; 5.488  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; -1.269 ; -1.568 ; Rise       ; clk               ;
;  Address[0] ; clk               ; -1.269 ; -1.568 ; Rise       ; clk               ;
;  Address[1] ; clk               ; -1.450 ; -1.764 ; Rise       ; clk               ;
;  Address[2] ; clk               ; -1.621 ; -1.879 ; Rise       ; clk               ;
;  Address[3] ; clk               ; -1.596 ; -1.900 ; Rise       ; clk               ;
; En          ; clk               ; -1.027 ; -1.277 ; Rise       ; clk               ;
; input[*]    ; clk               ; 4.011  ; 3.775  ; Rise       ; clk               ;
;  input[0]   ; clk               ; 3.065  ; 2.842  ; Rise       ; clk               ;
;  input[1]   ; clk               ; 4.011  ; 3.775  ; Rise       ; clk               ;
;  input[2]   ; clk               ; 2.800  ; 2.595  ; Rise       ; clk               ;
;  input[3]   ; clk               ; 3.346  ; 3.119  ; Rise       ; clk               ;
;  input[4]   ; clk               ; 2.939  ; 2.683  ; Rise       ; clk               ;
;  input[5]   ; clk               ; 3.687  ; 3.429  ; Rise       ; clk               ;
;  input[6]   ; clk               ; 3.650  ; 3.329  ; Rise       ; clk               ;
;  input[7]   ; clk               ; 3.442  ; 3.118  ; Rise       ; clk               ;
;  input[8]   ; clk               ; 3.980  ; 3.743  ; Rise       ; clk               ;
;  input[9]   ; clk               ; 2.932  ; 2.674  ; Rise       ; clk               ;
;  input[10]  ; clk               ; 3.989  ; 3.696  ; Rise       ; clk               ;
;  input[11]  ; clk               ; 3.064  ; 2.839  ; Rise       ; clk               ;
;  input[12]  ; clk               ; 3.607  ; 3.347  ; Rise       ; clk               ;
;  input[13]  ; clk               ; 3.814  ; 3.510  ; Rise       ; clk               ;
;  input[14]  ; clk               ; 3.829  ; 3.560  ; Rise       ; clk               ;
;  input[15]  ; clk               ; 3.893  ; 3.643  ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; -0.646 ; -0.885 ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; -0.861 ; -1.103 ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; -0.646 ; -0.885 ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; -1.633 ; -1.907 ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; -0.654 ; -0.917 ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 9.789 ; 9.583 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 8.886 ; 8.746 ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 8.534 ; 8.313 ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 8.022 ; 7.951 ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 8.337 ; 8.148 ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 8.284 ; 8.111 ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 9.645 ; 9.432 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 8.807 ; 8.655 ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 9.789 ; 9.583 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 9.385 ; 9.181 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 8.554 ; 8.317 ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 8.594 ; 8.357 ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 9.627 ; 9.490 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 9.200 ; 9.023 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 9.653 ; 9.501 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 8.155 ; 8.117 ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 8.821 ; 8.593 ; Fall       ; current_state.RAM ;
+-------------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 7.706 ; 7.638 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 8.536 ; 8.401 ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 8.200 ; 7.987 ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 7.706 ; 7.638 ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 8.011 ; 7.828 ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 7.954 ; 7.788 ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 9.263 ; 9.058 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 8.459 ; 8.312 ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 9.405 ; 9.206 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 9.017 ; 8.820 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 8.218 ; 7.989 ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 8.257 ; 8.028 ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 9.292 ; 9.163 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 8.839 ; 8.668 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 9.317 ; 9.172 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 7.834 ; 7.796 ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 8.475 ; 8.255 ; Fall       ; current_state.RAM ;
+-------------+-------------------+-------+-------+------------+-------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary             ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.inc_add ; -3.389 ; -473.237      ;
; current_state.RAM     ; -3.302 ; -736.355      ;
; clk                   ; -1.799 ; -562.668      ;
+-----------------------+--------+---------------+


+------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary              ;
+-----------------------+--------+---------------+
; Clock                 ; Slack  ; End Point TNS ;
+-----------------------+--------+---------------+
; current_state.RAM     ; -2.299 ; -455.192      ;
; current_state.inc_add ; -2.065 ; -424.833      ;
; clk                   ; -1.454 ; -96.281       ;
+-----------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------------+--------+-----------------+
; Clock                 ; Slack  ; End Point TNS   ;
+-----------------------+--------+-----------------+
; clk                   ; -3.000 ; -523.741        ;
; current_state.RAM     ; -1.310 ; -475.471        ;
; current_state.inc_add ; 0.098  ; 0.000           ;
+-----------------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.inc_add'                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+
; -3.389 ; add[6]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 3.907      ;
; -3.347 ; add[6]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.031     ; 3.910      ;
; -3.299 ; add[6]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 3.800      ;
; -3.292 ; add[7]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.026     ; 3.813      ;
; -3.281 ; add[13]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.027     ; 3.801      ;
; -3.276 ; add[5]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.040     ; 3.783      ;
; -3.270 ; add[14]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 3.788      ;
; -3.259 ; add[9]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.066     ; 3.740      ;
; -3.250 ; add[7]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 3.816      ;
; -3.234 ; add[5]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.042     ; 3.786      ;
; -3.217 ; add[9]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.068     ; 3.743      ;
; -3.202 ; add[7]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.025     ; 3.706      ;
; -3.191 ; add[13]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.026     ; 3.694      ;
; -3.186 ; add[5]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.039     ; 3.676      ;
; -3.169 ; add[9]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.065     ; 3.633      ;
; -3.107 ; add[8]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.094     ; 3.560      ;
; -3.074 ; add[12]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 3.593      ;
; -3.071 ; add[13]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 3.636      ;
; -3.065 ; add[8]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.096     ; 3.563      ;
; -3.059 ; add[10]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.048     ; 3.558      ;
; -3.032 ; add[12]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.030     ; 3.596      ;
; -3.017 ; add[8]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.093     ; 3.453      ;
; -3.017 ; add[10]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.050     ; 3.561      ;
; -2.984 ; add[12]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.027     ; 3.486      ;
; -2.969 ; add[10]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.047     ; 3.451      ;
; -2.955 ; add[11]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.038     ; 3.464      ;
; -2.929 ; add[14]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 3.430      ;
; -2.913 ; add[11]                                                                                                 ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.040     ; 3.467      ;
; -2.865 ; add[11]                                                                                                 ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.037     ; 3.357      ;
; -2.773 ; add[4]                                                                                                  ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.040     ; 3.280      ;
; -2.731 ; add[4]                                                                                                  ; add[13] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.042     ; 3.283      ;
; -2.683 ; add[4]                                                                                                  ; add[14] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.039     ; 3.173      ;
; -2.484 ; add[15]                                                                                                 ; add[15] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 3.003      ;
; -2.337 ; add[6]                                                                                                  ; add[9]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; 0.006      ; 2.843      ;
; -2.286 ; add[6]                                                                                                  ; add[11] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.020     ; 2.844      ;
; -2.240 ; add[7]                                                                                                  ; add[9]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; 0.009      ; 2.749      ;
; -2.224 ; add[6]                                                                                                  ; add[12] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 2.766      ;
; -2.224 ; add[5]                                                                                                  ; add[9]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.005     ; 2.719      ;
; -2.209 ; add[6]                                                                                                  ; add[7]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.032     ; 2.761      ;
; -2.201 ; add[6]                                                                                                  ; add[10] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.040     ; 2.740      ;
; -2.189 ; add[7]                                                                                                  ; add[11] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.017     ; 2.750      ;
; -2.184 ; add[6]                                                                                                  ; add[8]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; 0.033      ; 2.714      ;
; -2.177 ; add[5]                                                                                                  ; add[6]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.039     ; 2.722      ;
; -2.173 ; add[5]                                                                                                  ; add[11] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.031     ; 2.720      ;
; -2.156 ; add[9]                                                                                                  ; add[11] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.057     ; 2.677      ;
; -2.153 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 1.811      ; 3.955      ;
; -2.127 ; add[7]                                                                                                  ; add[12] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.026     ; 2.672      ;
; -2.122 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 1.780      ; 3.952      ;
; -2.112 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 1.809      ; 3.971      ;
; -2.111 ; add[5]                                                                                                  ; add[12] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.040     ; 2.642      ;
; -2.106 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 1.701      ; 3.857      ;
; -2.104 ; add[7]                                                                                                  ; add[10] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.037     ; 2.646      ;
; -2.100 ; mem~17                                                                                                  ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 0.268      ; 2.416      ;
; -2.096 ; add[5]                                                                                                  ; add[7]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.043     ; 2.637      ;
; -2.095 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 1.558      ; 3.721      ;
; -2.094 ; add[9]                                                                                                  ; add[12] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.066     ; 2.599      ;
; -2.088 ; add[5]                                                                                                  ; add[10] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.051     ; 2.616      ;
; -2.087 ; add[7]                                                                                                  ; add[8]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; 0.036      ; 2.620      ;
; -2.084 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 2.006      ; 4.081      ;
; -2.080 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 1.496      ; 3.624      ;
; -2.071 ; add[5]                                                                                                  ; add[8]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; 0.022      ; 2.590      ;
; -2.071 ; add[9]                                                                                                  ; add[10] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.077     ; 2.573      ;
; -2.058 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 1.574      ; 3.776      ;
; -2.055 ; add[8]                                                                                                  ; add[9]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.059     ; 2.496      ;
; -2.054 ; add[4]                                                                                                  ; add[4]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 2.603      ;
; -2.054 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 1.874      ; 3.977      ;
; -2.048 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 1.611      ; 3.708      ;
; -2.040 ; add[9]                                                                                                  ; add[9]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.031     ; 2.509      ;
; -2.039 ; add[6]                                                                                                  ; add[6]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.028     ; 2.595      ;
; -2.039 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~207 ; clk                   ; current_state.inc_add ; 0.500        ; 1.771      ; 3.860      ;
; -2.038 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 1.640      ; 3.727      ;
; -2.037 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~51  ; clk                   ; current_state.inc_add ; 0.500        ; 1.654      ; 3.610      ;
; -2.036 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~212 ; clk                   ; current_state.inc_add ; 0.500        ; 1.968      ; 4.053      ;
; -2.034 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~40  ; clk                   ; current_state.inc_add ; 0.500        ; 1.566      ; 3.649      ;
; -2.033 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~200 ; clk                   ; current_state.inc_add ; 0.500        ; 1.726      ; 3.810      ;
; -2.032 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~211 ; clk                   ; current_state.inc_add ; 0.500        ; 1.691      ; 3.772      ;
; -2.032 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~47  ; clk                   ; current_state.inc_add ; 0.500        ; 1.532      ; 3.613      ;
; -2.016 ; add[5]                                                                                                  ; add[5]  ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.029     ; 2.565      ;
; -2.016 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~43  ; clk                   ; current_state.inc_add ; 0.500        ; 1.631      ; 3.636      ;
; -2.015 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~204 ; clk                   ; current_state.inc_add ; 0.500        ; 1.809      ; 3.815      ;
; -2.014 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~236 ; clk                   ; current_state.inc_add ; 0.500        ; 1.649      ; 3.715      ;
; -2.013 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~52  ; clk                   ; current_state.inc_add ; 0.500        ; 1.799      ; 3.861      ;
; -2.005 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_we_reg  ; mem~205 ; clk                   ; current_state.inc_add ; 0.500        ; 1.684      ; 3.738      ;
; -2.004 ; add[8]                                                                                                  ; add[11] ; current_state.inc_add ; current_state.inc_add ; 1.000        ; -0.085     ; 2.497      ;
; -1.994 ; mem~17                                                                                                  ; mem~231 ; clk                   ; current_state.inc_add ; 0.500        ; 0.353      ; 2.401      ;
; -1.993 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 1.323      ; 3.525      ;
; -1.993 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 1.650      ; 3.686      ;
; -1.993 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~39  ; clk                   ; current_state.inc_add ; 0.500        ; 1.761      ; 3.802      ;
; -1.992 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~275 ; clk                   ; current_state.inc_add ; 0.500        ; 1.682      ; 3.723      ;
; -1.991 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113 ; clk                   ; current_state.inc_add ; 0.500        ; 1.677      ; 3.712      ;
; -1.989 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_we_reg  ; mem~38  ; clk                   ; current_state.inc_add ; 0.500        ; 1.443      ; 3.423      ;
; -1.989 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~44  ; clk                   ; current_state.inc_add ; 0.500        ; 1.769      ; 3.902      ;
; -1.989 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~229 ; clk                   ; current_state.inc_add ; 0.500        ; 1.659      ; 3.691      ;
; -1.988 ; mem~17                                                                                                  ; mem~263 ; clk                   ; current_state.inc_add ; 0.500        ; 0.498      ; 2.474      ;
; -1.987 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218 ; clk                   ; current_state.inc_add ; 1.000        ; 1.326      ; 3.522      ;
; -1.986 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_we_reg ; mem~38  ; clk                   ; current_state.inc_add ; 0.500        ; 1.610      ; 3.587      ;
; -1.984 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~259 ; clk                   ; current_state.inc_add ; 1.000        ; 1.182      ; 3.718      ;
; -1.983 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~49  ; clk                   ; current_state.inc_add ; 0.500        ; 1.602      ; 3.653      ;
; -1.982 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~37  ; clk                   ; current_state.inc_add ; 0.500        ; 1.577      ; 3.706      ;
; -1.981 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~252 ; clk                   ; current_state.inc_add ; 1.000        ; 1.201      ; 3.731      ;
+--------+---------------------------------------------------------------------------------------------------------+---------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.RAM'                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node          ; Launch Clock          ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------------+--------------+------------+------------+
; -3.302 ; mem~190                                                                                                 ; Output[9]$latch  ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.788     ; 1.513      ;
; -3.200 ; mem~190                                                                                                 ; Output[9]$latch  ; current_state.inc_add ; current_state.RAM ; 0.500        ; -1.686     ; 1.513      ;
; -3.078 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~124          ; clk                   ; current_state.RAM ; 0.500        ; 0.593      ; 3.720      ;
; -3.074 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~130          ; clk                   ; current_state.RAM ; 0.500        ; 0.627      ; 3.750      ;
; -3.073 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~113          ; clk                   ; current_state.RAM ; 0.500        ; 0.595      ; 3.712      ;
; -3.059 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~82           ; clk                   ; current_state.RAM ; 0.500        ; 0.676      ; 3.788      ;
; -3.046 ; mem~190                                                                                                 ; Output[9]$latch  ; current_state.RAM     ; current_state.RAM ; 1.000        ; -2.032     ; 1.513      ;
; -3.044 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~148          ; clk                   ; current_state.RAM ; 0.500        ; 0.922      ; 4.015      ;
; -3.032 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~127          ; clk                   ; current_state.RAM ; 0.500        ; 0.648      ; 3.730      ;
; -3.031 ; mem~17                                                                                                  ; mem~103          ; clk                   ; current_state.RAM ; 0.500        ; -0.618     ; 2.405      ;
; -3.031 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~81           ; clk                   ; current_state.RAM ; 0.500        ; 0.639      ; 3.722      ;
; -3.030 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~76           ; clk                   ; current_state.RAM ; 0.500        ; 0.637      ; 3.720      ;
; -3.028 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~117          ; clk                   ; current_state.RAM ; 0.500        ; 0.595      ; 3.673      ;
; -3.028 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~193          ; clk                   ; current_state.RAM ; 0.500        ; 0.723      ; 3.740      ;
; -3.024 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~117          ; clk                   ; current_state.RAM ; 0.500        ; 0.604      ; 3.678      ;
; -3.022 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~127          ; clk                   ; current_state.RAM ; 0.500        ; 0.677      ; 3.749      ;
; -3.018 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~131          ; clk                   ; current_state.RAM ; 0.500        ; 0.631      ; 3.637      ;
; -3.016 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_we_reg  ; mem~132          ; clk                   ; current_state.RAM ; 0.500        ; 0.821      ; 3.886      ;
; -3.016 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~127          ; clk                   ; current_state.RAM ; 0.500        ; 0.569      ; 3.635      ;
; -3.012 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~188          ; clk                   ; current_state.RAM ; 0.500        ; 0.668      ; 3.748      ;
; -3.011 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~103          ; clk                   ; current_state.RAM ; 0.500        ; 0.610      ; 3.613      ;
; -3.009 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~124          ; clk                   ; current_state.RAM ; 0.500        ; 0.788      ; 3.846      ;
; -3.006 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~129          ; clk                   ; current_state.RAM ; 0.500        ; 0.603      ; 3.752      ;
; -2.994 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~107          ; clk                   ; current_state.RAM ; 0.500        ; 0.593      ; 3.650      ;
; -2.989 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~33           ; clk                   ; current_state.RAM ; 0.500        ; 0.985      ; 4.026      ;
; -2.989 ; mem~17                                                                                                  ; mem~119          ; clk                   ; current_state.RAM ; 0.500        ; -0.696     ; 2.358      ;
; -2.986 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~117          ; clk                   ; current_state.RAM ; 0.500        ; 0.543      ; 3.579      ;
; -2.985 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~123          ; clk                   ; current_state.RAM ; 0.500        ; 0.665      ; 3.638      ;
; -2.985 ; mem~106                                                                                                 ; Output[5]$latch  ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.423     ; 1.561      ;
; -2.982 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~105          ; clk                   ; current_state.RAM ; 0.500        ; 0.647      ; 3.678      ;
; -2.982 ; mem~102                                                                                                 ; Output[1]$latch  ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.520     ; 1.460      ;
; -2.978 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~121          ; clk                   ; current_state.RAM ; 0.500        ; 0.638      ; 3.669      ;
; -2.978 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~108          ; clk                   ; current_state.RAM ; 0.500        ; 0.667      ; 3.796      ;
; -2.976 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~111          ; clk                   ; current_state.RAM ; 0.500        ; 0.738      ; 3.707      ;
; -2.972 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~115          ; clk                   ; current_state.RAM ; 0.500        ; 0.646      ; 3.611      ;
; -2.971 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg ; mem~72           ; clk                   ; current_state.RAM ; 0.500        ; 0.649      ; 3.673      ;
; -2.970 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~101          ; clk                   ; current_state.RAM ; 0.500        ; 0.603      ; 3.717      ;
; -2.969 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg ; mem~119          ; clk                   ; current_state.RAM ; 0.500        ; 0.532      ; 3.566      ;
; -2.967 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~148          ; clk                   ; current_state.RAM ; 0.500        ; 0.791      ; 3.807      ;
; -2.966 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~111          ; clk                   ; current_state.RAM ; 0.500        ; 0.767      ; 3.726      ;
; -2.966 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~101          ; clk                   ; current_state.RAM ; 0.500        ; 0.612      ; 3.722      ;
; -2.964 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_we_reg  ; mem~194          ; clk                   ; current_state.RAM ; 0.500        ; 0.689      ; 3.719      ;
; -2.964 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~78           ; clk                   ; current_state.RAM ; 0.500        ; 0.869      ; 3.882      ;
; -2.961 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~113          ; clk                   ; current_state.RAM ; 0.500        ; 0.639      ; 3.644      ;
; -2.961 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~76           ; clk                   ; current_state.RAM ; 0.500        ; 0.832      ; 3.846      ;
; -2.960 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~111          ; clk                   ; current_state.RAM ; 0.500        ; 0.659      ; 3.612      ;
; -2.953 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_we_reg  ; mem~79           ; clk                   ; current_state.RAM ; 0.500        ; 0.699      ; 3.700      ;
; -2.949 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~127          ; clk                   ; current_state.RAM ; 0.500        ; 0.639      ; 3.638      ;
; -2.948 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_we_reg  ; mem~75           ; clk                   ; current_state.RAM ; 0.500        ; 0.636      ; 3.636      ;
; -2.945 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg ; mem~140          ; clk                   ; current_state.RAM ; 0.500        ; 0.694      ; 3.689      ;
; -2.944 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~83           ; clk                   ; current_state.RAM ; 0.500        ; 0.700      ; 3.632      ;
; -2.943 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~188          ; clk                   ; current_state.RAM ; 0.500        ; 0.863      ; 3.874      ;
; -2.943 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg ; mem~79           ; clk                   ; current_state.RAM ; 0.500        ; 0.728      ; 3.719      ;
; -2.940 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~124          ; clk                   ; current_state.RAM ; 0.500        ; 0.591      ; 3.580      ;
; -2.939 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|address_reg_a[1]            ; mem~117          ; clk                   ; current_state.RAM ; 0.500        ; 0.340      ; 3.329      ;
; -2.939 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_we_reg  ; mem~132          ; clk                   ; current_state.RAM ; 0.500        ; 0.690      ; 3.678      ;
; -2.939 ; mem~183                                                                                                 ; Output[2]$latch  ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.675     ; 1.262      ;
; -2.937 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_we_reg  ; mem~79           ; clk                   ; current_state.RAM ; 0.500        ; 0.620      ; 3.605      ;
; -2.936 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~105          ; clk                   ; current_state.RAM ; 0.500        ; 0.848      ; 3.833      ;
; -2.935 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_we_reg  ; mem~125          ; clk                   ; current_state.RAM ; 0.500        ; 0.742      ; 3.725      ;
; -2.935 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~133          ; clk                   ; current_state.RAM ; 0.500        ; 0.689      ; 3.674      ;
; -2.934 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~106          ; clk                   ; current_state.RAM ; 0.500        ; 0.609      ; 3.596      ;
; -2.933 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~110          ; clk                   ; current_state.RAM ; 0.500        ; 0.846      ; 3.832      ;
; -2.932 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_we_reg  ; mem~121          ; clk                   ; current_state.RAM ; 0.500        ; 0.839      ; 3.824      ;
; -2.931 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~133          ; clk                   ; current_state.RAM ; 0.500        ; 0.698      ; 3.679      ;
; -2.930 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_we_reg  ; mem~185          ; clk                   ; current_state.RAM ; 0.500        ; 0.699      ; 3.678      ;
; -2.928 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~101          ; clk                   ; current_state.RAM ; 0.500        ; 0.551      ; 3.623      ;
; -2.928 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~106          ; clk                   ; current_state.RAM ; 0.500        ; 0.612      ; 3.593      ;
; -2.928 ; mem~42                                                                                                  ; Output[5]$latch  ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.293     ; 1.634      ;
; -2.924 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a66~porta_we_reg  ; mem~103          ; clk                   ; current_state.RAM ; 0.500        ; 0.875      ; 3.791      ;
; -2.923 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg ; mem~69           ; clk                   ; current_state.RAM ; 0.500        ; 0.638      ; 3.708      ;
; -2.923 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~105          ; clk                   ; current_state.RAM ; 0.500        ; 0.692      ; 3.664      ;
; -2.919 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~81           ; clk                   ; current_state.RAM ; 0.500        ; 0.683      ; 3.654      ;
; -2.919 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_we_reg   ; mem~121          ; clk                   ; current_state.RAM ; 0.500        ; 0.683      ; 3.655      ;
; -2.919 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg   ; mem~69           ; clk                   ; current_state.RAM ; 0.500        ; 0.647      ; 3.713      ;
; -2.916 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~193          ; clk                   ; current_state.RAM ; 0.500        ; 0.767      ; 3.672      ;
; -2.916 ; mem~243                                                                                                 ; Output[14]$latch ; current_state.RAM     ; current_state.RAM ; 0.500        ; -1.475     ; 1.439      ;
; -2.912 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg ; mem~107          ; clk                   ; current_state.RAM ; 0.500        ; 0.621      ; 3.596      ;
; -2.909 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_we_reg  ; mem~108          ; clk                   ; current_state.RAM ; 0.500        ; 0.862      ; 3.922      ;
; -2.903 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~74           ; clk                   ; current_state.RAM ; 0.500        ; 0.665      ; 3.620      ;
; -2.903 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg ; mem~123          ; clk                   ; current_state.RAM ; 0.500        ; 0.693      ; 3.584      ;
; -2.901 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_we_reg  ; mem~142          ; clk                   ; current_state.RAM ; 0.500        ; 0.922      ; 3.877      ;
; -2.900 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~218          ; clk                   ; current_state.RAM ; 0.500        ; 0.916      ; 3.525      ;
; -2.898 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_we_reg  ; mem~113          ; clk                   ; current_state.RAM ; 0.500        ; 0.655      ; 3.597      ;
; -2.897 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_we_reg  ; mem~148          ; clk                   ; current_state.RAM ; 0.500        ; 0.917      ; 3.863      ;
; -2.897 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~74           ; clk                   ; current_state.RAM ; 0.500        ; 0.668      ; 3.617      ;
; -2.896 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_we_reg ; mem~130          ; clk                   ; current_state.RAM ; 0.500        ; 0.678      ; 3.623      ;
; -2.894 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_we_reg  ; mem~118          ; clk                   ; current_state.RAM ; 0.500        ; 0.397      ; 3.435      ;
; -2.894 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_we_reg  ; mem~129          ; clk                   ; current_state.RAM ; 0.500        ; 0.647      ; 3.684      ;
; -2.894 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a25~porta_we_reg  ; mem~78           ; clk                   ; current_state.RAM ; 0.500        ; 0.889      ; 3.832      ;
; -2.894 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_we_reg  ; mem~218          ; clk                   ; current_state.RAM ; 0.500        ; 0.919      ; 3.522      ;
; -2.893 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg ; mem~111          ; clk                   ; current_state.RAM ; 0.500        ; 0.729      ; 3.615      ;
; -2.893 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_we_reg  ; mem~133          ; clk                   ; current_state.RAM ; 0.500        ; 0.637      ; 3.580      ;
; -2.892 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_we_reg  ; mem~76           ; clk                   ; current_state.RAM ; 0.500        ; 0.635      ; 3.580      ;
; -2.891 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_we_reg  ; mem~145          ; clk                   ; current_state.RAM ; 0.500        ; 0.695      ; 3.730      ;
; -2.891 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|address_reg_a[0]            ; mem~117          ; clk                   ; current_state.RAM ; 0.500        ; 0.340      ; 3.281      ;
; -2.891 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_we_reg ; mem~118          ; clk                   ; current_state.RAM ; 0.500        ; 0.564      ; 3.599      ;
; -2.890 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_we_reg  ; mem~259          ; clk                   ; current_state.RAM ; 0.500        ; 0.776      ; 3.718      ;
; -2.889 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_we_reg  ; mem~122          ; clk                   ; current_state.RAM ; 0.500        ; 0.617      ; 3.558      ;
; -2.889 ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg  ; mem~148          ; clk                   ; current_state.RAM ; 0.500        ; 1.213      ; 4.151      ;
+--------+---------------------------------------------------------------------------------------------------------+------------------+-----------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                 ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.799 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.040     ; 1.758      ;
; -1.799 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.040     ; 1.758      ;
; -1.797 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.037     ; 1.759      ;
; -1.781 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.706     ; 2.074      ;
; -1.781 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.706     ; 2.074      ;
; -1.780 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.710     ; 2.069      ;
; -1.780 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.710     ; 2.069      ;
; -1.779 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a29~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.703     ; 2.075      ;
; -1.778 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.707     ; 2.070      ;
; -1.773 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.721     ; 2.051      ;
; -1.773 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.721     ; 2.051      ;
; -1.772 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.010     ; 1.761      ;
; -1.772 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.010     ; 1.761      ;
; -1.771 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.718     ; 2.052      ;
; -1.770 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.007     ; 1.762      ;
; -1.764 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.817     ; 1.946      ;
; -1.764 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.817     ; 1.946      ;
; -1.763 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.711     ; 2.051      ;
; -1.763 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.711     ; 2.051      ;
; -1.762 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.814     ; 1.947      ;
; -1.761 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.708     ; 2.052      ;
; -1.752 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.819     ; 1.932      ;
; -1.752 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.819     ; 1.932      ;
; -1.750 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.816     ; 1.933      ;
; -1.746 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.811     ; 1.934      ;
; -1.746 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.811     ; 1.934      ;
; -1.744 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a3~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.808     ; 1.935      ;
; -1.744 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.819     ; 1.924      ;
; -1.744 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.819     ; 1.924      ;
; -1.742 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.816     ; 1.925      ;
; -1.737 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.709     ; 2.027      ;
; -1.737 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.709     ; 2.027      ;
; -1.736 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.859     ; 1.876      ;
; -1.736 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.859     ; 1.876      ;
; -1.735 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.987     ; 1.747      ;
; -1.735 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.987     ; 1.747      ;
; -1.735 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a80~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.706     ; 2.028      ;
; -1.734 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.856     ; 1.877      ;
; -1.733 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.984     ; 1.748      ;
; -1.732 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.994     ; 1.737      ;
; -1.732 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.994     ; 1.737      ;
; -1.730 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.991     ; 1.738      ;
; -1.726 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.858     ; 1.867      ;
; -1.726 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.858     ; 1.867      ;
; -1.726 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.817     ; 1.908      ;
; -1.726 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.817     ; 1.908      ;
; -1.724 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a49~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.855     ; 1.868      ;
; -1.724 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a81~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.814     ; 1.909      ;
; -1.719 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -1.042     ; 1.676      ;
; -1.719 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -1.042     ; 1.676      ;
; -1.717 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.039     ; 1.677      ;
; -1.716 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.963     ; 1.752      ;
; -1.716 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.963     ; 1.752      ;
; -1.715 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.989     ; 1.725      ;
; -1.715 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.989     ; 1.725      ;
; -1.714 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.960     ; 1.753      ;
; -1.713 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.986     ; 1.726      ;
; -1.712 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.996     ; 1.715      ;
; -1.712 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.996     ; 1.715      ;
; -1.710 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.993     ; 1.716      ;
; -1.704 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.012     ; 1.691      ;
; -1.704 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.012     ; 1.691      ;
; -1.702 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.009     ; 1.692      ;
; -1.693 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.858     ; 1.834      ;
; -1.693 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.858     ; 1.834      ;
; -1.691 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a52~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.855     ; 1.835      ;
; -1.691 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.861     ; 1.829      ;
; -1.691 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.861     ; 1.829      ;
; -1.689 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a44~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.858     ; 1.830      ;
; -1.688 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.870     ; 1.817      ;
; -1.688 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.870     ; 1.817      ;
; -1.687 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.852     ; 1.834      ;
; -1.687 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.852     ; 1.834      ;
; -1.686 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a15~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.867     ; 1.818      ;
; -1.686 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.712     ; 1.973      ;
; -1.686 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.712     ; 1.973      ;
; -1.685 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.849     ; 1.835      ;
; -1.684 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.709     ; 1.974      ;
; -1.681 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.698     ; 1.982      ;
; -1.681 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.698     ; 1.982      ;
; -1.680 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ; current_state.inc_add ; clk         ; 1.000        ; -0.993     ; 1.686      ;
; -1.680 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_we_reg       ; current_state.inc_add ; clk         ; 1.000        ; -0.993     ; 1.686      ;
; -1.679 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a2~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.695     ; 1.983      ;
; -1.679 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_address_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.723     ; 1.955      ;
; -1.679 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_we_reg         ; current_state.inc_add ; clk         ; 1.000        ; -0.723     ; 1.955      ;
; -1.678 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_datain_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.990     ; 1.687      ;
; -1.677 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a8~porta_datain_reg0    ; current_state.inc_add ; clk         ; 1.000        ; -0.720     ; 1.956      ;
; -1.671 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.965     ; 1.705      ;
; -1.671 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.965     ; 1.705      ;
; -1.669 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a47~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.962     ; 1.706      ;
; -1.668 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a62~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.829     ; 1.838      ;
; -1.668 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a62~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.829     ; 1.838      ;
; -1.666 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.980     ; 1.685      ;
; -1.666 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -0.980     ; 1.685      ;
; -1.666 ; add[13]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a62~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.826     ; 1.839      ;
; -1.665 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -1.011     ; 1.653      ;
; -1.665 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_we_reg        ; current_state.inc_add ; clk         ; 1.000        ; -1.011     ; 1.653      ;
; -1.664 ; add[14]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a86~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -0.977     ; 1.686      ;
; -1.663 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a79~porta_datain_reg0   ; current_state.inc_add ; clk         ; 1.000        ; -1.008     ; 1.654      ;
; -1.655 ; add[15]   ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a99~porta_address_reg0  ; current_state.inc_add ; clk         ; 1.000        ; -0.818     ; 1.836      ;
+--------+-----------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.RAM'                                                                        ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+
; -2.299 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.445      ; 2.251      ;
; -2.220 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.396      ; 2.281      ;
; -2.220 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.357      ; 2.242      ;
; -2.218 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.337      ; 2.224      ;
; -2.214 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.373      ; 2.264      ;
; -2.203 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.366      ; 2.268      ;
; -2.197 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.340      ; 2.248      ;
; -2.180 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.355      ; 2.280      ;
; -2.176 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.351      ; 2.280      ;
; -2.176 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.292      ; 2.221      ;
; -2.173 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.340      ; 2.272      ;
; -2.170 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.327      ; 2.262      ;
; -2.161 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.409      ; 2.353      ;
; -2.157 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.509      ; 2.457      ;
; -2.151 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.334      ; 2.288      ;
; -2.147 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.265      ; 2.223      ;
; -2.146 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.295      ; 2.254      ;
; -2.145 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.290      ; 2.250      ;
; -2.144 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.201      ; 2.162      ;
; -2.142 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.337      ; 2.300      ;
; -2.128 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.265      ; 2.242      ;
; -2.127 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.329      ; 2.307      ;
; -2.126 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.263      ; 2.242      ;
; -2.124 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.243      ; 2.224      ;
; -2.116 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.273      ; 2.262      ;
; -2.114 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.313      ; 2.304      ;
; -2.111 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.425      ; 2.419      ;
; -2.106 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.272      ; 2.271      ;
; -2.096 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.238      ; 2.247      ;
; -2.091 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.230      ; 2.244      ;
; -2.089 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.398      ; 2.414      ;
; -2.087 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.122      ; 2.140      ;
; -2.085 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.096      ; 2.116      ;
; -2.081 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.355      ; 2.379      ;
; -2.073 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.137      ; 2.169      ;
; -2.073 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.242      ; 2.274      ;
; -2.072 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.210      ; 2.243      ;
; -2.072 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.390      ; 2.423      ;
; -2.070 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.129      ; 2.164      ;
; -2.063 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.181      ; 2.223      ;
; -2.063 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.339      ; 2.381      ;
; -2.061 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.093      ; 2.137      ;
; -2.061 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.262      ; 2.306      ;
; -2.061 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.274      ; 2.318      ;
; -2.059 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.262      ; 2.308      ;
; -2.058 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.240      ; 2.287      ;
; -2.057 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.381      ; 2.429      ;
; -2.056 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.152      ; 2.201      ;
; -2.053 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.146      ; 2.198      ;
; -2.040 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.165      ; 2.230      ;
; -2.040 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.208      ; 2.273      ;
; -2.039 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.154      ; 2.220      ;
; -2.039 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.083      ; 2.149      ;
; -2.025 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.326      ; 2.406      ;
; -2.024 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.341      ; 2.422      ;
; -2.016 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.343      ; 2.432      ;
; -2.012 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.095      ; 2.188      ;
; -2.009 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.090      ; 2.186      ;
; -2.006 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.070      ; 2.169      ;
; -2.004 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.023      ; 2.124      ;
; -2.001 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.250      ; 2.354      ;
; -1.998 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.085      ; 2.192      ;
; -1.996 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.056      ; 2.165      ;
; -1.994 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.334      ; 2.445      ;
; -1.988 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.235      ; 2.352      ;
; -1.987 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.090      ; 2.208      ;
; -1.987 ; current_state.RAM ; mem~53  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.266      ; 2.384      ;
; -1.984 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.011      ; 2.132      ;
; -1.983 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.053      ; 2.175      ;
; -1.982 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.987      ; 2.110      ;
; -1.982 ; current_state.RAM ; mem~172 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.004      ; 2.127      ;
; -1.981 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.324      ; 2.448      ;
; -1.980 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.116      ; 2.241      ;
; -1.976 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.025      ; 2.154      ;
; -1.972 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.995      ; 2.128      ;
; -1.972 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.009      ; 2.142      ;
; -1.972 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.237      ; 2.370      ;
; -1.971 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.008      ; 2.142      ;
; -1.966 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.242      ; 2.381      ;
; -1.966 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.303      ; 2.442      ;
; -1.965 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.045      ; 2.185      ;
; -1.965 ; current_state.RAM ; mem~60  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.246      ; 2.386      ;
; -1.954 ; current_state.RAM ; mem~243 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.970      ; 2.121      ;
; -1.953 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.041      ; 2.193      ;
; -1.948 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.226      ; 2.383      ;
; -1.947 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.237      ; 2.395      ;
; -1.946 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.999      ; 2.158      ;
; -1.945 ; current_state.RAM ; mem~171 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.002      ; 2.162      ;
; -1.945 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.988      ; 2.148      ;
; -1.944 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.011      ; 2.172      ;
; -1.944 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.960      ; 2.121      ;
; -1.943 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.034      ; 2.196      ;
; -1.943 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.989      ; 2.151      ;
; -1.942 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.RAM ; 0.000        ; 3.963      ; 2.126      ;
; -1.942 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.023      ; 2.186      ;
; -1.941 ; current_state.RAM ; mem~84  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.228      ; 2.392      ;
; -1.940 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.019      ; 2.184      ;
; -1.940 ; current_state.RAM ; mem~77  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.243      ; 2.408      ;
; -1.937 ; current_state.RAM ; mem~63  ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.301      ; 2.469      ;
; -1.935 ; current_state.RAM ; mem~173 ; current_state.RAM ; current_state.RAM ; 0.000        ; 4.051      ; 2.221      ;
+--------+-------------------+---------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.inc_add'                                                                        ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+
; -2.065 ; current_state.RAM ; mem~190 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.163      ; 2.223      ;
; -2.062 ; current_state.RAM ; mem~187 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.099      ; 2.162      ;
; -2.009 ; current_state.RAM ; mem~143 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.126      ; 2.242      ;
; -2.005 ; current_state.RAM ; mem~186 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.020      ; 2.140      ;
; -2.003 ; current_state.RAM ; mem~195 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.994      ; 2.116      ;
; -1.991 ; current_state.RAM ; mem~183 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.035      ; 2.169      ;
; -1.988 ; current_state.RAM ; mem~188 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.027      ; 2.164      ;
; -1.986 ; current_state.RAM ; mem~137 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.109      ; 2.248      ;
; -1.981 ; current_state.RAM ; mem~196 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.079      ; 2.223      ;
; -1.979 ; current_state.RAM ; mem~191 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.991      ; 2.137      ;
; -1.974 ; current_state.RAM ; mem~181 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.050      ; 2.201      ;
; -1.971 ; current_state.RAM ; mem~193 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.044      ; 2.198      ;
; -1.969 ; current_state.RAM ; mem~147 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.124      ; 2.280      ;
; -1.967 ; current_state.RAM ; mem~175 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.100      ; 2.258      ;
; -1.965 ; current_state.RAM ; mem~140 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.061      ; 2.221      ;
; -1.960 ; current_state.RAM ; mem~83  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.135      ; 2.300      ;
; -1.958 ; current_state.RAM ; mem~184 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.063      ; 2.230      ;
; -1.957 ; current_state.RAM ; mem~182 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.052      ; 2.220      ;
; -1.949 ; current_state.RAM ; mem~172 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.051      ; 2.227      ;
; -1.946 ; current_state.RAM ; mem~120 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.960      ; 2.139      ;
; -1.944 ; current_state.RAM ; mem~76  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.061      ; 2.242      ;
; -1.942 ; current_state.RAM ; mem~79  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.041      ; 2.224      ;
; -1.935 ; current_state.RAM ; mem~138 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.064      ; 2.254      ;
; -1.934 ; current_state.RAM ; mem~139 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.059      ; 2.250      ;
; -1.934 ; current_state.RAM ; mem~75  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.071      ; 2.262      ;
; -1.931 ; current_state.RAM ; mem~165 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.081      ; 2.275      ;
; -1.930 ; current_state.RAM ; mem~189 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.993      ; 2.188      ;
; -1.928 ; current_state.RAM ; mem~169 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.034      ; 2.231      ;
; -1.927 ; current_state.RAM ; mem~185 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.988      ; 2.186      ;
; -1.924 ; current_state.RAM ; mem~171 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.049      ; 2.250      ;
; -1.923 ; current_state.RAM ; mem~170 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.058      ; 2.260      ;
; -1.920 ; current_state.RAM ; mem~179 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.103      ; 2.308      ;
; -1.917 ; current_state.RAM ; mem~131 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.946      ; 2.154      ;
; -1.916 ; current_state.RAM ; mem~194 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.983      ; 2.192      ;
; -1.907 ; current_state.RAM ; mem~123 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.984      ; 2.202      ;
; -1.905 ; current_state.RAM ; mem~192 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.988      ; 2.208      ;
; -1.891 ; current_state.RAM ; mem~73  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.040      ; 2.274      ;
; -1.887 ; current_state.RAM ; mem~122 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.905      ; 2.143      ;
; -1.881 ; current_state.RAM ; mem~124 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.898      ; 2.142      ;
; -1.880 ; current_state.RAM ; mem~133 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.999      ; 2.244      ;
; -1.879 ; current_state.RAM ; mem~74  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.072      ; 2.318      ;
; -1.870 ; current_state.RAM ; mem~141 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.124      ; 2.379      ;
; -1.858 ; current_state.RAM ; mem~69  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.006      ; 2.273      ;
; -1.856 ; current_state.RAM ; mem~128 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.936      ; 2.205      ;
; -1.854 ; current_state.RAM ; mem~268 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.006      ; 2.277      ;
; -1.853 ; current_state.RAM ; mem~126 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.875      ; 2.147      ;
; -1.850 ; current_state.RAM ; mem~136 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.031      ; 2.306      ;
; -1.848 ; current_state.RAM ; mem~146 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.031      ; 2.308      ;
; -1.842 ; current_state.RAM ; mem~111 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.944      ; 2.227      ;
; -1.832 ; current_state.RAM ; mem~127 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.871      ; 2.164      ;
; -1.830 ; current_state.RAM ; mem~178 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.088      ; 2.383      ;
; -1.829 ; current_state.RAM ; mem~234 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.001      ; 2.297      ;
; -1.820 ; current_state.RAM ; mem~121 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.873      ; 2.178      ;
; -1.819 ; current_state.RAM ; mem~72  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.048      ; 2.354      ;
; -1.814 ; current_state.RAM ; mem~233 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.976      ; 2.287      ;
; -1.813 ; current_state.RAM ; mem~134 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.110      ; 2.422      ;
; -1.810 ; current_state.RAM ; mem~168 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.034      ; 2.349      ;
; -1.809 ; current_state.RAM ; mem~173 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.098      ; 2.414      ;
; -1.805 ; current_state.RAM ; mem~135 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.112      ; 2.432      ;
; -1.804 ; current_state.RAM ; mem~117 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.843      ; 2.164      ;
; -1.803 ; current_state.RAM ; mem~119 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.848      ; 2.170      ;
; -1.798 ; current_state.RAM ; mem~261 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.946      ; 2.273      ;
; -1.795 ; current_state.RAM ; mem~177 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.088      ; 2.418      ;
; -1.793 ; current_state.RAM ; mem~125 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.870      ; 2.202      ;
; -1.793 ; current_state.RAM ; mem~108 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.954      ; 2.286      ;
; -1.790 ; current_state.RAM ; mem~82  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.035      ; 2.370      ;
; -1.787 ; current_state.RAM ; mem~167 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.163      ; 2.501      ;
; -1.785 ; current_state.RAM ; mem~115 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.940      ; 2.280      ;
; -1.781 ; current_state.RAM ; mem~266 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.908      ; 2.252      ;
; -1.775 ; current_state.RAM ; mem~129 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.867      ; 2.217      ;
; -1.770 ; current_state.RAM ; mem~267 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.911      ; 2.266      ;
; -1.768 ; current_state.RAM ; mem~239 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.911      ; 2.268      ;
; -1.766 ; current_state.RAM ; mem~70  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.024      ; 2.383      ;
; -1.760 ; current_state.RAM ; mem~26  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.939      ; 2.304      ;
; -1.760 ; current_state.RAM ; mem~28  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.940      ; 2.305      ;
; -1.759 ; current_state.RAM ; mem~58  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.954      ; 2.320      ;
; -1.759 ; current_state.RAM ; mem~114 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.919      ; 2.285      ;
; -1.759 ; current_state.RAM ; mem~84  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.026      ; 2.392      ;
; -1.758 ; current_state.RAM ; mem~118 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.865      ; 2.232      ;
; -1.758 ; current_state.RAM ; mem~77  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.041      ; 2.408      ;
; -1.756 ; current_state.RAM ; mem~104 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.861      ; 2.230      ;
; -1.752 ; current_state.RAM ; mem~130 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.868      ; 2.241      ;
; -1.752 ; current_state.RAM ; mem~271 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.894      ; 2.267      ;
; -1.748 ; current_state.RAM ; mem~107 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.889      ; 2.266      ;
; -1.748 ; current_state.RAM ; mem~243 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.901      ; 2.278      ;
; -1.746 ; current_state.RAM ; mem~180 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.024      ; 2.403      ;
; -1.744 ; current_state.RAM ; mem~59  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.956      ; 2.337      ;
; -1.739 ; current_state.RAM ; mem~235 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.851      ; 2.237      ;
; -1.733 ; current_state.RAM ; mem~265 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.889      ; 2.281      ;
; -1.732 ; current_state.RAM ; mem~132 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.866      ; 2.259      ;
; -1.732 ; current_state.RAM ; mem~236 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.851      ; 2.244      ;
; -1.724 ; current_state.RAM ; mem~81  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.023      ; 2.424      ;
; -1.721 ; current_state.RAM ; mem~204 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.020      ; 2.424      ;
; -1.719 ; current_state.RAM ; mem~197 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.991      ; 2.397      ;
; -1.716 ; current_state.RAM ; mem~145 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.021      ; 2.430      ;
; -1.715 ; current_state.RAM ; mem~60  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.876      ; 2.286      ;
; -1.712 ; current_state.RAM ; mem~51  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.866      ; 2.279      ;
; -1.703 ; current_state.RAM ; mem~201 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.979      ; 2.401      ;
; -1.700 ; current_state.RAM ; mem~71  ; current_state.RAM ; current_state.inc_add ; 0.000        ; 4.024      ; 2.449      ;
; -1.699 ; current_state.RAM ; mem~106 ; current_state.RAM ; current_state.inc_add ; 0.000        ; 3.875      ; 2.301      ;
+--------+-------------------+---------+-------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                       ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -1.454 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.050      ; 0.835      ;
; -1.362 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.981      ; 0.858      ;
; -1.328 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.033      ; 0.944      ;
; -1.323 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.879      ; 0.795      ;
; -1.291 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.010      ; 0.958      ;
; -1.252 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.808      ; 0.795      ;
; -1.232 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.999      ; 1.006      ;
; -1.227 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.969      ; 0.981      ;
; -1.217 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.154      ; 1.176      ;
; -1.203 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.980      ; 1.016      ;
; -1.198 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 1.936      ; 0.977      ;
; -1.189 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.946      ; 0.996      ;
; -1.157 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.030      ; 1.112      ;
; -1.137 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.040      ; 1.142      ;
; -1.125 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a56~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.064      ; 1.178      ;
; -1.117 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a6~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 1.876      ; 0.998      ;
; -1.110 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.025      ; 1.154      ;
; -1.101 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a58~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.048      ; 1.186      ;
; -1.088 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.978      ; 1.129      ;
; -1.086 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a77~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.987      ; 1.140      ;
; -1.085 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a17~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.214      ; 1.368      ;
; -1.085 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.049      ; 1.203      ;
; -1.083 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a50~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.000      ; 1.156      ;
; -1.081 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.063      ; 1.221      ;
; -1.076 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a24~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.981      ; 1.144      ;
; -1.075 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a16~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.008      ; 1.172      ;
; -1.072 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 1.987      ; 1.154      ;
; -1.071 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a91~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.870      ; 1.038      ;
; -1.056 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a73~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.793      ; 0.976      ;
; -1.047 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a22~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.061      ; 1.253      ;
; -1.047 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a38~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.855      ; 1.047      ;
; -1.045 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a87~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.854      ; 1.048      ;
; -1.036 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a97~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.064      ; 1.267      ;
; -1.033 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.961      ; 1.167      ;
; -1.030 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a92~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.011      ; 1.220      ;
; -1.028 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a40~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.943      ; 1.154      ;
; -1.021 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.940      ; 1.158      ;
; -1.018 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a70~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.785      ; 1.006      ;
; -1.013 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.033      ; 1.259      ;
; -1.003 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a26~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.949      ; 1.185      ;
; -1.001 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.996      ; 1.234      ;
; -0.992 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a84~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.780      ; 1.027      ;
; -0.989 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.058      ; 1.308      ;
; -0.983 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.047      ; 1.303      ;
; -0.982 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a48~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.048      ; 1.305      ;
; -0.982 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.736      ; 0.993      ;
; -0.970 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a28~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.967      ; 1.236      ;
; -0.943 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.996      ; 1.292      ;
; -0.928 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 2.005      ; 1.316      ;
; -0.912 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 2.050      ; 0.877      ;
; -0.907 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a55~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.886      ; 1.218      ;
; -0.906 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a14~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.058      ; 1.391      ;
; -0.895 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a23~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 2.052      ; 1.396      ;
; -0.890 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.936      ; 1.285      ;
; -0.886 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a54~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.867      ; 1.220      ;
; -0.884 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a76~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.951      ; 1.306      ;
; -0.883 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a72~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.874      ; 1.230      ;
; -0.870 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a71~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.855      ; 1.224      ;
; -0.869 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.781      ; 1.151      ;
; -0.865 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a31~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.923      ; 1.297      ;
; -0.860 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a53~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.812      ; 1.191      ;
; -0.858 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a27~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.921      ; 1.302      ;
; -0.848 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a61~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.821      ; 1.212      ;
; -0.846 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.902      ; 1.295      ;
; -0.845 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a25~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.773      ; 1.167      ;
; -0.840 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a57~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.774      ; 1.173      ;
; -0.836 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a63~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.792      ; 1.195      ;
; -0.821 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a90~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.810      ; 1.228      ;
; -0.820 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a68~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.981      ; 0.900      ;
; -0.786 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a69~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 2.033      ; 0.986      ;
; -0.781 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a39~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.879      ; 0.837      ;
; -0.777 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a18~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.937      ; 1.399      ;
; -0.777 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a95~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.797      ; 1.259      ;
; -0.759 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.844      ; 1.324      ;
; -0.749 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a21~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 2.010      ; 1.000      ;
; -0.715 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a5~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 1.736      ; 1.260      ;
; -0.710 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a67~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.808      ; 0.837      ;
; -0.701 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.844      ; 1.382      ;
; -0.692 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a45~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.841      ; 1.388      ;
; -0.690 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a82~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.832      ; 1.381      ;
; -0.690 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a37~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.999      ; 1.048      ;
; -0.686 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a78~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.756      ; 1.309      ;
; -0.685 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a42~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.969      ; 1.023      ;
; -0.678 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a9~porta_address_reg0   ; current_state.inc_add ; clk         ; 0.000        ; 1.619      ; 1.180      ;
; -0.675 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a98~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 2.154      ; 1.218      ;
; -0.670 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.834      ; 1.403      ;
; -0.669 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a93~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.812      ; 1.382      ;
; -0.663 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a36~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.642      ; 1.218      ;
; -0.661 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ; current_state.inc_add ; clk         ; -0.500       ; 1.980      ; 1.058      ;
; -0.656 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a4~porta_address_reg0   ; current_state.inc_add ; clk         ; -0.500       ; 1.936      ; 1.019      ;
; -0.647 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a30~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 1.946      ; 1.038      ;
; -0.646 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a74~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.769      ; 1.362      ;
; -0.634 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a65~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.777      ; 1.382      ;
; -0.632 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a83~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.637      ; 1.244      ;
; -0.625 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a60~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.758      ; 1.372      ;
; -0.618 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a75~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.763      ; 1.384      ;
; -0.615 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a85~porta_address_reg0  ; current_state.inc_add ; clk         ; -0.500       ; 2.030      ; 1.154      ;
; -0.606 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_address_reg0 ; current_state.inc_add ; clk         ; 0.000        ; 1.615      ; 1.248      ;
; -0.604 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a88~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.790      ; 1.425      ;
; -0.597 ; current_state.inc_add ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a51~porta_address_reg0  ; current_state.inc_add ; clk         ; 0.000        ; 1.798      ; 1.440      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                          ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a11~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a120~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a121~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a122~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a123~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a124~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a125~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a126~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a127~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; Memory:mem_A|altsyncram:altsyncram_component|altsyncram_hbg1:auto_generated|ram_block1a12~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.RAM'                                                      ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+
; -1.310 ; -1.310       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~190               ;
; -1.305 ; -1.305       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~190|dataa         ;
; -1.301 ; -1.301       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~181               ;
; -1.299 ; -1.299       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~182               ;
; -1.298 ; -1.298       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~181|datac         ;
; -1.298 ; -1.298       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~184               ;
; -1.298 ; -1.298       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~193               ;
; -1.298 ; -1.298       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~196               ;
; -1.297 ; -1.297       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~183               ;
; -1.297 ; -1.297       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~187               ;
; -1.296 ; -1.296       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~182|datac         ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~184|datac         ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~193|datac         ;
; -1.295 ; -1.295       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~196|datac         ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~183|datac         ;
; -1.294 ; -1.294       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~187|datac         ;
; -1.293 ; -1.293       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~195|datad         ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~186|datad         ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~189|datad         ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~191|datad         ;
; -1.292 ; -1.292       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~194|datad         ;
; -1.291 ; -1.291       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~185|datad         ;
; -1.291 ; -1.291       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~192|datad         ;
; -1.290 ; -1.290       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~188|datad         ;
; -1.288 ; -1.288       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~195               ;
; -1.287 ; -1.287       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~186               ;
; -1.287 ; -1.287       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~189               ;
; -1.287 ; -1.287       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~191               ;
; -1.287 ; -1.287       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~194               ;
; -1.286 ; -1.286       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~185               ;
; -1.286 ; -1.286       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~192               ;
; -1.285 ; -1.285       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~188               ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|inclk[0] ;
; -1.258 ; -1.258       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; rtl~0clkctrl|outclk   ;
; -1.254 ; -1.254       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~123               ;
; -1.252 ; -1.252       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~120               ;
; -1.252 ; -1.252       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~128               ;
; -1.251 ; -1.251       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~123|datac         ;
; -1.251 ; -1.251       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~131               ;
; -1.249 ; -1.249       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~120|datac         ;
; -1.249 ; -1.249       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~128|datac         ;
; -1.248 ; -1.248       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~131|datac         ;
; -1.246 ; -1.246       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~127|datad         ;
; -1.245 ; -1.245       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~124|datad         ;
; -1.245 ; -1.245       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~125|datad         ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~118|datad         ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~126|datad         ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~129|datad         ;
; -1.244 ; -1.244       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~132|datad         ;
; -1.243 ; -1.243       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~117|datad         ;
; -1.243 ; -1.243       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~119|datad         ;
; -1.243 ; -1.243       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~121|datad         ;
; -1.243 ; -1.243       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~122|datad         ;
; -1.243 ; -1.243       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~130|datad         ;
; -1.241 ; -1.241       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~127               ;
; -1.240 ; -1.240       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~124               ;
; -1.240 ; -1.240       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~125               ;
; -1.239 ; -1.239       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~118               ;
; -1.239 ; -1.239       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~126               ;
; -1.239 ; -1.239       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~129               ;
; -1.239 ; -1.239       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~132               ;
; -1.238 ; -1.238       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~117               ;
; -1.238 ; -1.238       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~119               ;
; -1.238 ; -1.238       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~121               ;
; -1.238 ; -1.238       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~122               ;
; -1.238 ; -1.238       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~130               ;
; -1.237 ; -1.237       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~83                ;
; -1.234 ; -1.234       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~83|datac          ;
; -1.230 ; -1.230       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~70|datad          ;
; -1.230 ; -1.230       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~78|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~71|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~76|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~77|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~79|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~80|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~81|datad          ;
; -1.229 ; -1.229       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~82|datad          ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~69|datad          ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~72|datad          ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~74|datad          ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~75|datad          ;
; -1.228 ; -1.228       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~84|datad          ;
; -1.227 ; -1.227       ; 0.000          ; Low Pulse Width  ; current_state.RAM ; Rise       ; mem~73|datad          ;
; -1.225 ; -1.225       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~70                ;
; -1.225 ; -1.225       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~78                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~71                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~76                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~77                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~79                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~80                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~81                ;
; -1.224 ; -1.224       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~82                ;
; -1.223 ; -1.223       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~69                ;
; -1.223 ; -1.223       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~72                ;
; -1.223 ; -1.223       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~74                ;
; -1.223 ; -1.223       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~75                ;
; -1.223 ; -1.223       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~84                ;
; -1.222 ; -1.222       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~73                ;
; -1.217 ; -1.217       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~135               ;
; -1.216 ; -1.216       ; 0.000          ; High Pulse Width ; current_state.RAM ; Fall       ; mem~134               ;
+--------+--------------+----------------+------------------+-------------------+------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'current_state.inc_add'                                                      ;
+-------+--------------+----------------+------------------+-----------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+-----------------------+------------+------------------------+
; 0.098 ; 0.098        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~83                 ;
; 0.101 ; 0.101        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~83|datac           ;
; 0.105 ; 0.105        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~70|datad           ;
; 0.105 ; 0.105        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~78|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~71|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~76|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~77|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~79|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~80|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~81|datad           ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~82|datad           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~69|datad           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~72|datad           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~74|datad           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~75|datad           ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~84|datad           ;
; 0.108 ; 0.108        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~73|datad           ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~70                 ;
; 0.110 ; 0.110        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~78                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~71                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~76                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~77                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~79                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~80                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~81                 ;
; 0.111 ; 0.111        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~82                 ;
; 0.112 ; 0.112        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~69                 ;
; 0.112 ; 0.112        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~72                 ;
; 0.112 ; 0.112        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~74                 ;
; 0.112 ; 0.112        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~75                 ;
; 0.112 ; 0.112        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~84                 ;
; 0.113 ; 0.113        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~135                ;
; 0.113 ; 0.113        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~73                 ;
; 0.114 ; 0.114        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~134                ;
; 0.114 ; 0.114        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~141                ;
; 0.114 ; 0.114        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~143                ;
; 0.116 ; 0.116        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~135|datac          ;
; 0.116 ; 0.116        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~147                ;
; 0.117 ; 0.117        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~134|datac          ;
; 0.117 ; 0.117        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~141|datac          ;
; 0.117 ; 0.117        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~143|datac          ;
; 0.119 ; 0.119        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~147|datac          ;
; 0.120 ; 0.120        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~137                ;
; 0.123 ; 0.123        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~137|datac          ;
; 0.123 ; 0.123        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~139|datad          ;
; 0.123 ; 0.123        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~144|datad          ;
; 0.124 ; 0.124        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~140|datad          ;
; 0.124 ; 0.124        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~142|datad          ;
; 0.124 ; 0.124        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~146|datad          ;
; 0.125 ; 0.125        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~145|datad          ;
; 0.125 ; 0.125        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~148|datad          ;
; 0.125 ; 0.125        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~167                ;
; 0.126 ; 0.126        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~133|datad          ;
; 0.126 ; 0.126        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~138|datad          ;
; 0.127 ; 0.127        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~116                ;
; 0.127 ; 0.127        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~136|datad          ;
; 0.128 ; 0.128        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~139                ;
; 0.128 ; 0.128        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~144                ;
; 0.129 ; 0.129        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~140                ;
; 0.129 ; 0.129        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~142                ;
; 0.129 ; 0.129        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~146                ;
; 0.130 ; 0.130        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~145                ;
; 0.130 ; 0.130        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~148                ;
; 0.130 ; 0.130        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~167|dataa          ;
; 0.131 ; 0.131        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~133                ;
; 0.131 ; 0.131        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~138                ;
; 0.132 ; 0.132        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~116|dataa          ;
; 0.132 ; 0.132        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~136                ;
; 0.135 ; 0.135        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~177                ;
; 0.135 ; 0.135        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~178                ;
; 0.136 ; 0.136        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~173                ;
; 0.137 ; 0.137        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~111                ;
; 0.137 ; 0.137        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~165                ;
; 0.137 ; 0.137        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~175                ;
; 0.138 ; 0.138        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~108                ;
; 0.138 ; 0.138        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~112                ;
; 0.138 ; 0.138        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~177|datac          ;
; 0.138 ; 0.138        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~178|datac          ;
; 0.139 ; 0.139        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~102                ;
; 0.139 ; 0.139        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~103                ;
; 0.139 ; 0.139        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~173|datac          ;
; 0.139 ; 0.139        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~179                ;
; 0.140 ; 0.140        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~109                ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~111|datac          ;
; 0.140 ; 0.140        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~114                ;
; 0.140 ; 0.140        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~115                ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~165|datac          ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~175|datac          ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~11clkctrl|inclk[0] ;
; 0.140 ; 0.140        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; rtl~11clkctrl|outclk   ;
; 0.141 ; 0.141        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~108|datac          ;
; 0.141 ; 0.141        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~112|datac          ;
; 0.142 ; 0.142        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~102|datac          ;
; 0.142 ; 0.142        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~103|datac          ;
; 0.142 ; 0.142        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~179|datac          ;
; 0.143 ; 0.143        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~109|datac          ;
; 0.143 ; 0.143        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~114|datac          ;
; 0.143 ; 0.143        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~115|datac          ;
; 0.144 ; 0.144        ; 0.000          ; Low Pulse Width  ; current_state.inc_add ; Rise       ; mem~176|datad          ;
; 0.144 ; 0.144        ; 0.000          ; High Pulse Width ; current_state.inc_add ; Fall       ; mem~261                ;
+-------+--------------+----------------+------------------+-----------------------+------------+------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; 1.349  ; 2.089  ; Rise       ; clk               ;
;  Address[0] ; clk               ; 1.165  ; 1.873  ; Rise       ; clk               ;
;  Address[1] ; clk               ; 1.273  ; 2.024  ; Rise       ; clk               ;
;  Address[2] ; clk               ; 1.349  ; 2.088  ; Rise       ; clk               ;
;  Address[3] ; clk               ; 1.334  ; 2.089  ; Rise       ; clk               ;
; En          ; clk               ; 1.013  ; 1.721  ; Rise       ; clk               ;
; input[*]    ; clk               ; -1.000 ; -0.409 ; Rise       ; clk               ;
;  input[0]   ; clk               ; -1.153 ; -0.574 ; Rise       ; clk               ;
;  input[1]   ; clk               ; -1.606 ; -0.988 ; Rise       ; clk               ;
;  input[2]   ; clk               ; -1.000 ; -0.409 ; Rise       ; clk               ;
;  input[3]   ; clk               ; -1.309 ; -0.756 ; Rise       ; clk               ;
;  input[4]   ; clk               ; -1.094 ; -0.530 ; Rise       ; clk               ;
;  input[5]   ; clk               ; -1.475 ; -0.837 ; Rise       ; clk               ;
;  input[6]   ; clk               ; -1.364 ; -0.697 ; Rise       ; clk               ;
;  input[7]   ; clk               ; -1.257 ; -0.578 ; Rise       ; clk               ;
;  input[8]   ; clk               ; -1.566 ; -0.945 ; Rise       ; clk               ;
;  input[9]   ; clk               ; -1.087 ; -0.519 ; Rise       ; clk               ;
;  input[10]  ; clk               ; -1.548 ; -0.909 ; Rise       ; clk               ;
;  input[11]  ; clk               ; -1.142 ; -0.566 ; Rise       ; clk               ;
;  input[12]  ; clk               ; -1.409 ; -0.770 ; Rise       ; clk               ;
;  input[13]  ; clk               ; -1.522 ; -0.871 ; Rise       ; clk               ;
;  input[14]  ; clk               ; -1.471 ; -0.812 ; Rise       ; clk               ;
;  input[15]  ; clk               ; -1.571 ; -0.921 ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; 3.088  ; 4.054  ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; 2.409  ; 3.255  ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; 2.229  ; 3.005  ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; 3.088  ; 4.054  ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; 2.612  ; 3.410  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; -0.900 ; -1.597 ; Rise       ; clk               ;
;  Address[0] ; clk               ; -0.900 ; -1.597 ; Rise       ; clk               ;
;  Address[1] ; clk               ; -1.004 ; -1.741 ; Rise       ; clk               ;
;  Address[2] ; clk               ; -1.076 ; -1.803 ; Rise       ; clk               ;
;  Address[3] ; clk               ; -1.062 ; -1.803 ; Rise       ; clk               ;
; En          ; clk               ; -0.748 ; -1.438 ; Rise       ; clk               ;
; input[*]    ; clk               ; 1.940  ; 1.331  ; Rise       ; clk               ;
;  input[0]   ; clk               ; 1.443  ; 0.877  ; Rise       ; clk               ;
;  input[1]   ; clk               ; 1.940  ; 1.331  ; Rise       ; clk               ;
;  input[2]   ; clk               ; 1.296  ; 0.718  ; Rise       ; clk               ;
;  input[3]   ; clk               ; 1.592  ; 1.052  ; Rise       ; clk               ;
;  input[4]   ; clk               ; 1.381  ; 0.823  ; Rise       ; clk               ;
;  input[5]   ; clk               ; 1.810  ; 1.180  ; Rise       ; clk               ;
;  input[6]   ; clk               ; 1.702  ; 1.046  ; Rise       ; clk               ;
;  input[7]   ; clk               ; 1.599  ; 0.932  ; Rise       ; clk               ;
;  input[8]   ; clk               ; 1.902  ; 1.289  ; Rise       ; clk               ;
;  input[9]   ; clk               ; 1.375  ; 0.813  ; Rise       ; clk               ;
;  input[10]  ; clk               ; 1.883  ; 1.255  ; Rise       ; clk               ;
;  input[11]  ; clk               ; 1.432  ; 0.869  ; Rise       ; clk               ;
;  input[12]  ; clk               ; 1.746  ; 1.118  ; Rise       ; clk               ;
;  input[13]  ; clk               ; 1.859  ; 1.218  ; Rise       ; clk               ;
;  input[14]  ; clk               ; 1.812  ; 1.165  ; Rise       ; clk               ;
;  input[15]  ; clk               ; 1.915  ; 1.275  ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; -0.147 ; -0.830 ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; -0.269 ; -0.977 ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; -0.147 ; -0.830 ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; -0.683 ; -1.439 ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; -0.187 ; -0.846 ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 5.909 ; 6.052 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 5.287 ; 5.420 ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 5.021 ; 5.133 ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 4.809 ; 4.898 ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 4.945 ; 5.042 ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 4.896 ; 4.983 ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 5.678 ; 5.859 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 5.210 ; 5.340 ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 5.802 ; 5.980 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 5.560 ; 5.712 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 5.020 ; 5.130 ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 5.053 ; 5.165 ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 5.900 ; 6.044 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 5.475 ; 5.613 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 5.909 ; 6.052 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 4.904 ; 5.015 ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 5.184 ; 5.310 ; Fall       ; current_state.RAM ;
+-------------+-------------------+-------+-------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 4.636 ; 4.721 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 5.095 ; 5.223 ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 4.843 ; 4.952 ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 4.636 ; 4.721 ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 4.770 ; 4.864 ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 4.720 ; 4.803 ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 5.470 ; 5.644 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 5.021 ; 5.146 ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 5.592 ; 5.762 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 5.358 ; 5.505 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 4.842 ; 4.949 ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 4.874 ; 4.982 ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 5.721 ; 5.861 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 5.278 ; 5.411 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 5.730 ; 5.870 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 4.728 ; 4.834 ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 4.999 ; 5.121 ; Fall       ; current_state.RAM ;
+-------------+-------------------+-------+-------+------------+-------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                       ;
+------------------------+-----------+-----------+----------+---------+---------------------+
; Clock                  ; Setup     ; Hold      ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------+-----------+-----------+----------+---------+---------------------+
; Worst-case Slack       ; -7.468    ; -3.993    ; N/A      ; N/A     ; -3.000              ;
;  clk                   ; -4.205    ; -2.848    ; N/A      ; N/A     ; -3.000              ;
;  current_state.RAM     ; -7.468    ; -3.993    ; N/A      ; N/A     ; -2.585              ;
;  current_state.inc_add ; -7.167    ; -3.565    ; N/A      ; N/A     ; 0.098               ;
; Design-wide TNS        ; -4526.377 ; -1755.589 ; 0.0      ; 0.0     ; -2531.377           ;
;  clk                   ; -1362.544 ; -192.361  ; N/A      ; N/A     ; -1071.807           ;
;  current_state.RAM     ; -1823.334 ; -812.376  ; N/A      ; N/A     ; -1459.570           ;
;  current_state.inc_add ; -1340.499 ; -750.852  ; N/A      ; N/A     ; 0.000               ;
+------------------------+-----------+-----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; 2.448  ; 2.930  ; Rise       ; clk               ;
;  Address[0] ; clk               ; 2.063  ; 2.535  ; Rise       ; clk               ;
;  Address[1] ; clk               ; 2.264  ; 2.761  ; Rise       ; clk               ;
;  Address[2] ; clk               ; 2.448  ; 2.899  ; Rise       ; clk               ;
;  Address[3] ; clk               ; 2.423  ; 2.930  ; Rise       ; clk               ;
; En          ; clk               ; 1.797  ; 2.252  ; Rise       ; clk               ;
; input[*]    ; clk               ; -1.000 ; -0.409 ; Rise       ; clk               ;
;  input[0]   ; clk               ; -1.153 ; -0.574 ; Rise       ; clk               ;
;  input[1]   ; clk               ; -1.606 ; -0.988 ; Rise       ; clk               ;
;  input[2]   ; clk               ; -1.000 ; -0.409 ; Rise       ; clk               ;
;  input[3]   ; clk               ; -1.309 ; -0.756 ; Rise       ; clk               ;
;  input[4]   ; clk               ; -1.094 ; -0.530 ; Rise       ; clk               ;
;  input[5]   ; clk               ; -1.475 ; -0.837 ; Rise       ; clk               ;
;  input[6]   ; clk               ; -1.364 ; -0.697 ; Rise       ; clk               ;
;  input[7]   ; clk               ; -1.257 ; -0.578 ; Rise       ; clk               ;
;  input[8]   ; clk               ; -1.566 ; -0.945 ; Rise       ; clk               ;
;  input[9]   ; clk               ; -1.087 ; -0.519 ; Rise       ; clk               ;
;  input[10]  ; clk               ; -1.548 ; -0.909 ; Rise       ; clk               ;
;  input[11]  ; clk               ; -1.142 ; -0.566 ; Rise       ; clk               ;
;  input[12]  ; clk               ; -1.409 ; -0.770 ; Rise       ; clk               ;
;  input[13]  ; clk               ; -1.522 ; -0.871 ; Rise       ; clk               ;
;  input[14]  ; clk               ; -1.471 ; -0.812 ; Rise       ; clk               ;
;  input[15]  ; clk               ; -1.571 ; -0.921 ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; 6.456  ; 7.013  ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; 5.198  ; 5.680  ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; 4.644  ; 5.121  ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; 6.456  ; 7.013  ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; 5.609  ; 6.062  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Address[*]  ; clk               ; -0.900 ; -1.568 ; Rise       ; clk               ;
;  Address[0] ; clk               ; -0.900 ; -1.568 ; Rise       ; clk               ;
;  Address[1] ; clk               ; -1.004 ; -1.741 ; Rise       ; clk               ;
;  Address[2] ; clk               ; -1.076 ; -1.803 ; Rise       ; clk               ;
;  Address[3] ; clk               ; -1.062 ; -1.803 ; Rise       ; clk               ;
; En          ; clk               ; -0.748 ; -1.277 ; Rise       ; clk               ;
; input[*]    ; clk               ; 4.110  ; 3.775  ; Rise       ; clk               ;
;  input[0]   ; clk               ; 3.109  ; 2.842  ; Rise       ; clk               ;
;  input[1]   ; clk               ; 4.110  ; 3.775  ; Rise       ; clk               ;
;  input[2]   ; clk               ; 2.829  ; 2.595  ; Rise       ; clk               ;
;  input[3]   ; clk               ; 3.412  ; 3.119  ; Rise       ; clk               ;
;  input[4]   ; clk               ; 2.968  ; 2.683  ; Rise       ; clk               ;
;  input[5]   ; clk               ; 3.766  ; 3.429  ; Rise       ; clk               ;
;  input[6]   ; clk               ; 3.719  ; 3.329  ; Rise       ; clk               ;
;  input[7]   ; clk               ; 3.485  ; 3.118  ; Rise       ; clk               ;
;  input[8]   ; clk               ; 4.071  ; 3.743  ; Rise       ; clk               ;
;  input[9]   ; clk               ; 2.962  ; 2.674  ; Rise       ; clk               ;
;  input[10]  ; clk               ; 4.083  ; 3.696  ; Rise       ; clk               ;
;  input[11]  ; clk               ; 3.111  ; 2.839  ; Rise       ; clk               ;
;  input[12]  ; clk               ; 3.675  ; 3.347  ; Rise       ; clk               ;
;  input[13]  ; clk               ; 3.887  ; 3.510  ; Rise       ; clk               ;
;  input[14]  ; clk               ; 3.905  ; 3.560  ; Rise       ; clk               ;
;  input[15]  ; clk               ; 3.984  ; 3.643  ; Rise       ; clk               ;
; Address[*]  ; current_state.RAM ; -0.147 ; -0.830 ; Fall       ; current_state.RAM ;
;  Address[0] ; current_state.RAM ; -0.269 ; -0.977 ; Fall       ; current_state.RAM ;
;  Address[1] ; current_state.RAM ; -0.147 ; -0.830 ; Fall       ; current_state.RAM ;
;  Address[2] ; current_state.RAM ; -0.683 ; -1.439 ; Fall       ; current_state.RAM ;
;  Address[3] ; current_state.RAM ; -0.187 ; -0.846 ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+------------------------------------------------------------------------------------+
; Clock to Output Times                                                              ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise   ; Fall   ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+--------+--------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 10.841 ; 10.735 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 9.886  ; 9.797  ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 9.478  ; 9.338  ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 8.959  ; 8.928  ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 9.267  ; 9.153  ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 9.236  ; 9.118  ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 10.686 ; 10.565 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 9.780  ; 9.722  ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 10.841 ; 10.716 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 10.406 ; 10.275 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 9.498  ; 9.350  ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 9.543  ; 9.394  ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 10.758 ; 10.721 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 10.214 ; 10.102 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 10.783 ; 10.735 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 9.107  ; 9.108  ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 9.782  ; 9.644  ; Fall       ; current_state.RAM ;
+-------------+-------------------+--------+--------+------------+-------------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Data Port   ; Clock Port        ; Rise  ; Fall  ; Clock Edge ; Clock Reference   ;
+-------------+-------------------+-------+-------+------------+-------------------+
; Output[*]   ; current_state.RAM ; 4.636 ; 4.721 ; Fall       ; current_state.RAM ;
;  Output[0]  ; current_state.RAM ; 5.095 ; 5.223 ; Fall       ; current_state.RAM ;
;  Output[1]  ; current_state.RAM ; 4.843 ; 4.952 ; Fall       ; current_state.RAM ;
;  Output[2]  ; current_state.RAM ; 4.636 ; 4.721 ; Fall       ; current_state.RAM ;
;  Output[3]  ; current_state.RAM ; 4.770 ; 4.864 ; Fall       ; current_state.RAM ;
;  Output[4]  ; current_state.RAM ; 4.720 ; 4.803 ; Fall       ; current_state.RAM ;
;  Output[5]  ; current_state.RAM ; 5.470 ; 5.644 ; Fall       ; current_state.RAM ;
;  Output[6]  ; current_state.RAM ; 5.021 ; 5.146 ; Fall       ; current_state.RAM ;
;  Output[7]  ; current_state.RAM ; 5.592 ; 5.762 ; Fall       ; current_state.RAM ;
;  Output[8]  ; current_state.RAM ; 5.358 ; 5.505 ; Fall       ; current_state.RAM ;
;  Output[9]  ; current_state.RAM ; 4.842 ; 4.949 ; Fall       ; current_state.RAM ;
;  Output[10] ; current_state.RAM ; 4.874 ; 4.982 ; Fall       ; current_state.RAM ;
;  Output[11] ; current_state.RAM ; 5.721 ; 5.861 ; Fall       ; current_state.RAM ;
;  Output[12] ; current_state.RAM ; 5.278 ; 5.411 ; Fall       ; current_state.RAM ;
;  Output[13] ; current_state.RAM ; 5.730 ; 5.870 ; Fall       ; current_state.RAM ;
;  Output[14] ; current_state.RAM ; 4.728 ; 4.834 ; Fall       ; current_state.RAM ;
;  Output[15] ; current_state.RAM ; 4.999 ; 5.121 ; Fall       ; current_state.RAM ;
+-------------+-------------------+-------+-------+------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Output[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Address[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Address[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; En                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Output[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Output[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Output[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Output[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Output[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Output[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; current_state.inc_add ; clk                   ; 3203     ; 128      ; 0        ; 0        ;
; current_state.RAM     ; clk                   ; 3        ; 0        ; 0        ; 0        ;
; clk                   ; current_state.inc_add ; 2048     ; 0        ; 2048     ; 0        ;
; current_state.inc_add ; current_state.inc_add ; 135      ; 15       ; 0        ; 0        ;
; current_state.RAM     ; current_state.inc_add ; 256      ; 256      ; 256      ; 256      ;
; clk                   ; current_state.RAM     ; 7683     ; 0        ; 7936     ; 0        ;
; current_state.inc_add ; current_state.RAM     ; 32       ; 2        ; 128      ; 128      ;
; current_state.RAM     ; current_state.RAM     ; 960      ; 960      ; 1232     ; 1248     ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; From Clock            ; To Clock              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------+-----------------------+----------+----------+----------+----------+
; current_state.inc_add ; clk                   ; 3203     ; 128      ; 0        ; 0        ;
; current_state.RAM     ; clk                   ; 3        ; 0        ; 0        ; 0        ;
; clk                   ; current_state.inc_add ; 2048     ; 0        ; 2048     ; 0        ;
; current_state.inc_add ; current_state.inc_add ; 135      ; 15       ; 0        ; 0        ;
; current_state.RAM     ; current_state.inc_add ; 256      ; 256      ; 256      ; 256      ;
; clk                   ; current_state.RAM     ; 7683     ; 0        ; 7936     ; 0        ;
; current_state.inc_add ; current_state.RAM     ; 32       ; 2        ; 128      ; 128      ;
; current_state.RAM     ; current_state.RAM     ; 960      ; 960      ; 1232     ; 1248     ;
+-----------------------+-----------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 85    ; 85   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Sep 13 20:33:07 2013
Info: Command: quartus_sta ACPU2_0 -c ACPU2_0
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 290 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ACPU2_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name current_state.RAM current_state.RAM
    Info (332105): create_clock -period 1.000 -name current_state.inc_add current_state.inc_add
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "add[0]~0|combout"
    Warning (332126): Node "add[0]~0|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Selector1~0  from: dataa  to: combout
    Info (332098): Cell: Selector2~0  from: dataa  to: combout
    Info (332098): Cell: Selector3~0  from: dataa  to: combout
    Info (332098): Cell: Selector4~0  from: datab  to: combout
    Info (332098): Cell: add[0]~0  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.468
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.468     -1823.334 current_state.RAM 
    Info (332119):    -7.167     -1340.499 current_state.inc_add 
    Info (332119):    -4.205     -1362.544 clk 
Info (332146): Worst-case hold slack is -3.993
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.993      -812.376 current_state.RAM 
    Info (332119):    -3.565      -750.852 current_state.inc_add 
    Info (332119):    -2.848      -192.361 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1071.807 clk 
    Info (332119):    -2.585     -1459.570 current_state.RAM 
    Info (332119):     0.346         0.000 current_state.inc_add 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Selector1~0  from: dataa  to: combout
    Info (332098): Cell: Selector2~0  from: dataa  to: combout
    Info (332098): Cell: Selector3~0  from: dataa  to: combout
    Info (332098): Cell: Selector4~0  from: datab  to: combout
    Info (332098): Cell: add[0]~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.027
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.027     -1715.475 current_state.RAM 
    Info (332119):    -6.456     -1267.892 current_state.inc_add 
    Info (332119):    -3.724     -1184.143 clk 
Info (332146): Worst-case hold slack is -3.510
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.510      -712.624 current_state.RAM 
    Info (332119):    -3.117      -655.578 current_state.inc_add 
    Info (332119):    -2.684      -183.456 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1055.063 clk 
    Info (332119):    -2.224     -1291.332 current_state.RAM 
    Info (332119):     0.273         0.000 current_state.inc_add 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Selector1~0  from: dataa  to: combout
    Info (332098): Cell: Selector2~0  from: dataa  to: combout
    Info (332098): Cell: Selector3~0  from: dataa  to: combout
    Info (332098): Cell: Selector4~0  from: datab  to: combout
    Info (332098): Cell: add[0]~0  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.389
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.389      -473.237 current_state.inc_add 
    Info (332119):    -3.302      -736.355 current_state.RAM 
    Info (332119):    -1.799      -562.668 clk 
Info (332146): Worst-case hold slack is -2.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.299      -455.192 current_state.RAM 
    Info (332119):    -2.065      -424.833 current_state.inc_add 
    Info (332119):    -1.454       -96.281 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -523.741 clk 
    Info (332119):    -1.310      -475.471 current_state.RAM 
    Info (332119):     0.098         0.000 current_state.inc_add 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Fri Sep 13 20:33:18 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


