<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=windows-1252">
<META NAME="Generator" CONTENT="Microsoft Word 97">
<TITLE>verilog</TITLE>
<META NAME="Version" CONTENT="8.0.3429">
<META NAME="Date" CONTENT="11/28/96">
<META NAME="Template" CONTENT="C:\Program Files\Microsoft Office\Office\HTML.DOT">
</HEAD>
<BODY TEXT="#000000" LINK="#0000ff" VLINK="#800080" BGCOLOR="#ffffff">

<B><I><FONT SIZE=5 COLOR="#000080"><P>Verilog </B></FONT><FONT COLOR="#000080">(File Menu)</P>
</I></FONT><P>The conversion of the schematic diagram into a VERILOG description is usefull for compiling the schematic diagram into layout using Microwind. The verilog description is a text with a predefined syntax. Basically, the text includes a description of the module (name, input, output), the internal wires, and the list of primitives. An example of veriolog file generated by DSCH is given below.</P>
<FONT FACE="Courier New" SIZE=2><P>// DSCH 2.2a</P>
<P>// 24/06/01 18:38:13</P>
<P>// C:\Dsch 2.0\Manual uw2\Base.sch</P>

<P>module Base( A,B,INV,NAND,XOR,NOR);</P>
<P> input A,B;</P>
<P> output INV,NAND,XOR,NOR;</P>
<P> not1 not12(B,INV)</P>
<P> nand2 nand24(B,A,NAND)</P>
<P> xor2 xor27(A,B,XOR)</P>
<P> nor2 nor28(A,B,NOR)</P>
<P>endmodule</P>

<P>// Simulation parameters</P>
<P>// A CLK 10 10</P>
<P>// B CLK 20 20</P>
</FONT><P>COMMENTS: //</P>
<P>MODULE DECLARATION: "module", name, and list of I/Os.</P>
<P>MODULE CONTENTS: list of inputs, of outputs, of internal wires, and the declaration of primitives, always with the primitive keyword first, the name second, and the list of parameters. For example: NOT1 is the primitive for the inverter, "not12" is the cell name, "B" is the input and "INV" the output.</P>
<P>MODULE END: "endmodule".</P>
<P>[<A HREF="index.htm">Back</A>]</P></BODY>
</HTML>
