<?xml version="1.0" ?>
<rvx>
  <dec_ip>
    <name>user_slaveif_axi4l_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_96</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi4l</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
</rvx>
