Named types
  Type = Bit(Dir d=Out)
       | Named(string name,Type raw,Dir d=Out)
       | Array(Type,int len)
       | Record( (string,Type)* args)

Int




TODO Type::sel. What should it do for a bad select?

//Adding Metadata
Module:
  Data ->
    Verilog
    Simulate
    Driver
    OtherData
  Circuit stuff

Verilog creation/lowering


Primitives TODO:
-Add generators for constants
-And all other normal primitives


TODO Possibly should check for cases of modules instantiated in its own module; "recursion"
