<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>BFMMLA -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BFMMLA</h2><p class="aml">BFloat16 floating-point matrix multiply-accumulate into 2x2 matrix.</p><p class="aml">If FEAT_EBF16 is not implemented or <a class="armarm-xref" title="Reference to Armv8 ARM section">FPCR</a>.EBF is 0, <ins>this</ins><del>irrespective</del> <ins>instruction:</ins><del>of the other control bits in the</del><a class="armarm-xref" title="Reference to Armv8 ARM section"><del>FPCR</del></a><del>, this instruction:</del></p><ul><li>Performs two unfused sums-of-products within each two pairs of adjacent BFloat16 elements while multiplying the 2x4 matrix of BFloat16 values in the first source vector with the 4x2 matrix of BFloat16 values in the second source vector. The intermediate single-precision products are rounded before they are summed and the intermediate sum is rounded before accumulation into the 2x2 single-precision matrix in the destination vector. This is equivalent to accumulating two 2-way unfused dot products per destination element.</li><li>Uses the non-IEEE 754 Round-to-Odd rounding mode, which forces bit 0 of an inexact result to 1, and rounds an overflow to an appropriately signed Infinity.</li><li><del>Does not modify the cumulative </del><a class="armarm-xref" title="Reference to Armv8 ARM section"><del>FPSR</del></a><del> exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).</del></li><li><del>Disables trapped floating-point exceptions, as if the </del><a class="armarm-xref" title="Reference to Armv8 ARM section"><del>FPCR</del></a><del> trap enable bits (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.</del></li><li>Flushes denormalized inputs and results to zero, as if <a class="armarm-xref" title="Reference to Armv8 ARM section">FPCR</a>.{FZ, FIZ} is {1, 1}.</li><li><ins>Disables</ins><del>Generates</del> <ins>alternative</ins><del>only</del> <ins>floating</ins><del>the</del> <ins>point</ins><del>default</del> <ins>behaviors</ins><del>NaN</del>, as if <a class="armarm-xref" title="Reference to Armv8 ARM section">FPCR</a>.<ins>AH</ins><del>DN</del> is <ins>0.</ins><del>1.</del></li></ul><p class="aml">If FEAT_EBF16 is implemented and <a class="armarm-xref" title="Reference to Armv8 ARM section">FPCR</a>.EBF is 1, then this instruction:</p><ul><li>Performs two fused sums-of-products within each two pairs of adjacent BFloat16 elements while multiplying the 2x4 matrix of BFloat16 values in the first source vector with the 4x2 matrix of BFloat16 values in the second source vector. The intermediate single-precision products are not rounded before they are summed, but the intermediate sum is rounded before accumulation into the 2x2 single-precision matrix in the destination vector. This is equivalent to accumulating two 2-way fused dot products per destination element.</li><li><del>Follows all other floating-point behaviors that apply to single-precision arithmetic, as controlled by the effective value of the </del><a class="armarm-xref" title="Reference to Armv8 ARM section"><del>FPCR</del></a><del> in the current execution mode, and captured in the </del><a class="armarm-xref" title="Reference to Armv8 ARM section"><del>FPSR</del></a><del>.</del></li><li><ins>Follows</ins><del>Generates</del> <ins>all</ins><del>only</del> <ins>other</ins><del>the</del> <ins>floating-point</ins><del>default</del> <ins>behaviors that apply to single-precision arithmetic</ins><del>NaN</del>, as <ins>governed by</ins><del>if</del> <a class="armarm-xref" title="Reference to Armv8 ARM section">FPCR</a>.<ins>RMode,</ins><del>DN is 1.</del> <a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins>.FZ, </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins>.AH, and </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins>.FIZ.</ins></li></ul><p class="aml"><ins>Irrespective of FEAT_EBF16 and </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins>.EBF, this instruction:</ins></p><ul><li><ins>Does not modify the cumulative </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPSR</ins></a><ins> exception bits (IDC, IXC, UFC, OFC, DZC, and IOC).</ins></li><li><ins>Disables trapped floating-point exceptions, as if the </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins> trap enable bits (IDE, IXE, UFE, OFE, DZE, and IOE) are all zero.</ins></li><li><ins>Generates only the default NaN, as if </ins><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>FPCR</ins></a><ins>.DN is 1.</ins></li></ul><p class="aml"><a class="armarm-xref" title="Reference to Armv8 ARM section"><ins>ID_AA64ISAR1_EL1</ins></a><ins>.BF16 indicates whether this instruction is supported.</ins></p><div class="note"><hr class="note"/><h4>Note</h4><p class="aml">Arm expects that the BFMMLA instruction will deliver a peak BFloat16 multiply throughput that is at least as high as can be achieved using two BFDOT instructions, with a goal that it should have significantly higher throughput.</p><hr class="note"/></div><h3 class="classheading"><a id="iclass_simd"/>Vector<span style="font-size:smaller;"><br/>(FEAT_BF16)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="BFMMLA_asimdsame2_E"/><p class="asm-code">BFMMLA  <a href="#sa_vd" title="SIMD&amp;FP third source and destination register (field &quot;Rd&quot;)">&lt;Vd></a>.4S, <a href="#sa_vn" title="First SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn></a>.8H, <a href="#sa_vm" title="Second SIMD&amp;FP source register (field &quot;Rm&quot;)">&lt;Vm></a>.8H</p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-shared.HaveBF16Ext.0" title="function: boolean HaveBF16Ext()">HaveBF16Ext</a>() then UNDEFINED;
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);</p><div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vd></td><td><a id="sa_vd"/><p class="aml">Is the name of the SIMD&amp;FP third source and destination register, encoded in the "Rd" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vn></td><td><a id="sa_vn"/><p class="aml">Is the name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vm></td><td><a id="sa_vm"/><p class="aml">Is the name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p></td></tr></table></div><div class="syntax-notes"/><div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(128) op1 = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[n, 128];
bits(128) op2 = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[m, 128];
bits(128) acc = <a href="shared_pseudocode.html#impl-aarch64.V.read.2" title="accessor: bits(width) V[integer n, integer width]">V</a>[d, 128];

<a href="shared_pseudocode.html#impl-aarch64.V.write.2" title="accessor: V[integer n, integer width] = bits(width) value">V</a>[d, 128] = <a href="shared_pseudocode.html#impl-shared.BFMatMulAdd.3" title="function: bits(N) BFMatMulAdd(bits(N) addend, bits(N) op1, bits(N) op2)">BFMatMulAdd</a>(acc, op1, op2);</p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v33.59</ins><del>v33.53</del>, AdvSIMD <ins>v29.12</ins><del>v29.11</del>, pseudocode <ins>v2022-12_rel</ins><del>no_diffs_2022_12_RC1_0</del>, sve <ins>v2022-12_relb</ins><del>shoji_no_diff_2022_12_rc1</del>
      ; Build timestamp: <ins>2022-12-14T22</ins><del>2022-11-21T13</del>:<ins>29</ins><del>57</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>