{
    "stratixv_hssi_dpcmn_cp_dist": [
        "stratixv_hssi_dpcmn_cp_dist",
        "yQ7BL",
        "module"
    ],
    "altpcieav_arbiter": [
        "altpcieav_arbiter",
        "pYuTL",
        "module"
    ],
    "generic_pll_0000_0000": [
        "generic_pll_0000_0000",
        "zjsf1",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_osdec_g3_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_osdec_g3_0000",
        "YazxB",
        "module"
    ],
    "stratixv_channel_pll_0000": [
        "stratixv_channel_pll_0000",
        "V37vr",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_mc_tlp": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_mc_tlp",
        "gJyhk",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_seqnum": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_seqnum",
        "eSg2z",
        "module"
    ],
    "altpcie_fifo_0001_0002": [
        "altpcie_fifo_0001_0002",
        "dRGas",
        "module"
    ],
    "altera_merlin_arbitrator_0000": [
        "altera_merlin_arbitrator_0000",
        "KbemQ",
        "module"
    ],
    "stratixv_hssi_pcs8g_rxrst_ctl": [
        "stratixv_hssi_pcs8g_rxrst_ctl",
        "ejPnf",
        "module"
    ],
    "stratixv_hssi_pcs8g_ctrl_plane_distr_0000": [
        "stratixv_hssi_pcs8g_ctrl_plane_distr_0000",
        "nFZ5t",
        "module"
    ],
    "altera_lnsim_functions": [
        "altera_lnsim_functions",
        "N5YQU",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza": [
        "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_3kxwkza",
        "DWmjV",
        "module"
    ],
    "_vcs_unit__1038955760": [
        "_vcs_unit__1038955760",
        "VJTF0",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0006": [
        "hd_altpe3_sv_tl_delay_0000_0006",
        "hqvcu",
        "module"
    ],
    "altera_xcvr_functions": [
        "altera_xcvr_functions",
        "LAC8G",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_crc_fifo": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_crc_fifo",
        "mgrmP",
        "module"
    ],
    "twentynm_hssirtl_vref_adapt_top": [
        "twentynm_hssirtl_vref_adapt_top",
        "twP01",
        "module"
    ],
    "ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa": [
        "ep_g3x8_avmm256_altera_mm_interconnect_171_m6w4bsa",
        "mPYSa",
        "module"
    ],
    "stratixv_hssi_pma_rx_deser_0000": [
        "stratixv_hssi_pma_rx_deser_0000",
        "zLShW",
        "module"
    ],
    "twentynm_hssirtl_vga_adapt_top": [
        "twentynm_hssirtl_vga_adapt_top",
        "Bes6G",
        "module"
    ],
    "twentynm_xcvr_native_0000": [
        "twentynm_xcvr_native_0000",
        "TtHML",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_datagen": [
        "hd_altpe3_sv_buffer_mbist_datagen",
        "nfi95",
        "module"
    ],
    "stratixv_hssi_dpcmn_bitsync2": [
        "stratixv_hssi_dpcmn_bitsync2",
        "nWA30",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_vsec": [
        "hd_altpe3_sv_tl_conf_vsec",
        "i2xZM",
        "module"
    ],
    "stratixv_hssi_pcs8g_prbs_ver": [
        "stratixv_hssi_pcs8g_prbs_ver",
        "tkF0x",
        "module"
    ],
    "hd_altpe3_sv_tl_parchk256": [
        "hd_altpe3_sv_tl_parchk256",
        "tSCg6",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0005": [
        "hd_altpe3_sv_tl_delay_0000_0005",
        "jTQ8f",
        "module"
    ],
    "hd_altpe3_sv_pl_aligntx_0000": [
        "hd_altpe3_sv_pl_aligntx_0000",
        "JPKKt",
        "module"
    ],
    "std": [
        "std",
        "reYIK",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync": [
        "twentynm_hssirtl_hd_dpcmn_bitsync",
        "zNCFT",
        "module"
    ],
    "generic_pll_0000_0002": [
        "generic_pll_0000_0002",
        "cGgjx",
        "module"
    ],
    "altpcie_reset_delay_sync_0000_0000": [
        "altpcie_reset_delay_sync_0000_0000",
        "kIYc9",
        "module"
    ],
    "twentynm_xcvr_avmm_0000_0000": [
        "twentynm_xcvr_avmm_0000_0000",
        "nINDq",
        "module"
    ],
    "stratixv_hssi_pcs8g_gray2bin20": [
        "stratixv_hssi_pcs8g_gray2bin20",
        "TbPKm",
        "module"
    ],
    "altera_generic_pll_functions": [
        "altera_generic_pll_functions",
        "St2bh",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg2": [
        "hd_altpe3_sv_dl_tx_stg2",
        "Z86LA",
        "module"
    ],
    "twentynm_hssi_pma_tx_ser": [
        "twentynm_hssi_pma_tx_ser",
        "kIkew",
        "module"
    ],
    "dps_pulse_ctrl": [
        "dps_pulse_ctrl",
        "bJ6uv",
        "module"
    ],
    "altpcie_monitor_a10_dlhip_sim": [
        "altpcie_monitor_a10_dlhip_sim",
        "IzQxE",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0002": [
        "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0002",
        "t2SM7",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi": [
        "ep_g3x8_avmm256_altera_merlin_multiplexer_171_36d27bi",
        "RVx0K",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_pargen256": [
        "twentynm_hssirtl_hd_altpe3_tl_pargen256",
        "gHRmQ",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_comp_chnl_top": [
        "twentynm_hssirtl_hd_pcs8g_comp_chnl_top",
        "VAzwV",
        "module"
    ],
    "altpcie_dynamic_control_0001": [
        "altpcie_dynamic_control_0001",
        "IFGDN",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_async_fifo_ctrl": [
        "twentynm_hssirtl_hd_pcs10g_rx_async_fifo_ctrl",
        "qerJ8",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy": [
        "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_uehjzdy",
        "K5dTf",
        "module"
    ],
    "hd_dpcmn_sv_lvlsync2": [
        "hd_dpcmn_sv_lvlsync2",
        "Lgt9W",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0003": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0003",
        "SV3JE",
        "module"
    ],
    "generic_pll_0000_0003": [
        "generic_pll_0000_0003",
        "ewkGM",
        "module"
    ],
    "altsyncram_encrypted_0000": [
        "altsyncram_encrypted_0000",
        "vCnmJ",
        "module"
    ],
    "hd_altpe3_sv_dl_crc32_comb_0000": [
        "hd_altpe3_sv_dl_crc32_comb_0000",
        "CvQVs",
        "module"
    ],
    "ep_g3x8_avmm256_tb": [
        "ep_g3x8_avmm256_tb",
        "B74vF",
        "module"
    ],
    "fourteennm_iopll_functions": [
        "fourteennm_iopll_functions",
        "zdKyc",
        "module"
    ],
    "a10_avmm_h": [
        "a10_avmm_h",
        "MDY6d",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_testbus": [
        "twentynm_hssirtl_hd_pcs10g_tx_testbus",
        "ymqiK",
        "module"
    ],
    "twentynm_hssirtl_pm_delta_sigma_rev3_0": [
        "twentynm_hssirtl_pm_delta_sigma_rev3_0",
        "yCJfR",
        "module"
    ],
    "stratixv_hssi_pcs8g_byte_order": [
        "stratixv_hssi_pcs8g_byte_order",
        "NUsQH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_crc32_0003": [
        "twentynm_hssirtl_hd_altpe3_dl_crc32_0003",
        "BhBUJ",
        "module"
    ],
    "stratixv_hssi_pcs8g_dskw_fifo": [
        "stratixv_hssi_pcs8g_dskw_fifo",
        "rRNnR",
        "module"
    ],
    "stratixv_hssi_dpcmn_dcbal_g3": [
        "stratixv_hssi_dpcmn_dcbal_g3",
        "w1y4q",
        "module"
    ],
    "stratixv_hssi_gen3_rx_pcs_dprio": [
        "stratixv_hssi_gen3_rx_pcs_dprio",
        "HxDP6",
        "module"
    ],
    "twentynm_hssi_fifo_tx_pcs": [
        "twentynm_hssi_fifo_tx_pcs",
        "aCvU5",
        "module"
    ],
    "generic_pll_0000": [
        "generic_pll_0000",
        "KVV5w",
        "module"
    ],
    "altpcie_fifo_0001_0005": [
        "altpcie_fifo_0001_0005",
        "Gkju3",
        "module"
    ],
    "generic_pll_0001_0000": [
        "generic_pll_0001_0000",
        "FIaps",
        "module"
    ],
    "altpcie_sc_bitsync_node": [
        "altpcie_sc_bitsync_node",
        "x1zxa",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0001": [
        "hd_altpe3_sv_tl_delay_0000_0001",
        "b7puf",
        "module"
    ],
    "altpcieav_dma_wr_tlpgen_2": [
        "altpcieav_dma_wr_tlpgen_2",
        "jHxCt",
        "module"
    ],
    "pcie_mgmt_functions_h": [
        "pcie_mgmt_functions_h",
        "edmwR",
        "module"
    ],
    "ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi": [
        "ep_g3x8_avmm256_altera_mm_interconnect_171_glb5asi",
        "m6Sah",
        "module"
    ],
    "twentynm_prblock_test_pkg": [
        "twentynm_prblock_test_pkg",
        "E3yCV",
        "module"
    ],
    "altera_merlin_burst_uncompressor_0000_0000": [
        "altera_merlin_burst_uncompressor_0000_0000",
        "QdI3g",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_seqnum": [
        "hd_altpe3_sv_dl_rx_seqnum",
        "ngsbW",
        "module"
    ],
    "hd_altpe3_sv_dl": [
        "hd_altpe3_sv_dl",
        "iAU2V",
        "module"
    ],
    "altpcietb_bfm_log_common": [
        "altpcietb_bfm_log_common",
        "fRMaA",
        "module"
    ],
    "pcie_mgmt_program": [
        "pcie_mgmt_program",
        "VCrDN",
        "module"
    ],
    "stratixv_hssi_pcs8g_enc_chnl_top": [
        "stratixv_hssi_pcs8g_enc_chnl_top",
        "v0yFV",
        "module"
    ],
    "altera_xcvr_functions_sv_bfm": [
        "altera_xcvr_functions_sv_bfm",
        "takuE",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_cp_bond": [
        "twentynm_hssirtl_hd_pcs10g_tx_cp_bond",
        "vG2Pa",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_threshold": [
        "twentynm_hssirtl_pm_ctle_threshold",
        "I5a43",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg1p5": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg1p5",
        "iG9T2",
        "module"
    ],
    "twentynm_hssirtl_dfe_tap_coef_8bit": [
        "twentynm_hssirtl_dfe_tap_coef_8bit",
        "W9b53",
        "module"
    ],
    "altera_xcvr_native_a10_functions_h": [
        "altera_xcvr_native_a10_functions_h",
        "vfyIE",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_rst_n_sync": [
        "twentynm_hssirtl_hd_dpcmn_rst_n_sync",
        "gLafc",
        "module"
    ],
    "ep_g3x8_avmm256_clk_0": [
        "ep_g3x8_avmm256_clk_0",
        "axYx4",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq": [
        "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_eqvhaxq",
        "jAED5",
        "module"
    ],
    "stratixv_hssi_pma_rx_buf_0000": [
        "stratixv_hssi_pma_rx_buf_0000",
        "Bk2rA",
        "module"
    ],
    "ep_g3x8_avmm256_onchip_memory2_0": [
        "ep_g3x8_avmm256_onchip_memory2_0",
        "Hqzwg",
        "module"
    ],
    "pcie_mgmt_commands_h": [
        "pcie_mgmt_commands_h",
        "CyLxV",
        "module"
    ],
    "altsyncram_0000": [
        "altsyncram_0000",
        "Q0s3L",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0004": [
        "hd_altpe3_sv_tl_delay_0001_0004",
        "ZNKka",
        "module"
    ],
    "hd_altpe3_sv_hip_core_clk_lt_mux": [
        "hd_altpe3_sv_hip_core_clk_lt_mux",
        "YvPHs",
        "module"
    ],
    "ep_g3x8_avmm256_dma_control_0": [
        "ep_g3x8_avmm256_dma_control_0",
        "YmIJL",
        "module"
    ],
    "stratixv_hssi_pcs8g_a1a2_align_sm": [
        "stratixv_hssi_pcs8g_a1a2_align_sm",
        "RUqvH",
        "module"
    ],
    "sv_xcvr_dfe_cal_sweep_h": [
        "sv_xcvr_dfe_cal_sweep_h",
        "uxaaJ",
        "module"
    ],
    "twentynm_pma_rev_20nm5_0000": [
        "twentynm_pma_rev_20nm5_0000",
        "iCjUe",
        "module"
    ],
    "ep_g3x8_avmm256": [
        "ep_g3x8_avmm256",
        "wsJDp",
        "module"
    ],
    "twentynm_hssirtl_threshold_counter": [
        "twentynm_hssirtl_threshold_counter",
        "m4EGZ",
        "module"
    ],
    "twentynm_xcvr_avmm_0000": [
        "twentynm_xcvr_avmm_0000",
        "JsqKz",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_ecrc32_comb_0001": [
        "twentynm_hssirtl_hd_altpe3_dl_ecrc32_comb_0001",
        "Nsvx0",
        "module"
    ],
    "stratixv_hssi_pcs8g_lane_sync_sm": [
        "stratixv_hssi_pcs8g_lane_sync_sm",
        "eSp4w",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_txclk_divider": [
        "twentynm_hssirtl_hd_pcs8g_txclk_divider",
        "qTuyM",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_multifunc_confctrl_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_multifunc_confctrl_0000",
        "zKz0p",
        "module"
    ],
    "alt_xcvr_atx_pll_rcfg_opt_logic_pufnv4i_0000": [
        "alt_xcvr_atx_pll_rcfg_opt_logic_pufnv4i_0000",
        "NCE0L",
        "module"
    ],
    "altpcietb_pipe_phy": [
        "altpcietb_pipe_phy",
        "pL211",
        "module"
    ],
    "altpcie_fifo_0004": [
        "altpcie_fifo_0004",
        "ifjgz",
        "module"
    ],
    "hd_altpe3_sv_hip_clkmgt": [
        "hd_altpe3_sv_hip_clkmgt",
        "J7jW3",
        "module"
    ],
    "hd_altpe3_sv_buffer_hip_buffer_0001": [
        "hd_altpe3_sv_buffer_hip_buffer_0001",
        "KGNPd",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg1p5": [
        "hd_altpe3_sv_dl_tx_stg1p5",
        "PmtRi",
        "module"
    ],
    "altera_xcvr_native_pcie_dfe_params_h": [
        "altera_xcvr_native_pcie_dfe_params_h",
        "fu2xR",
        "module"
    ],
    "altpcie_rs_serdes_0000": [
        "altpcie_rs_serdes_0000",
        "GwaYT",
        "module"
    ],
    "twentynm_hssi_8g_rx_pcs": [
        "twentynm_hssi_8g_rx_pcs",
        "ibA9S",
        "module"
    ],
    "phy_g3x8_0000": [
        "phy_g3x8_0000",
        "Ysh0t",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_testbus": [
        "twentynm_hssirtl_hd_pcs10g_rx_testbus",
        "K9TDj",
        "module"
    ],
    "altpcie_fifo_0001": [
        "altpcie_fifo_0001",
        "gwtQd",
        "module"
    ],
    "stratixv_hssi_dpcmn_infei": [
        "stratixv_hssi_dpcmn_infei",
        "Ip5dt",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0005": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0005",
        "AsuaY",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq": [
        "ep_g3x8_avmm256_altera_merlin_router_171_23jcmrq",
        "PMkHG",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_rx": [
        "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_rx",
        "HaPES",
        "module"
    ],
    "ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq": [
        "ep_g3x8_avmm256_altera_mm_interconnect_171_7t36psq",
        "heUui",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_errmgt_tlperr": [
        "hd_altpe3_sv_tl_conf_errmgt_tlperr",
        "sIRFp",
        "module"
    ],
    "twentynm_hssi_pma_rx_dfe": [
        "twentynm_hssi_pma_rx_dfe",
        "CNjJh",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001": [
        "hd_altpe3_sv_tl_delay_0001",
        "qEVdb",
        "module"
    ],
    "dps_reset_gen": [
        "dps_reset_gen",
        "dyYFw",
        "module"
    ],
    "hd_altpe3_sv_pl_scrdscr_g3": [
        "hd_altpe3_sv_pl_scrdscr_g3",
        "tC7Sb",
        "module"
    ],
    "ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y_0000": [
        "ep_g3x8_avmm256_altera_avalon_st_adapter_171_l5ksb3y_0000",
        "zYvN4",
        "module"
    ],
    "hd_altpe3_sv_pl_ltstx": [
        "hd_altpe3_sv_pl_ltstx",
        "DRu0P",
        "module"
    ],
    "fpll_g3_0000": [
        "fpll_g3_0000",
        "yYt08",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_buffer_m10k": [
        "twentynm_hssirtl_hd_altpe3_buffer_m10k",
        "wiiuA",
        "module"
    ],
    "altera_merlin_address_alignment_0000": [
        "altera_merlin_address_alignment_0000",
        "z5LLj",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxbuf_protect": [
        "twentynm_hssirtl_hd_altpe3_tl_rxbuf_protect",
        "ETpcp",
        "module"
    ],
    "hd_altpe3_sv_pl_deskew_ln": [
        "hd_altpe3_sv_pl_deskew_ln",
        "bwgx1",
        "module"
    ],
    "scfifo_0004": [
        "scfifo_0004",
        "eCInU",
        "module"
    ],
    "altera_merlin_slave_translator_0001": [
        "altera_merlin_slave_translator_0001",
        "cyc78",
        "module"
    ],
    "altpcie_a10_hip_pipen1b_0000": [
        "altpcie_a10_hip_pipen1b_0000",
        "qyUMA",
        "module"
    ],
    "altpcietb_bfm_req_intf_common": [
        "altpcietb_bfm_req_intf_common",
        "JiEMn",
        "module"
    ],
    "altpcie_reset_delay_sync_0000_0001": [
        "altpcie_reset_delay_sync_0000_0001",
        "GfGKF",
        "module"
    ],
    "twentynm_hssi_pipe_gen3": [
        "twentynm_hssi_pipe_gen3",
        "WMCjR",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32_gen": [
        "twentynm_hssirtl_hd_pcs10g_crc32_gen",
        "Mbygs",
        "module"
    ],
    "twentynm_hssi_krfec_rx_pcs": [
        "twentynm_hssi_krfec_rx_pcs",
        "EdhLI",
        "module"
    ],
    "altpcie_fifo_0001_0001": [
        "altpcie_fifo_0001_0001",
        "DP8Nq",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua": [
        "ep_g3x8_avmm256_altera_merlin_multiplexer_171_mhqksua",
        "rZTfT",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_register_pos_0000": [
        "hd_altpe3_sv_buffer_mbist_register_pos_0000",
        "WUTbT",
        "module"
    ],
    "altpcie_a10_hip_pllnphy_0000": [
        "altpcie_a10_hip_pllnphy_0000",
        "fUZRk",
        "module"
    ],
    "altpcieav_hip_interface_0000": [
        "altpcieav_hip_interface_0000",
        "hsD4F",
        "module"
    ],
    "hd_altpe3_sv_hip_clkmux": [
        "hd_altpe3_sv_hip_clkmux",
        "bwy2p",
        "module"
    ],
    "altpcieav_dma_rxm_0000": [
        "altpcieav_dma_rxm_0000",
        "Ls8Zv",
        "module"
    ],
    "altpcieav_cra": [
        "altpcieav_cra",
        "nBW5k",
        "module"
    ],
    "altpcieav_dma_txs_0000": [
        "altpcieav_dma_txs_0000",
        "zr704",
        "module"
    ],
    "hd_altpe3_sv_tl_multifunc_confctrl_0000": [
        "hd_altpe3_sv_tl_multifunc_confctrl_0000",
        "bK2uj",
        "module"
    ],
    "twentynm_hssirtl_hd_pd_dly_dc_ctrlbit": [
        "twentynm_hssirtl_hd_pd_dly_dc_ctrlbit",
        "wdCNa",
        "module"
    ],
    "stratixv_hssi_pcs8g_bist_ver": [
        "stratixv_hssi_pcs8g_bist_ver",
        "cLspr",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_flexi_bist_write_0000": [
        "hd_altpe3_sv_buffer_mbist_flexi_bist_write_0000",
        "CD6KY",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_disp_chk": [
        "twentynm_hssirtl_hd_pcs10g_disp_chk",
        "tbnBS",
        "module"
    ],
    "altpcieav_dma_rd_0000": [
        "altpcieav_dma_rd_0000",
        "xWgKD",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_cfgchk_tlp": [
        "twentynm_hssirtl_hd_altpe3_tl_cfgchk_tlp",
        "f3rsT",
        "module"
    ],
    "stratixv_hssi_dpcmn_bitsync2_0000": [
        "stratixv_hssi_dpcmn_bitsync2_0000",
        "ykDJ5",
        "module"
    ],
    "altpcieav_dma_wr_wdalign_2": [
        "altpcieav_dma_wr_wdalign_2",
        "mJEjt",
        "module"
    ],
    "hd_altpe3_sv_dl_crc32_atom_0000": [
        "hd_altpe3_sv_dl_crc32_atom_0000",
        "vFZsF",
        "module"
    ],
    "twentynm_hssirtl_pm_mcnt_fpll_rev3_0": [
        "twentynm_hssirtl_pm_mcnt_fpll_rev3_0",
        "vf0q0",
        "module"
    ],
    "stratixv_hssi_pma_aux": [
        "stratixv_hssi_pma_aux",
        "neIJq",
        "module"
    ],
    "altpcie_fifo_0000": [
        "altpcie_fifo_0000",
        "qMhML",
        "module"
    ],
    "altpcie_fifo_0003": [
        "altpcie_fifo_0003",
        "VRiVs",
        "module"
    ],
    "altpcie_fifo_0001_0003": [
        "altpcie_fifo_0001_0003",
        "FD7v1",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_syndrm_sm": [
        "twentynm_hssirtl_hd_krfec_syndrm_sm",
        "ErgDL",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0004": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0004",
        "y6gR7",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000D": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000D",
        "FamVk",
        "module"
    ],
    "altera_merlin_master_agent_0000": [
        "altera_merlin_master_agent_0000",
        "JKQSH",
        "module"
    ],
    "ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y": [
        "ep_g3x8_avmm256_altera_mm_interconnect_171_66vd26y",
        "ejpiv",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg8_g3": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg8_g3",
        "VBGhP",
        "module"
    ],
    "altpcie_fifo_0001_0004": [
        "altpcie_fifo_0001_0004",
        "RGp01",
        "module"
    ],
    "altera_merlin_slave_agent_0001": [
        "altera_merlin_slave_agent_0001",
        "tigwV",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg2": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg2",
        "qHv1z",
        "module"
    ],
    "altpcie_fifo_0004_0000": [
        "altpcie_fifo_0004_0000",
        "nQ9FM",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_multifunc_powermgt": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_multifunc_powermgt",
        "CK7cR",
        "module"
    ],
    "hd_altpe3_sv_app_intf": [
        "hd_altpe3_sv_app_intf",
        "Zjupy",
        "module"
    ],
    "stratixv_hssi_pcs8g_dec_chnl_top": [
        "stratixv_hssi_pcs8g_dec_chnl_top",
        "mhp78",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_reg_16bits": [
        "twentynm_hssirtl_pm_deser_reg_16bits",
        "zg54s",
        "module"
    ],
    "stratixv_hssi_pipe_gen3_dprio": [
        "stratixv_hssi_pipe_gen3_dprio",
        "tz6LH",
        "module"
    ],
    "altera_merlin_master_translator_0000": [
        "altera_merlin_master_translator_0000",
        "VS70q",
        "module"
    ],
    "altera_merlin_master_translator_0001": [
        "altera_merlin_master_translator_0001",
        "q8UqZ",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea": [
        "ep_g3x8_avmm256_altera_merlin_multiplexer_171_frt5vea",
        "T9Urx",
        "module"
    ],
    "altera_merlin_slave_translator_0000": [
        "altera_merlin_slave_translator_0000",
        "CsLvQ",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0001": [
        "hd_altpe3_sv_tl_delay_0001_0001",
        "wS6Sd",
        "module"
    ],
    "altera_merlin_slave_translator_0002": [
        "altera_merlin_slave_translator_0002",
        "qCGpA",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_fifo": [
        "twentynm_hssirtl_hd_pcs10g_rx_fifo",
        "L8Uun",
        "module"
    ],
    "twentynm_hssi_gen3_rx_pcs": [
        "twentynm_hssi_gen3_rx_pcs",
        "i7Qni",
        "module"
    ],
    "hd_altpe3_sv_dl_crc32_0002": [
        "hd_altpe3_sv_dl_crc32_0002",
        "GvEpK",
        "module"
    ],
    "altera_merlin_slave_agent_0000": [
        "altera_merlin_slave_agent_0000",
        "eW4Ve",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_register_pos": [
        "twentynm_hssirtl_hd_dpcmn_mbist_register_pos",
        "F872h",
        "module"
    ],
    "altpcietb_ltssm_mon": [
        "altpcietb_ltssm_mon",
        "zHmC7",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder_master_sm": [
        "twentynm_hssirtl_hd_krfec_decoder_master_sm",
        "QQ6aa",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg8_g3": [
        "hd_altpe3_sv_dl_tx_stg8_g3",
        "K7LDh",
        "module"
    ],
    "stratixv_hssi_g3pcs_pipe_8gpcs_rxd_byte_status_dec": [
        "stratixv_hssi_g3pcs_pipe_8gpcs_rxd_byte_status_dec",
        "kFFzE",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca": [
        "ep_g3x8_avmm256_altera_merlin_demultiplexer_171_xojy6ca",
        "WxAS6",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta": [
        "ep_g3x8_avmm256_altera_merlin_multiplexer_171_cckx4ta",
        "wtWI6",
        "module"
    ],
    "sv_hssi_pipe_gen3_rbc": [
        "sv_hssi_pipe_gen3_rbc",
        "FFVBw",
        "module"
    ],
    "twentynm_hssi_rx_pld_pcs_interface": [
        "twentynm_hssi_rx_pld_pcs_interface",
        "sMkGa",
        "module"
    ],
    "twentynm_hssirtl_vref_pat_sum_0000": [
        "twentynm_hssirtl_vref_pat_sum_0000",
        "d5PcG",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_ctrl_plane_distr": [
        "twentynm_hssirtl_hd_pcs8g_ctrl_plane_distr",
        "YIsQy",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq": [
        "ep_g3x8_avmm256_altera_merlin_router_171_tdiu6gq",
        "FeI5c",
        "module"
    ],
    "stratixv_hssi_dpcmn_scrmdescrm": [
        "stratixv_hssi_dpcmn_scrmdescrm",
        "kNks6",
        "module"
    ],
    "stratixv_hssi_pcs8g_gray2bin20_binref": [
        "stratixv_hssi_pcs8g_gray2bin20_binref",
        "RLptH",
        "module"
    ],
    "altera_merlin_burst_adapter_subtractor": [
        "altera_merlin_burst_adapter_subtractor",
        "MmWGH",
        "module"
    ],
    "altera_merlin_burst_adapter_min_0000": [
        "altera_merlin_burst_adapter_min_0000",
        "eagze",
        "module"
    ],
    "altsyncram_0000_0000": [
        "altsyncram_0000_0000",
        "ySarD",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q": [
        "ep_g3x8_avmm256_altera_merlin_multiplexer_171_wyhqm3q",
        "UpUCb",
        "module"
    ],
    "stratixv_hssi_pma_cdr_refclk_select_mux_0000": [
        "stratixv_hssi_pma_cdr_refclk_select_mux_0000",
        "UDUZA",
        "module"
    ],
    "stratixv_hssi_pcs8g_a1a1a2a2_patdet_sm": [
        "stratixv_hssi_pcs8g_a1a1a2a2_patdet_sm",
        "v6LEf",
        "module"
    ],
    "stratixv_hssi_pcs8g_comp_chnl_top": [
        "stratixv_hssi_pcs8g_comp_chnl_top",
        "nRyKE",
        "module"
    ],
    "altera_merlin_width_adapter_0000": [
        "altera_merlin_width_adapter_0000",
        "ytM1m",
        "module"
    ],
    "altera_merlin_width_adapter_0001": [
        "altera_merlin_width_adapter_0001",
        "CWgaD",
        "module"
    ],
    "twentynm_hssi_pma_rx_deser": [
        "twentynm_hssi_pma_rx_deser",
        "tJKPN",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg7_0000": [
        "hd_altpe3_sv_dl_tx_stg7_0000",
        "vAuG2",
        "module"
    ],
    "ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi": [
        "ep_g3x8_avmm256_altera_merlin_router_171_j5jg6hi",
        "cB1hY",
        "module"
    ],
    "ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky_0000": [
        "ep_g3x8_avmm256_altera_avalon_st_adapter_171_5moluky_0000",
        "pvDgf",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_dist_dw": [
        "twentynm_hssirtl_hd_dpcmn_cp_dist_dw",
        "UMPay",
        "module"
    ],
    "altera_reset_controller_0000": [
        "altera_reset_controller_0000",
        "unIDc",
        "module"
    ],
    "twentynm_hssirtl_pm_pll_core_behv_rev3_0": [
        "twentynm_hssirtl_pm_pll_core_behv_rev3_0",
        "RdIca",
        "module"
    ],
    "hd_altpe3_sv_pl_deskew_0000": [
        "hd_altpe3_sv_pl_deskew_0000",
        "cIUST",
        "module"
    ],
    "stratixv_hssi_dpcmn_const": [
        "stratixv_hssi_dpcmn_const",
        "zNFhs",
        "module"
    ],
    "sv_hssi_tx_pld_pcs_interface_rbc": [
        "sv_hssi_tx_pld_pcs_interface_rbc",
        "zFsek",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_register_pos": [
        "hd_altpe3_sv_buffer_mbist_register_pos",
        "ybqVv",
        "module"
    ],
    "verbosity_pkg": [
        "verbosity_pkg",
        "TtWhz",
        "module"
    ],
    "stratixv_hssi_pcs8g_rxclk_ctl": [
        "stratixv_hssi_pcs8g_rxclk_ctl",
        "gIMFk",
        "module"
    ],
    "ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip": [
        "ep_g3x8_avmm256_inst_reconfig_xcvr_reset_bfm_ip",
        "xG6K2",
        "module"
    ],
    "ALTERA_DEVICE_FAMILIES_encrypted": [
        "ALTERA_DEVICE_FAMILIES_encrypted",
        "ALr8g",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl": [
        "twentynm_hssirtl_hd_altpe3_dl",
        "LbZUi",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_bist_portb_0000": [
        "hd_altpe3_sv_buffer_mbist_bist_portb_0000",
        "qc2mE",
        "module"
    ],
    "ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip": [
        "ep_g3x8_avmm256_inst_reconfig_xcvr_clk_bfm_ip",
        "HmYzL",
        "module"
    ],
    "hd_altpe3_sv_tl_rxtl_0000": [
        "hd_altpe3_sv_tl_rxtl_0000",
        "EpIIa",
        "module"
    ],
    "altpcietb_pipe_xtx2yrx_0000": [
        "altpcietb_pipe_xtx2yrx_0000",
        "kTsEk",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_spdup": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_spdup",
        "LujtR",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxvc": [
        "twentynm_hssirtl_hd_altpe3_tl_rxvc",
        "a2NUB",
        "module"
    ],
    "twentynm_hssirtl_odi_pattern_detect": [
        "twentynm_hssirtl_odi_pattern_detect",
        "BJ4KS",
        "module"
    ],
    "stratixv_hssi_avmm_interface": [
        "stratixv_hssi_avmm_interface",
        "eAUjU",
        "module"
    ],
    "twentynm_hssirtl_pm_fpll_int_rev3_0": [
        "twentynm_hssirtl_pm_fpll_int_rev3_0",
        "Rf4BZ",
        "module"
    ],
    "twentynm_hssirtl_dfe_adapt_top": [
        "twentynm_hssirtl_dfe_adapt_top",
        "nCm8C",
        "module"
    ],
    "stratixv_hssi_gen3_rx_pcs_0000": [
        "stratixv_hssi_gen3_rx_pcs_0000",
        "Ta3Qh",
        "module"
    ],
    "twentynm_hssirtl_cb_bfm": [
        "twentynm_hssirtl_cb_bfm",
        "bZWMQ",
        "module"
    ],
    "stratixv_hssi_gen3_tx_pcs_0000": [
        "stratixv_hssi_gen3_tx_pcs_0000",
        "ET3Rf",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2_0009": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2_0009",
        "Yjbxp",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_tlp_format": [
        "hd_altpe3_sv_tl_rx_tlp_format",
        "cMdTD",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_c2t_arb": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_c2t_arb",
        "aPKkV",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_dist_0000": [
        "twentynm_hssirtl_hd_dpcmn_cp_dist_0000",
        "nhYKz",
        "module"
    ],
    "stratixv_hssi_pma_tx_cgb_0000": [
        "stratixv_hssi_pma_tx_cgb_0000",
        "cNIx4",
        "module"
    ],
    "stratixv_hssi_pma_tx_ser_0000": [
        "stratixv_hssi_pma_tx_ser_0000",
        "z6FsS",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_readdata_mux_0001": [
        "twentynm_hssirtl_hd_dpcmn_dprio_readdata_mux_0001",
        "j8QVu",
        "module"
    ],
    "twentynm_hssirtl_pm_atb_decoder_rev3_0": [
        "twentynm_hssirtl_pm_atb_decoder_rev3_0",
        "qBDn8",
        "module"
    ],
    "stratixv_hssi_dpcmn_bitsync": [
        "stratixv_hssi_dpcmn_bitsync",
        "VBEd9",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg8": [
        "hd_altpe3_sv_dl_tx_stg8",
        "Jucd8",
        "module"
    ],
    "twentynm_hssi_pma_rx_sd": [
        "twentynm_hssi_pma_rx_sd",
        "kNupM",
        "module"
    ],
    "stratixv_hssi_pcs8g_sync_chnl_sm": [
        "stratixv_hssi_pcs8g_sync_chnl_sm",
        "t0qkh",
        "module"
    ],
    "stratixv_hssi_dpcmn_bitsync2_0002": [
        "stratixv_hssi_dpcmn_bitsync2_0002",
        "Z908g",
        "module"
    ],
    "stratixv_hssi_dpcmn_encdec": [
        "stratixv_hssi_dpcmn_encdec",
        "LziSE",
        "module"
    ],
    "hd_altpe3_sv_tl_a2p": [
        "hd_altpe3_sv_tl_a2p",
        "uLU7V",
        "module"
    ],
    "hd_altpe3_sv_pl_eqctrl": [
        "hd_altpe3_sv_pl_eqctrl",
        "vpuUe",
        "module"
    ],
    "stratixv_hssi_dpcmn_fixed_pattern_det": [
        "stratixv_hssi_dpcmn_fixed_pattern_det",
        "CsZTW",
        "module"
    ],
    "stratixv_hssi_dpcmn_rst_n_sync": [
        "stratixv_hssi_dpcmn_rst_n_sync",
        "Uz0pZ",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_commit_fifo_ff": [
        "hd_altpe3_sv_tl_rx_commit_fifo_ff",
        "wq33P",
        "module"
    ],
    "stratixv_hssi_pcs8g_enc_5b": [
        "stratixv_hssi_pcs8g_enc_5b",
        "WaCJe",
        "module"
    ],
    "stratixv_hssi_pcs8g_auto_speed_neg": [
        "stratixv_hssi_pcs8g_auto_speed_neg",
        "IP9pc",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0000": [
        "hd_altpe3_sv_tl_delay_0000_0000",
        "FVqWJ",
        "module"
    ],
    "stratixv_hssi_pcs8g_parity_check": [
        "stratixv_hssi_pcs8g_parity_check",
        "cq5eD",
        "module"
    ],
    "stratixv_hssi_pcs8g_cdr_ctrl": [
        "stratixv_hssi_pcs8g_cdr_ctrl",
        "zusD0",
        "module"
    ],
    "twentynm_hssirtl_odi_top": [
        "twentynm_hssirtl_odi_top",
        "k73Uy",
        "module"
    ],
    "stratixv_hssi_pcs8g_ctrl_plane_distr": [
        "stratixv_hssi_pcs8g_ctrl_plane_distr",
        "GCfcx",
        "module"
    ],
    "stratixv_hssi_pcs8g_ram20x16_syn": [
        "stratixv_hssi_pcs8g_ram20x16_syn",
        "SWBiA",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0001": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0001",
        "CNBBe",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_mc_tlp": [
        "hd_altpe3_sv_dl_rx_mc_tlp",
        "sugKy",
        "module"
    ],
    "stratixv_hssi_pcs8g_data_comparator": [
        "stratixv_hssi_pcs8g_data_comparator",
        "nfwuN",
        "module"
    ],
    "stratixv_hssi_pcs8g_dec_6b": [
        "stratixv_hssi_pcs8g_dec_6b",
        "rLh2b",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxbuf_addr_checker": [
        "twentynm_hssirtl_hd_altpe3_tl_rxbuf_addr_checker",
        "FrpUY",
        "module"
    ],
    "stratixv_hssi_pcs8g_det_latency_sm": [
        "stratixv_hssi_pcs8g_det_latency_sm",
        "EyCSC",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_000B": [
        "hd_altpe3_sv_tl_delay_0000_000B",
        "iIwMg",
        "module"
    ],
    "stratixv_hssi_pcs8g_dw_sync_sm": [
        "stratixv_hssi_pcs8g_dw_sync_sm",
        "tNs1D",
        "module"
    ],
    "stratixv_hssi_pcs8g_electrical_idle_inference_module": [
        "stratixv_hssi_pcs8g_electrical_idle_inference_module",
        "jjnzk",
        "module"
    ],
    "stratixv_hssi_pcs8g_enc_3b": [
        "stratixv_hssi_pcs8g_enc_3b",
        "YFmrK",
        "module"
    ],
    "stratixv_hssi_pcs8g_inter_chnl_distr_rx": [
        "stratixv_hssi_pcs8g_inter_chnl_distr_rx",
        "KtFdg",
        "module"
    ],
    "stratixv_hssi_pcs8g_pcs_channel_testbus": [
        "stratixv_hssi_pcs8g_pcs_channel_testbus",
        "tzbix",
        "module"
    ],
    "stratixv_hssi_pcs8g_prbs_gen": [
        "stratixv_hssi_pcs8g_prbs_gen",
        "B3trn",
        "module"
    ],
    "stratixv_hssi_pcs8g_ram16x14_syn": [
        "stratixv_hssi_pcs8g_ram16x14_syn",
        "GHgM5",
        "module"
    ],
    "stratixv_hssi_pcs8g_ram8xwidth_syn": [
        "stratixv_hssi_pcs8g_ram8xwidth_syn",
        "chFAZ",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_loc": [
        "twentynm_hssirtl_hd_krfec_errtrap_loc",
        "M1Rbc",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_dprio_bist_wrapper": [
        "hd_altpe3_sv_buffer_mbist_dprio_bist_wrapper",
        "Psbsr",
        "module"
    ],
    "stratixv_hssi_pcs8g_ram8xwidth_syn_0000": [
        "stratixv_hssi_pcs8g_ram8xwidth_syn_0000",
        "LCmrQ",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_pcie_controller": [
        "twentynm_hssirtl_pm_ctle_pcie_controller",
        "YH2Ud",
        "module"
    ],
    "stratixv_hssi_pcs8g_rl_chk_6g": [
        "stratixv_hssi_pcs8g_rl_chk_6g",
        "TLm9r",
        "module"
    ],
    "stratixv_hssi_pcs8g_rx_ctrl": [
        "stratixv_hssi_pcs8g_rx_ctrl",
        "BaG0F",
        "module"
    ],
    "stratixv_hssi_pcs8g_rxd_status_decoder": [
        "stratixv_hssi_pcs8g_rxd_status_decoder",
        "zh3AT",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_gx_64b": [
        "twentynm_hssirtl_hd_krfec_gx_64b",
        "UZ8nv",
        "module"
    ],
    "hd_altpe3_sv_dl_txlcrc_mini_pkr_0000": [
        "hd_altpe3_sv_dl_txlcrc_mini_pkr_0000",
        "xmbnJ",
        "module"
    ],
    "stratixv_hssi_pcs8g_sync": [
        "stratixv_hssi_pcs8g_sync",
        "z0RUm",
        "module"
    ],
    "stratixv_hssi_pcs8g_txclk_divider": [
        "stratixv_hssi_pcs8g_txclk_divider",
        "B17Mb",
        "module"
    ],
    "hd_altpe3_sv_pl_0000": [
        "hd_altpe3_sv_pl_0000",
        "m3kZQ",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_lfsr": [
        "twentynm_hssirtl_hd_krfec_errtrap_lfsr",
        "AYNN2",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0004": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0004",
        "nQnD8",
        "module"
    ],
    "stratixv_hssi_pcs8g_wordalign_6g": [
        "stratixv_hssi_pcs8g_wordalign_6g",
        "uDzRV",
        "module"
    ],
    "stratixv_hssi_8g_rx_pcs_dprio": [
        "stratixv_hssi_8g_rx_pcs_dprio",
        "eqtci",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_rxrst_ctrl": [
        "twentynm_hssirtl_hd_krfec_rxrst_ctrl",
        "jR0y2",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_osdec_ln": [
        "twentynm_hssirtl_hd_altpe3_pl_osdec_ln",
        "KmanD",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_tagarray": [
        "hd_altpe3_sv_tl_conf_tagarray",
        "xEfb5",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_clkmgt": [
        "twentynm_hssirtl_hd_altpe3_hip_clkmgt",
        "LsbrB",
        "module"
    ],
    "stratixv_hssi_8g_tx_pcs_dprio": [
        "stratixv_hssi_8g_tx_pcs_dprio",
        "vCvrY",
        "module"
    ],
    "stratixv_hssi_g3pcs_pipe_control": [
        "stratixv_hssi_g3pcs_pipe_control",
        "NC3RP",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_conf": [
        "hd_altpe3_sv_tl_conf_conf",
        "DwkAh",
        "module"
    ],
    "twentynm_hssi_pma_channel_pll_dprio": [
        "twentynm_hssi_pma_channel_pll_dprio",
        "c3xrC",
        "module"
    ],
    "stratixv_hssi_g3pcs_pipe_data_muxing": [
        "stratixv_hssi_g3pcs_pipe_data_muxing",
        "vHD40",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_register_pos_0001": [
        "hd_altpe3_sv_buffer_mbist_register_pos_0001",
        "cdjat",
        "module"
    ],
    "stratixv_hssi_rcv_detect_div_by_2": [
        "stratixv_hssi_rcv_detect_div_by_2",
        "TkbiE",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0002": [
        "hd_altpe3_sv_tl_delay_0001_0002",
        "mKpqr",
        "module"
    ],
    "stratixv_hssi_divby2q": [
        "stratixv_hssi_divby2q",
        "Zb1Cw",
        "module"
    ],
    "hd_dpcmn_sv_bitsync2": [
        "hd_dpcmn_sv_bitsync2",
        "Es3af",
        "module"
    ],
    "twentynm_hssi_tx_pld_pcs_interface": [
        "twentynm_hssi_tx_pld_pcs_interface",
        "qvQ06",
        "module"
    ],
    "hd_altpe3_sv_dl_crc32_0003": [
        "hd_altpe3_sv_dl_crc32_0003",
        "HCxKd",
        "module"
    ],
    "twentynm_hssi_10g_rx_pcs": [
        "twentynm_hssi_10g_rx_pcs",
        "FzFta",
        "module"
    ],
    "stratixv_hssi_common_pld_pcs_interface_encrypted": [
        "stratixv_hssi_common_pld_pcs_interface_encrypted",
        "B3cZU",
        "module"
    ],
    "hd_altpe3_sv_buffer_hip_buffer_0000": [
        "hd_altpe3_sv_buffer_hip_buffer_0000",
        "CUyZP",
        "module"
    ],
    "hd_altpe3_sv_buffer_m10k": [
        "hd_altpe3_sv_buffer_m10k",
        "Tzs86",
        "module"
    ],
    "hd_altpe3_sv_buffer_m10k_256x256_0000": [
        "hd_altpe3_sv_buffer_m10k_256x256_0000",
        "seyyP",
        "module"
    ],
    "hd_altpe3_sv_tl_cfg_if_mux": [
        "hd_altpe3_sv_tl_cfg_if_mux",
        "t997d",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_agsm": [
        "hd_altpe3_sv_buffer_mbist_agsm",
        "gAFda",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_control_sm": [
        "hd_altpe3_sv_buffer_mbist_control_sm",
        "UHp97",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_parchk256": [
        "twentynm_hssirtl_hd_altpe3_tl_parchk256",
        "fWy4w",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_controlgen": [
        "hd_altpe3_sv_buffer_mbist_controlgen",
        "WVZxf",
        "module"
    ],
    "twentynm_hssi_gen3_rx_pcs_dprio": [
        "twentynm_hssi_gen3_rx_pcs_dprio",
        "xv2aU",
        "module"
    ],
    "hd_altpe3_sv_hip_dprio_coeff_mux_top_0000": [
        "hd_altpe3_sv_hip_dprio_coeff_mux_top_0000",
        "j66DZ",
        "module"
    ],
    "hd_altpe3_sv_buffer_mbist_register_pos_0002": [
        "hd_altpe3_sv_buffer_mbist_register_pos_0002",
        "nWIvi",
        "module"
    ],
    "hd_altpe3_sv_dl_crc32_0001": [
        "hd_altpe3_sv_dl_crc32_0001",
        "KDBiQ",
        "module"
    ],
    "sv_hssi_8g_tx_pcs_rbc": [
        "sv_hssi_8g_tx_pcs_rbc",
        "Dad2s",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_dword_parse_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_dword_parse_0000",
        "wPcuL",
        "module"
    ],
    "pcie_tbed_alt_xcvr_reconfig_h": [
        "pcie_tbed_alt_xcvr_reconfig_h",
        "Y4CFK",
        "module"
    ],
    "hd_altpe3_sv_dl_dcram_ff": [
        "hd_altpe3_sv_dl_dcram_ff",
        "GSkc0",
        "module"
    ],
    "hd_altpe3_sv_dl_dcram_ff_0000": [
        "hd_altpe3_sv_dl_dcram_ff_0000",
        "MIP6c",
        "module"
    ],
    "twentynm_hssirtl_pm_salatch": [
        "twentynm_hssirtl_pm_salatch",
        "W1Pzd",
        "module"
    ],
    "hd_altpe3_sv_dl_dlcmsm": [
        "hd_altpe3_sv_dl_dlcmsm",
        "RrKhs",
        "module"
    ],
    "hd_altpe3_sv_pl_osdec_g3_0000": [
        "hd_altpe3_sv_pl_osdec_g3_0000",
        "Au5me",
        "module"
    ],
    "hd_altpe3_sv_dl_ecrc32_comb_0001": [
        "hd_altpe3_sv_dl_ecrc32_comb_0001",
        "hISEE",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0004": [
        "hd_altpe3_sv_tl_delay_0000_0004",
        "Vc7PN",
        "module"
    ],
    "hd_altpe3_sv_dl_rx": [
        "hd_altpe3_sv_dl_rx",
        "IPMsi",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_fast_search": [
        "twentynm_hssirtl_hd_krfec_fast_search",
        "rqVra",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg8": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg8",
        "kUrdr",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_dlcmsm": [
        "twentynm_hssirtl_hd_altpe3_dl_dlcmsm",
        "grMmZ",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_1c_tlp_0000": [
        "hd_altpe3_sv_dl_rx_1c_tlp_0000",
        "gvMLV",
        "module"
    ],
    "hd_altpe3_sv_tl_cfgchk_tlp": [
        "hd_altpe3_sv_tl_cfgchk_tlp",
        "JcWr3",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_dllp": [
        "hd_altpe3_sv_dl_rx_dllp",
        "hFLqB",
        "module"
    ],
    "sv_hssi_rx_pcs_pma_interface_rbc": [
        "sv_hssi_rx_pcs_pma_interface_rbc",
        "tmSbc",
        "module"
    ],
    "twentynm_hssi_krfec_tx_pcs": [
        "twentynm_hssi_krfec_tx_pcs",
        "d6JSI",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_gen3_byte_parse_0000": [
        "hd_altpe3_sv_dl_rx_gen3_byte_parse_0000",
        "MLujm",
        "module"
    ],
    "hd_altpe3_sv_hip_test_mux": [
        "hd_altpe3_sv_hip_test_mux",
        "UiTAw",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_descrm_0000": [
        "twentynm_hssirtl_hd_krfec_descrm_0000",
        "J8zri",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_store": [
        "hd_altpe3_sv_tl_rx_store",
        "hicm9",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2_0002": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2_0002",
        "br56Z",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_gen3_dword_align_0000": [
        "hd_altpe3_sv_dl_rx_gen3_dword_align_0000",
        "uqv30",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_gen3_dword_parse_0000": [
        "hd_altpe3_sv_dl_rx_gen3_dword_parse_0000",
        "ER1J1",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_hs_adapt_base1_sub_frnc": [
        "twentynm_hssirtl_pm_deser_hs_adapt_base1_sub_frnc",
        "pL5QA",
        "module"
    ],
    "hd_altpe3_sv_dl_rx_tlp_arb_0000": [
        "hd_altpe3_sv_dl_rx_tlp_arb_0000",
        "GrZSD",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0002": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0002",
        "SEQzM",
        "module"
    ],
    "hd_altpe3_sv_pl_osdec_ln": [
        "hd_altpe3_sv_pl_osdec_ln",
        "xpBMe",
        "module"
    ],
    "altpcietb_rst_clk": [
        "altpcietb_rst_clk",
        "Y2THM",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_crc_fifo": [
        "hd_altpe3_sv_dl_tx_crc_fifo",
        "RpdZC",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_dllp_0000": [
        "hd_altpe3_sv_dl_tx_dllp_0000",
        "fcYb3",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_rtry_0000": [
        "hd_altpe3_sv_dl_tx_rtry_0000",
        "gC8sE",
        "module"
    ],
    "hd_altpe3_sv_dl_tx_stg1": [
        "hd_altpe3_sv_dl_tx_stg1",
        "eAQLA",
        "module"
    ],
    "hd_altpe3_sv_dl_txlcrc": [
        "hd_altpe3_sv_dl_txlcrc",
        "AApMY",
        "module"
    ],
    "hd_altpe3_sv_dl_txlcrc_pkr_0000": [
        "hd_altpe3_sv_dl_txlcrc_pkr_0000",
        "k8RM2",
        "module"
    ],
    "lpm_add_sub": [
        "lpm_add_sub",
        "huahS",
        "module"
    ],
    "hd_altpe3_sv_hip_pld_intf_0000": [
        "hd_altpe3_sv_hip_pld_intf_0000",
        "FnWWd",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_dist": [
        "twentynm_hssirtl_hd_dpcmn_cp_dist",
        "swwLJ",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000",
        "W2HnD",
        "module"
    ],
    "hd_altpe3_sv_pl_alignrx_0000": [
        "hd_altpe3_sv_pl_alignrx_0000",
        "ZUgbj",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_lvlsync2_0000": [
        "twentynm_hssirtl_hd_dpcmn_lvlsync2_0000",
        "ksjpE",
        "module"
    ],
    "hd_altpe3_sv_pl_scrdscr_g3_0000": [
        "hd_altpe3_sv_pl_scrdscr_g3_0000",
        "z0xPE",
        "module"
    ],
    "hd_altpe3_sv_pl_pipe": [
        "hd_altpe3_sv_pl_pipe",
        "REGnT",
        "module"
    ],
    "sv_hssi_rx_pld_pcs_interface_rbc": [
        "sv_hssi_rx_pld_pcs_interface_rbc",
        "qQrEz",
        "module"
    ],
    "hd_altpe3_sv_pl_pldl": [
        "hd_altpe3_sv_pl_pldl",
        "maMaK",
        "module"
    ],
    "hd_altpe3_sv_pl_rfreqlk": [
        "hd_altpe3_sv_pl_rfreqlk",
        "Kn0Ji",
        "module"
    ],
    "hd_altpe3_sv_rstctl_0000": [
        "hd_altpe3_sv_rstctl_0000",
        "Up0TK",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000": [
        "hd_altpe3_sv_tl_delay_0000",
        "nLgzi",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0002": [
        "hd_altpe3_sv_tl_delay_0000_0002",
        "YJ2vt",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_cseb": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_cseb",
        "Nkxu8",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0003": [
        "hd_altpe3_sv_tl_delay_0000_0003",
        "cgGjG",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_0000",
        "KUZNz",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0007": [
        "hd_altpe3_sv_tl_delay_0000_0007",
        "di47k",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0008": [
        "hd_altpe3_sv_tl_delay_0000_0008",
        "Esnt8",
        "module"
    ],
    "twentynm_hssirtl_pm_cgb_divn": [
        "twentynm_hssirtl_pm_cgb_divn",
        "IpIS8",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_0009": [
        "hd_altpe3_sv_tl_delay_0000_0009",
        "H6Ngy",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_vcreg": [
        "hd_altpe3_sv_tl_conf_vcreg",
        "FIZF8",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_000A": [
        "hd_altpe3_sv_tl_delay_0000_000A",
        "A5j0d",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0000_000C": [
        "hd_altpe3_sv_tl_delay_0000_000C",
        "fCbUk",
        "module"
    ],
    "twentynm_hssi_8g_tx_pcs": [
        "twentynm_hssi_8g_tx_pcs",
        "k6E3e",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0000": [
        "hd_altpe3_sv_tl_delay_0001_0000",
        "n0df1",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0003": [
        "hd_altpe3_sv_tl_delay_0001_0003",
        "KZby2",
        "module"
    ],
    "hd_altpe3_sv_tl_delay_0001_0006": [
        "hd_altpe3_sv_tl_delay_0001_0006",
        "KLURP",
        "module"
    ],
    "hd_altpe3_sv_tl_parchk8": [
        "hd_altpe3_sv_tl_parchk8",
        "gWP5D",
        "module"
    ],
    "hd_altpe3_sv_tl_pargen256": [
        "hd_altpe3_sv_tl_pargen256",
        "DdmV6",
        "module"
    ],
    "hd_altpe3_sv_tl_pargen8": [
        "hd_altpe3_sv_tl_pargen8",
        "GG9bp",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_commit_fifo_ff_0000": [
        "hd_altpe3_sv_tl_rx_commit_fifo_ff_0000",
        "sLwZ5",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_forward": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_forward",
        "qFrvC",
        "module"
    ],
    "sv_xcvr_h": [
        "sv_xcvr_h",
        "rdSz6",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_rx_async_pld_out": [
        "twentynm_hssirtl_hd_pcs10g_rx_async_pld_out",
        "Tdk3v",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_tx_fifo_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_tx_fifo_0000",
        "tDJnI",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_forward_0000": [
        "hd_altpe3_sv_tl_rx_forward_0000",
        "V2B1E",
        "module"
    ],
    "twentynm_hssi_tx_pcs_pma_interface": [
        "twentynm_hssi_tx_pcs_pma_interface",
        "Ct8Tw",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_reorder_0000": [
        "hd_altpe3_sv_tl_rx_reorder_0000",
        "jRJuU",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_ro_read": [
        "hd_altpe3_sv_tl_rx_ro_read",
        "c0nuU",
        "module"
    ],
    "hd_altpe3_sv_tl_rx_tlp_commit_0000": [
        "hd_altpe3_sv_tl_rx_tlp_commit_0000",
        "nCKps",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_scramble": [
        "twentynm_hssirtl_hd_pcs10g_scramble",
        "xsCNH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_parchk8": [
        "twentynm_hssirtl_hd_altpe3_tl_parchk8",
        "fzMMQ",
        "module"
    ],
    "hd_altpe3_sv_tl_rxbuf_intf": [
        "hd_altpe3_sv_tl_rxbuf_intf",
        "aBj8Z",
        "module"
    ],
    "hd_altpe3_sv_tl_rxbuf_rd_512to256": [
        "hd_altpe3_sv_tl_rxbuf_rd_512to256",
        "LjEGU",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_random_ver_10g": [
        "twentynm_hssirtl_hd_pcs10g_random_ver_10g",
        "gLJuu",
        "module"
    ],
    "hd_altpe3_sv_tl_rxbuf_wr_256to512": [
        "hd_altpe3_sv_tl_rxbuf_wr_256to512",
        "YgUs4",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0001": [
        "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0001",
        "yY8q8",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_scrdscr_g3_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_scrdscr_g3_0000",
        "Eph0m",
        "module"
    ],
    "hd_altpe3_sv_tl_rxfcup": [
        "hd_altpe3_sv_tl_rxfcup",
        "khrt5",
        "module"
    ],
    "twentynm_hssirtl_dfe_base_integrator": [
        "twentynm_hssirtl_dfe_base_integrator",
        "bGn52",
        "module"
    ],
    "hd_altpe3_sv_tl_tx_fifo_0000": [
        "hd_altpe3_sv_tl_tx_fifo_0000",
        "RK9ZW",
        "module"
    ],
    "hd_altpe3_sv_tl_tx_null": [
        "hd_altpe3_sv_tl_tx_null",
        "he5ec",
        "module"
    ],
    "hd_altpe3_sv_tl_tx_width_adapter": [
        "hd_altpe3_sv_tl_tx_width_adapter",
        "qdAfI",
        "module"
    ],
    "twentynm_hssi_pma_cdr_refclk_select_mux": [
        "twentynm_hssi_pma_cdr_refclk_select_mux",
        "iJBT3",
        "module"
    ],
    "hd_altpe3_sv_tl_txfc": [
        "hd_altpe3_sv_tl_txfc",
        "AvVS4",
        "module"
    ],
    "altpcietb_bfm_shmem_common": [
        "altpcietb_bfm_shmem_common",
        "JYTTa",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_c2t_arb": [
        "hd_altpe3_sv_tl_conf_c2t_arb",
        "eRvhz",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_cfg_ctl_sts_0000": [
        "hd_altpe3_sv_tl_conf_cfg_ctl_sts_0000",
        "u4BdR",
        "module"
    ],
    "twentynm_hssi_pma_lc_refclk_select_mux": [
        "twentynm_hssi_pma_lc_refclk_select_mux",
        "Wu0Uc",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_tagarray": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_tagarray",
        "SKGgM",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_cdr_ctrl": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_cdr_ctrl",
        "mQ7bS",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_cseb": [
        "hd_altpe3_sv_tl_conf_cseb",
        "vFkIa",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_errmgt": [
        "hd_altpe3_sv_tl_conf_errmgt",
        "m96cY",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_megabar": [
        "hd_altpe3_sv_tl_conf_megabar",
        "uSrHB",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0003": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0003",
        "EHDLk",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_nbits_rev3_0_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_nbits_rev3_0_0000",
        "iVWCe",
        "module"
    ],
    "twentynm_hssirtl_pm_iqref_mux": [
        "twentynm_hssirtl_pm_iqref_mux",
        "FriJE",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_multifunc_powermgt": [
        "hd_altpe3_sv_tl_conf_multifunc_powermgt",
        "JmCfa",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_pex2cap": [
        "hd_altpe3_sv_tl_conf_pex2cap",
        "wgwMj",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_pexreg": [
        "hd_altpe3_sv_tl_conf_pexreg",
        "wrsS3",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_pulse_stretch_rst_high": [
        "twentynm_hssirtl_hd_pcs10g_pulse_stretch_rst_high",
        "pb77B",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_powermgt": [
        "hd_altpe3_sv_tl_conf_powermgt",
        "gYrVq",
        "module"
    ],
    "twentynm_hssirtl_pm_fine_dly_rev3_0_0000": [
        "twentynm_hssirtl_pm_fine_dly_rev3_0_0000",
        "E4c38",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_r2c_route": [
        "hd_altpe3_sv_tl_conf_r2c_route",
        "b8IBN",
        "module"
    ],
    "hd_altpe3_sv_tl_conf_rombar": [
        "hd_altpe3_sv_tl_conf_rombar",
        "IggGw",
        "module"
    ],
    "hd_altpe3_sv_tl_confctrl": [
        "hd_altpe3_sv_tl_confctrl",
        "AbvCN",
        "module"
    ],
    "hd_altpe3_sv_tl_cvp_intf": [
        "hd_altpe3_sv_tl_cvp_intf",
        "DD10a",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_txfc": [
        "twentynm_hssirtl_hd_altpe3_tl_txfc",
        "tNUWV",
        "module"
    ],
    "hd_dpcmn_sv_bitsync_0000": [
        "hd_dpcmn_sv_bitsync_0000",
        "nNw3Y",
        "module"
    ],
    "hd_dpcmn_sv_bitsync2_0000": [
        "hd_dpcmn_sv_bitsync2_0000",
        "vBzSB",
        "module"
    ],
    "hd_dpcmn_sv_bitsync2_0001": [
        "hd_dpcmn_sv_bitsync2_0001",
        "UR0bv",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0000": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0000",
        "zxZ2r",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_gearbox_exp_0000": [
        "twentynm_hssirtl_hd_krfec_gearbox_exp_0000",
        "brBFt",
        "module"
    ],
    "twentynm_hssi_pma_rx_buf": [
        "twentynm_hssi_pma_rx_buf",
        "pMpZ3",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_store": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_store",
        "cv1D0",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_transcode_dec_0000": [
        "twentynm_hssirtl_hd_krfec_transcode_dec_0000",
        "SIN6D",
        "module"
    ],
    "hd_dpcmn_sv_bitsync2_0002": [
        "hd_dpcmn_sv_bitsync2_0002",
        "MxuBL",
        "module"
    ],
    "hd_dpcmn_sv_bitsync2_0005": [
        "hd_dpcmn_sv_bitsync2_0005",
        "xaeH9",
        "module"
    ],
    "hd_dpcmn_sv_dprio_shadow_status_nregs_0000": [
        "hd_dpcmn_sv_dprio_shadow_status_nregs_0000",
        "ui39H",
        "module"
    ],
    "twentynm_hssi_krfec_tx_pcs_dprio": [
        "twentynm_hssi_krfec_tx_pcs_dprio",
        "hIhzY",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_enc_3b": [
        "twentynm_hssirtl_hd_pcs8g_enc_3b",
        "LymjK",
        "module"
    ],
    "hd_dpcmn_sv_dprio_shadow_status_regs": [
        "hd_dpcmn_sv_dprio_shadow_status_regs",
        "WAPFu",
        "module"
    ],
    "hd_dpcmn_sv_rst_n_sync": [
        "hd_dpcmn_sv_rst_n_sync",
        "rgImC",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_pexreg": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_pexreg",
        "V3MC1",
        "module"
    ],
    "hd_dpcmn_sv_encdec": [
        "hd_dpcmn_sv_encdec",
        "auheg",
        "module"
    ],
    "twentynm_hssirtl_dfe_float_tap_sel": [
        "twentynm_hssirtl_dfe_float_tap_sel",
        "xUjvw",
        "module"
    ],
    "hd_dpcmn_sv_vecsync2_0003": [
        "hd_dpcmn_sv_vecsync2_0003",
        "gyH4G",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0001": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0001",
        "WtRHN",
        "module"
    ],
    "hd_dpcmn_sv_vecsync2_0005": [
        "hd_dpcmn_sv_vecsync2_0005",
        "pAWE6",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg1": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg1",
        "kgt7I",
        "module"
    ],
    "twentynm_hssi_rx_pcs_pma_interface": [
        "twentynm_hssi_rx_pcs_pma_interface",
        "H3Bm4",
        "module"
    ],
    "ALTERA_MF_MEMORY_INITIALIZATION_encrypted": [
        "ALTERA_MF_MEMORY_INITIALIZATION_encrypted",
        "xCjtY",
        "module"
    ],
    "twentynm_hssi_gen3_tx_pcs": [
        "twentynm_hssi_gen3_tx_pcs",
        "p87fg",
        "module"
    ],
    "altpcied_a10_hwtcl_0000": [
        "altpcied_a10_hwtcl_0000",
        "NWDF7",
        "module"
    ],
    "twentynm_hssirtl_pm_ibias_ref_rev3_0": [
        "twentynm_hssirtl_pm_ibias_ref_rev3_0",
        "ULGIK",
        "module"
    ],
    "altpcietb_bfm_driver_rp": [
        "altpcietb_bfm_driver_rp",
        "He8Ij",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_pcs_channel_testbus": [
        "twentynm_hssirtl_hd_pcs8g_pcs_channel_testbus",
        "TsxLr",
        "module"
    ],
    "altpcietb_bfm_rxpipe_8bit_to_32_bit_0000": [
        "altpcietb_bfm_rxpipe_8bit_to_32_bit_0000",
        "xdDH8",
        "module"
    ],
    "altera_avalon_sc_fifo_0001": [
        "altera_avalon_sc_fifo_0001",
        "jB9KW",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_dword_align_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_dword_align_0000",
        "hbwwE",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_vecsync2_0005": [
        "twentynm_hssirtl_hd_dpcmn_vecsync2_0005",
        "VUWwY",
        "module"
    ],
    "altera_avalon_sc_fifo_0003": [
        "altera_avalon_sc_fifo_0003",
        "DiM9p",
        "module"
    ],
    "altpcietb_bfm_txpipe_8bit_to_32_bit": [
        "altpcietb_bfm_txpipe_8bit_to_32_bit",
        "Assmq",
        "module"
    ],
    "sv_hssi_8g_rx_pcs_rbc": [
        "sv_hssi_8g_rx_pcs_rbc",
        "zbcTx",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2_0001": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2_0001",
        "AW3ZK",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_cfg_if_mux": [
        "twentynm_hssirtl_hd_altpe3_tl_cfg_if_mux",
        "UAHAz",
        "module"
    ],
    "sv_xcvr_emsip_adapter_0000": [
        "sv_xcvr_emsip_adapter_0000",
        "um9yM",
        "module"
    ],
    "sv_hssi_common_pcs_pma_interface_rbc": [
        "sv_hssi_common_pcs_pma_interface_rbc",
        "he6DN",
        "module"
    ],
    "sv_hssi_common_pld_pcs_interface_rbc": [
        "sv_hssi_common_pld_pcs_interface_rbc",
        "GC4Tq",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_0000",
        "Gww5t",
        "module"
    ],
    "sv_hssi_tx_pcs_pma_interface_rbc": [
        "sv_hssi_tx_pcs_pma_interface_rbc",
        "IW9Vh",
        "module"
    ],
    "nightfury_hssi_avmm_arbiter": [
        "nightfury_hssi_avmm_arbiter",
        "edqG8",
        "module"
    ],
    "sv_pcs_ch_0000": [
        "sv_pcs_ch_0000",
        "fZF9k",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0003": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0003",
        "gSn3z",
        "module"
    ],
    "sv_xcvr_pipe_native_0000": [
        "sv_xcvr_pipe_native_0000",
        "YhpM0",
        "module"
    ],
    "sv_pma_0000": [
        "sv_pma_0000",
        "SWM1U",
        "module"
    ],
    "sv_reconfig_bundle_to_xcvr_0000": [
        "sv_reconfig_bundle_to_xcvr_0000",
        "wddyG",
        "module"
    ],
    "sv_tx_pma_ch_0000": [
        "sv_tx_pma_ch_0000",
        "Kqwan",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_dcram_ff_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_dcram_ff_0000",
        "ckQmH",
        "module"
    ],
    "sv_xcvr_avmm_csr_0000": [
        "sv_xcvr_avmm_csr_0000",
        "wnFaH",
        "module"
    ],
    "altsyncram_0000_0001": [
        "altsyncram_0000_0001",
        "grm4Q",
        "module"
    ],
    "altsyncram_0000_0002": [
        "altsyncram_0000_0002",
        "kLwEr",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_commit_fifo_ff_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_commit_fifo_ff_0000",
        "t3yqn",
        "module"
    ],
    "scfifo_0002": [
        "scfifo_0002",
        "j8kbs",
        "module"
    ],
    "scfifo_0003": [
        "scfifo_0003",
        "e9E26",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_wordalign_6g": [
        "twentynm_hssirtl_hd_pcs8g_wordalign_6g",
        "iIg19",
        "module"
    ],
    "ALTERA_DEVICE_FAMILIES": [
        "ALTERA_DEVICE_FAMILIES",
        "uFC8u",
        "module"
    ],
    "twentynm_cmu_fpll": [
        "twentynm_cmu_fpll",
        "DIWes",
        "module"
    ],
    "twentynm_hssi_10g_tx_pcs": [
        "twentynm_hssi_10g_tx_pcs",
        "Uk42Q",
        "module"
    ],
    "twentynm_hssi_common_pcs_pma_interface": [
        "twentynm_hssi_common_pcs_pma_interface",
        "PPZtC",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rx_ctrl": [
        "twentynm_hssirtl_hd_pcs8g_rx_ctrl",
        "AfjJm",
        "module"
    ],
    "twentynm_hssi_common_pld_pcs_interface": [
        "twentynm_hssi_common_pld_pcs_interface",
        "dIjWw",
        "module"
    ],
    "twentynm_hssi_fifo_rx_pcs": [
        "twentynm_hssi_fifo_rx_pcs",
        "T7646",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_64b66benc_txsm": [
        "twentynm_hssirtl_hd_pcs10g_64b66benc_txsm",
        "ZuWtH",
        "module"
    ],
    "twentynm_hssi_pma_cgb_master": [
        "twentynm_hssi_pma_cgb_master",
        "k4hUC",
        "module"
    ],
    "twentynm_hssi_pma_channel_pll": [
        "twentynm_hssi_pma_channel_pll",
        "S4wIq",
        "module"
    ],
    "twentynm_hssirtl_pm_controller_opt4": [
        "twentynm_hssirtl_pm_controller_opt4",
        "aHbvH",
        "module"
    ],
    "twentynm_hssi_pma_rx_odi": [
        "twentynm_hssi_pma_rx_odi",
        "m2MBH",
        "module"
    ],
    "twentynm_hssi_pma_tx_buf": [
        "twentynm_hssi_pma_tx_buf",
        "A8g1s",
        "module"
    ],
    "twentynm_hssi_pma_tx_cgb": [
        "twentynm_hssi_pma_tx_cgb",
        "SNmPw",
        "module"
    ],
    "twentynm_hssi_gen3_x8_pcie_hip": [
        "twentynm_hssi_gen3_x8_pcie_hip",
        "wSC4U",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001",
        "yxUB2",
        "module"
    ],
    "twentynm_hssirtl_pm_vreg_1v_rev3_0": [
        "twentynm_hssirtl_pm_vreg_1v_rev3_0",
        "z5kIT",
        "module"
    ],
    "twentynm_hssi_avmm_if_dprio": [
        "twentynm_hssi_avmm_if_dprio",
        "Hz85d",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_cvp_intf": [
        "twentynm_hssirtl_hd_altpe3_tl_cvp_intf",
        "KZDWM",
        "module"
    ],
    "twentynm_hssi_10g_rx_pcs_dprio": [
        "twentynm_hssi_10g_rx_pcs_dprio",
        "aE6GY",
        "module"
    ],
    "twentynm_hssirtl_dfe_post_scale": [
        "twentynm_hssirtl_dfe_post_scale",
        "VNwj9",
        "module"
    ],
    "twentynm_hssi_10g_tx_pcs_dprio": [
        "twentynm_hssi_10g_tx_pcs_dprio",
        "cT9t4",
        "module"
    ],
    "twentynm_hssirtl_pm_controller_opt3": [
        "twentynm_hssirtl_pm_controller_opt3",
        "W1eCf",
        "module"
    ],
    "twentynm_hssirtl_dfe_spec_controller": [
        "twentynm_hssirtl_dfe_spec_controller",
        "uChVM",
        "module"
    ],
    "twentynm_hssi_8g_rx_pcs_dprio": [
        "twentynm_hssi_8g_rx_pcs_dprio",
        "SZZuu",
        "module"
    ],
    "twentynm_hssi_8g_tx_pcs_dprio": [
        "twentynm_hssi_8g_tx_pcs_dprio",
        "TD1pN",
        "module"
    ],
    "twentynm_hssi_common_pcs_pma_interface_dprio": [
        "twentynm_hssi_common_pcs_pma_interface_dprio",
        "M83nz",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_ctrl_plane_distr_0000": [
        "twentynm_hssirtl_hd_pcs8g_ctrl_plane_distr_0000",
        "CrjhR",
        "module"
    ],
    "twentynm_hssi_fifo_rx_pcs_dprio": [
        "twentynm_hssi_fifo_rx_pcs_dprio",
        "ZY5Qr",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_pat": [
        "twentynm_hssirtl_hd_krfec_errtrap_pat",
        "UzSRt",
        "module"
    ],
    "twentynm_hssi_krfec_rx_pcs_dprio": [
        "twentynm_hssi_krfec_rx_pcs_dprio",
        "Ttnv0",
        "module"
    ],
    "twentynm_hssi_pma_adaptation_dprio": [
        "twentynm_hssi_pma_adaptation_dprio",
        "Extbt",
        "module"
    ],
    "twentynm_hssi_tx_pcs_pma_interface_dprio": [
        "twentynm_hssi_tx_pcs_pma_interface_dprio",
        "SjJsZ",
        "module"
    ],
    "twentynm_hssirtl_ctle_float_tap_sel": [
        "twentynm_hssirtl_ctle_float_tap_sel",
        "jM2GY",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32": [
        "twentynm_hssirtl_hd_pcs10g_crc32",
        "d91Tf",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_square_wave_gen": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_square_wave_gen",
        "TShzS",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_prbs_gen": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_prbs_gen",
        "LjxFU",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_pma_if_tx_clk_ctrl": [
        "twentynm_hssirtl_hd_pcs_channel_pma_if_tx_clk_ctrl",
        "MyerC",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0002": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0002",
        "IMGz0",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0004": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0004",
        "cMMuS",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000A": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000A",
        "UywCa",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0005": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0005",
        "zhPax",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0006": [
        "twentynm_hssirtl_hd_pcs_channel_share_fifo_mem_ram_double_read_0006",
        "L9QSJ",
        "module"
    ],
    "twentynm_hssirtl_dfe_float_sign_prod_gen": [
        "twentynm_hssirtl_dfe_float_sign_prod_gen",
        "CHc3s",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_tx_testbus": [
        "twentynm_hssirtl_hd_krfec_tx_testbus",
        "MBjUr",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_tx_async_pld_out": [
        "twentynm_hssirtl_hd_krfec_tx_async_pld_out",
        "gGBQN",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder": [
        "twentynm_hssirtl_hd_krfec_decoder",
        "YLuha",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_pld_intf_0000": [
        "twentynm_hssirtl_hd_altpe3_hip_pld_intf_0000",
        "TaVY1",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_dpbuff": [
        "twentynm_hssirtl_hd_krfec_dpbuff",
        "ap8Bi",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_crc32_chk": [
        "twentynm_hssirtl_hd_pcs10g_crc32_chk",
        "gr89t",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_bit_rev3_0": [
        "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_bit_rev3_0",
        "ZfmFT",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errcorrect": [
        "twentynm_hssirtl_hd_krfec_errcorrect",
        "ZDsm4",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_rx_testbus": [
        "twentynm_hssirtl_hd_krfec_rx_testbus",
        "km7JS",
        "module"
    ],
    "twentynm_hssirtl_pm_bist": [
        "twentynm_hssirtl_pm_bist",
        "zSJm3",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_rx_async_pld_out": [
        "twentynm_hssirtl_hd_krfec_rx_async_pld_out",
        "cpQz4",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_decoder_rd_sm": [
        "twentynm_hssirtl_hd_krfec_decoder_rd_sm",
        "z0tjN",
        "module"
    ],
    "twentynm_hssirtl_hd_krfec_errtrap_sm": [
        "twentynm_hssirtl_hd_krfec_errtrap_sm",
        "k2z55",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_tx_async_pld_out": [
        "twentynm_hssirtl_hd_pcs10g_tx_async_pld_out",
        "LAc17",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_gearbox_red_0000": [
        "twentynm_hssirtl_hd_pcs10g_gearbox_red_0000",
        "Qydgx",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_disp_gen": [
        "twentynm_hssirtl_hd_pcs10g_disp_gen",
        "yvs81",
        "module"
    ],
    "twentynm_hssirtl_vga_prod_accum_0000": [
        "twentynm_hssirtl_vga_prod_accum_0000",
        "YIUGR",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxbuf_intf": [
        "twentynm_hssirtl_hd_altpe3_tl_rxbuf_intf",
        "r6FIR",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_descramble": [
        "twentynm_hssirtl_hd_pcs10g_descramble",
        "IksMN",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_tx_width_adapter": [
        "twentynm_hssirtl_hd_altpe3_tl_tx_width_adapter",
        "k5nYF",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_ber": [
        "twentynm_hssirtl_hd_pcs10g_ber",
        "vYGEY",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_64b66bdec_rxsm": [
        "twentynm_hssirtl_hd_pcs10g_64b66bdec_rxsm",
        "DfJKT",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_frame_sync": [
        "twentynm_hssirtl_hd_pcs10g_frame_sync",
        "sdFK3",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs10g_pulse_stretch": [
        "twentynm_hssirtl_hd_pcs10g_pulse_stretch",
        "xsz3K",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_tlp_format": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_tlp_format",
        "NvRh2",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_tx": [
        "twentynm_hssirtl_hd_pcs8g_inter_chnl_distr_tx",
        "kzhT9",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_electrical_idle_inference_module": [
        "twentynm_hssirtl_hd_pcs8g_electrical_idle_inference_module",
        "U0mhF",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxclk_ctl": [
        "twentynm_hssirtl_hd_pcs8g_rxclk_ctl",
        "mxn4w",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxrst_ctl": [
        "twentynm_hssirtl_hd_pcs8g_rxrst_ctl",
        "LBFnj",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_ckdiv4or5_data_base3": [
        "twentynm_hssirtl_pm_deser_ckdiv4or5_data_base3",
        "qs0pw",
        "module"
    ],
    "twentynm_hssirtl_dfe_tap_coef_7bit": [
        "twentynm_hssirtl_dfe_tap_coef_7bit",
        "FCt8x",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_hs_adapt_base2_sub_frncnp": [
        "twentynm_hssirtl_pm_deser_hs_adapt_base2_sub_frncnp",
        "tBvFr",
        "module"
    ],
    "twentynm_hssirtl_pm_cgb_pcieswitch": [
        "twentynm_hssirtl_pm_cgb_pcieswitch",
        "Fe7NL",
        "module"
    ],
    "twentynm_hssirtl_pm_odi_for_dfe_rx": [
        "twentynm_hssirtl_pm_odi_for_dfe_rx",
        "QkqFZ",
        "module"
    ],
    "twentynm_hssirtl_dfe_mask_filter": [
        "twentynm_hssirtl_dfe_mask_filter",
        "yW2KF",
        "module"
    ],
    "twentynm_hssirtl_pm_adapt_controller": [
        "twentynm_hssirtl_pm_adapt_controller",
        "Ijn1r",
        "module"
    ],
    "twentynm_hssirtl_pm_ctle_ram": [
        "twentynm_hssirtl_pm_ctle_ram",
        "CA4cT",
        "module"
    ],
    "twentynm_hssirtl_pm_frame_capture": [
        "twentynm_hssirtl_pm_frame_capture",
        "IkC1c",
        "module"
    ],
    "twentynm_hssirtl_vga_encoder": [
        "twentynm_hssirtl_vga_encoder",
        "LUQPs",
        "module"
    ],
    "twentynm_hssirtl_pm_cmu_fpll_atom_rev3_0": [
        "twentynm_hssirtl_pm_cmu_fpll_atom_rev3_0",
        "e6rPc",
        "module"
    ],
    "twentynm_hssirtl_pm_cmu_fpll_atom_ls_rev3_0": [
        "twentynm_hssirtl_pm_cmu_fpll_atom_ls_rev3_0",
        "ApVPI",
        "module"
    ],
    "twentynm_hssirtl_pm_dps_rev3_0": [
        "twentynm_hssirtl_pm_dps_rev3_0",
        "DU3Su",
        "module"
    ],
    "twentynm_hssirtl_pm_fpll_ctrl_rev3_0": [
        "twentynm_hssirtl_pm_fpll_ctrl_rev3_0",
        "DmpYV",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2",
        "MBCsx",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2_0000": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2_0000",
        "MB14N",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_bitsync2_0003": [
        "twentynm_hssirtl_hd_dpcmn_bitsync2_0003",
        "AV0W5",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_0001": [
        "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_0001",
        "zri3Y",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_regs": [
        "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_regs",
        "SGEHZ",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_regs_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_regs_0000",
        "k1EsA",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_cp_comp_cntr": [
        "twentynm_hssirtl_hd_dpcmn_cp_comp_cntr",
        "MSRRS",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_errmgt_tlperr": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_errmgt_tlperr",
        "Yrjwd",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_status_reg_nbits": [
        "twentynm_hssirtl_hd_dpcmn_dprio_status_reg_nbits",
        "LfhsC",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_cfg_ctl_sts_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_cfg_ctl_sts_0000",
        "dE0th",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_rxd_status_decoder": [
        "twentynm_hssirtl_hd_pcs8g_rxd_status_decoder",
        "m97LD",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_enc_5b": [
        "twentynm_hssirtl_hd_pcs8g_enc_5b",
        "bJVdB",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_auto_speed_neg": [
        "twentynm_hssirtl_hd_pcs8g_auto_speed_neg",
        "yjaCp",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_cdr_ctrl": [
        "twentynm_hssirtl_hd_pcs8g_cdr_ctrl",
        "nHI7r",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_data_comparator": [
        "twentynm_hssirtl_hd_pcs8g_data_comparator",
        "bJSZz",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_infei": [
        "twentynm_hssirtl_hd_dpcmn_infei",
        "HeQ5V",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dec_chnl_top": [
        "twentynm_hssirtl_hd_pcs8g_dec_chnl_top",
        "Ttjnb",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_det_latency_sm": [
        "twentynm_hssirtl_hd_pcs8g_det_latency_sm",
        "GjShb",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_parity_check": [
        "twentynm_hssirtl_hd_pcs8g_parity_check",
        "hZH9W",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_sync": [
        "twentynm_hssirtl_hd_pcs8g_sync",
        "xYaWG",
        "module"
    ],
    "twentynm_hssirtl_pm_ncnt_dig_hs_rev3_0": [
        "twentynm_hssirtl_pm_ncnt_dig_hs_rev3_0",
        "xH6DG",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_ckdiv4_adapt_base3": [
        "twentynm_hssirtl_pm_deser_ckdiv4_adapt_base3",
        "yyBpe",
        "module"
    ],
    "twentynm_hssirtl_pm_deser_hs_adapt_base3_sub": [
        "twentynm_hssirtl_pm_deser_hs_adapt_base3_sub",
        "mqPyv",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxfcup": [
        "twentynm_hssirtl_hd_altpe3_tl_rxfcup",
        "xzfDF",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_deskew_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_deskew_0000",
        "Knjca",
        "module"
    ],
    "twentynm_hssirtl_lfeq_encoder": [
        "twentynm_hssirtl_lfeq_encoder",
        "cB9yT",
        "module"
    ],
    "twentynm_hssirtl_adaptation_reset_sync": [
        "twentynm_hssirtl_adaptation_reset_sync",
        "wdVe6",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_reorder_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_reorder_0000",
        "mfz1K",
        "module"
    ],
    "twentynm_hssirtl_adder_4bit": [
        "twentynm_hssirtl_adder_4bit",
        "g2mvV",
        "module"
    ],
    "twentynm_hssirtl_dfe_integrator": [
        "twentynm_hssirtl_dfe_integrator",
        "jqtdZ",
        "module"
    ],
    "twentynm_hssirtl_dfe_pattern_detect": [
        "twentynm_hssirtl_dfe_pattern_detect",
        "tMEQV",
        "module"
    ],
    "twentynm_hssirtl_dfe_pattern_filter": [
        "twentynm_hssirtl_dfe_pattern_filter",
        "DuhG9",
        "module"
    ],
    "twentynm_hssirtl_dfe_ss_pattern_prod_accum": [
        "twentynm_hssirtl_dfe_ss_pattern_prod_accum",
        "Zj1ds",
        "module"
    ],
    "twentynm_hssirtl_dfe_tap_coef_6bit": [
        "twentynm_hssirtl_dfe_tap_coef_6bit",
        "eddtb",
        "module"
    ],
    "twentynm_hssirtl_one_shot_trigger": [
        "twentynm_hssirtl_one_shot_trigger",
        "Ly2k3",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_test_mux": [
        "twentynm_hssirtl_hd_altpe3_hip_test_mux",
        "TtizM",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_stat_interface_top": [
        "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_stat_interface_top",
        "PdUTm",
        "module"
    ],
    "twentynm_hssirtl_sum_4x3": [
        "twentynm_hssirtl_sum_4x3",
        "fpx8J",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_rev3_0_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_shadow_status_nregs_rev3_0_0000",
        "yWKjt",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_vecsync2_0001": [
        "twentynm_hssirtl_hd_dpcmn_vecsync2_0001",
        "up5Uu",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_vecsync2_0003": [
        "twentynm_hssirtl_hd_dpcmn_vecsync2_0003",
        "UNFsv",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_megabar": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_megabar",
        "NGfTF",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_vecsync2_0004": [
        "twentynm_hssirtl_hd_dpcmn_vecsync2_0004",
        "kPFqF",
        "module"
    ],
    "twentynm_hssirtl_hd_g3pcs_pipe_8gpcs_rxd_byte_status_dec": [
        "twentynm_hssirtl_hd_g3pcs_pipe_8gpcs_rxd_byte_status_dec",
        "NcnMh",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dec_6b": [
        "twentynm_hssirtl_hd_pcs8g_dec_6b",
        "zavCs",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_dw_sync_sm": [
        "twentynm_hssirtl_hd_pcs8g_dw_sync_sm",
        "IHQfb",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_lane_sync_sm": [
        "twentynm_hssirtl_hd_pcs8g_lane_sync_sm",
        "pvedm",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_nregs_rev3_0_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_nregs_rev3_0_0000",
        "VY7Ut",
        "module"
    ],
    "twentynm_hssirtl_hd_pcs8g_a1a1a2a2_patdet_sm": [
        "twentynm_hssirtl_hd_pcs8g_a1a1a2a2_patdet_sm",
        "VzeAf",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_bit_rev3_0": [
        "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_bit_rev3_0",
        "mUtMT",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_core_top": [
        "twentynm_hssirtl_hd_altpe3_hip_core_top",
        "BR5ZK",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_stat_reg_top_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_stat_reg_top_0000",
        "jGKat",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_rstctl_0000": [
        "twentynm_hssirtl_hd_altpe3_rstctl_0000",
        "I4ZLM",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_dprio_coeff_mux_top_0000": [
        "twentynm_hssirtl_hd_altpe3_hip_dprio_coeff_mux_top_0000",
        "FTJLh",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_app_intf": [
        "twentynm_hssirtl_hd_altpe3_app_intf",
        "rVyhA",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_rfreqlk": [
        "twentynm_hssirtl_hd_altpe3_pl_rfreqlk",
        "Z4n53",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_alignrx_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_alignrx_0000",
        "eC3T6",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_aligntx_0000": [
        "twentynm_hssirtl_hd_altpe3_pl_aligntx_0000",
        "b8QHx",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_ltstx": [
        "twentynm_hssirtl_hd_altpe3_pl_ltstx",
        "v6xhP",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_pipe": [
        "twentynm_hssirtl_hd_altpe3_pl_pipe",
        "DQPtk",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_scrdscr_g3": [
        "twentynm_hssirtl_hd_altpe3_pl_scrdscr_g3",
        "RDNdF",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_pldl": [
        "twentynm_hssirtl_hd_altpe3_pl_pldl",
        "qBm6C",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_eqctrl": [
        "twentynm_hssirtl_hd_altpe3_pl_eqctrl",
        "Wd5tC",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_r2c_route": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_r2c_route",
        "TFSV2",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_nregs_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_csr_reg_nregs_0000",
        "NHi49",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_status_reg_nregs_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_status_reg_nregs_0000",
        "L8320",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_status_sync_regs": [
        "twentynm_hssirtl_hd_dpcmn_dprio_status_sync_regs",
        "cFEYt",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_const": [
        "twentynm_hssirtl_hd_dpcmn_const",
        "SxvjD",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dcbal_g3": [
        "twentynm_hssirtl_hd_dpcmn_dcbal_g3",
        "pqwpq",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_encdec": [
        "twentynm_hssirtl_hd_dpcmn_encdec",
        "dWKRT",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_buffer_hip_buffer_0000": [
        "twentynm_hssirtl_hd_altpe3_buffer_hip_buffer_0000",
        "YPJz7",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_buffer_hip_buffer_0001": [
        "twentynm_hssirtl_hd_altpe3_buffer_hip_buffer_0001",
        "ukkZN",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_buffer_m10k_256x256_0000": [
        "twentynm_hssirtl_hd_altpe3_buffer_m10k_256x256_0000",
        "YZxwk",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_filter": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_filter",
        "hsHrH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_clkmux": [
        "twentynm_hssirtl_hd_altpe3_hip_clkmux",
        "SawIb",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_tx_null": [
        "twentynm_hssirtl_hd_altpe3_tl_tx_null",
        "pV5aw",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_hip_core_clk_lt_mux": [
        "twentynm_hssirtl_hd_altpe3_hip_core_clk_lt_mux",
        "aryKB",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_pl_deskew_ln": [
        "twentynm_hssirtl_hd_altpe3_pl_deskew_ln",
        "CRgxu",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_pargen8": [
        "twentynm_hssirtl_hd_altpe3_tl_pargen8",
        "Hym3d",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxtl": [
        "twentynm_hssirtl_hd_altpe3_tl_rxtl",
        "N7gra",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_qwmask_squelch": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_qwmask_squelch",
        "uGm4H",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_confctrl": [
        "twentynm_hssirtl_hd_altpe3_tl_confctrl",
        "HFgwh",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_errmgt": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_errmgt",
        "rJznH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_vsec": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_vsec",
        "zndW8",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_vcreg": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_vcreg",
        "u0Hvd",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_hip_portb_0000": [
        "twentynm_hssirtl_hd_dpcmn_mbist_hip_portb_0000",
        "Jh1pe",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_hip_write_0000": [
        "twentynm_hssirtl_hd_dpcmn_mbist_hip_write_0000",
        "L7WPW",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_controlgen": [
        "twentynm_hssirtl_hd_dpcmn_mbist_controlgen",
        "i3kZ1",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_datagen": [
        "twentynm_hssirtl_hd_dpcmn_mbist_datagen",
        "S81ur",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_control_sm": [
        "twentynm_hssirtl_hd_dpcmn_mbist_control_sm",
        "WQFyF",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_dprio_wrapper": [
        "twentynm_hssirtl_hd_dpcmn_mbist_dprio_wrapper",
        "F1JaK",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_agsm": [
        "twentynm_hssirtl_hd_dpcmn_mbist_agsm",
        "RrNA8",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0000": [
        "twentynm_hssirtl_hd_dpcmn_mbist_register_pos_0000",
        "jAnz3",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx": [
        "twentynm_hssirtl_hd_altpe3_dl_rx",
        "Rqaxp",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_a2p": [
        "twentynm_hssirtl_hd_altpe3_tl_a2p",
        "NwPC9",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0000",
        "SHJsT",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0002": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0002",
        "I3bSH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0006": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0006",
        "YKx91",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0007": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0007",
        "RyN6u",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0008": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0008",
        "qjiUe",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0009": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_0009",
        "cbiLP",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000B": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000B",
        "GvBTF",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000C": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000C",
        "gAkQH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000E": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000E",
        "Wvref",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000F": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0000_000F",
        "KvMGD",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0000",
        "j86UH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0001": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0001",
        "Lq3UE",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0006": [
        "twentynm_hssirtl_hd_altpe3_tl_delay_0001_0006",
        "Vb5bF",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_ro_read": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_ro_read",
        "B1ZcU",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_tlp_commit_0000": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_tlp_commit_0000",
        "bnpfa",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_conf": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_conf",
        "KCKI9",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_pex2cap": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_pex2cap",
        "TvGyH",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_powermgt": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_powermgt",
        "IAxkN",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_conf_rombar": [
        "twentynm_hssirtl_hd_altpe3_tl_conf_rombar",
        "mxNQd",
        "module"
    ],
    "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_nbits_0000": [
        "twentynm_hssirtl_hd_dpcmn_dprio_ctrl_reg_nbits_0000",
        "RdP82",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_dllp": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_dllp",
        "gg6hZ",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_tlp_arb_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_tlp_arb_0000",
        "j9aMf",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_dllp_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_dllp_0000",
        "KiPai",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_txlcrc": [
        "twentynm_hssirtl_hd_altpe3_dl_txlcrc",
        "xfjAu",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_rtry_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_rtry_0000",
        "mSTSx",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_tx_stg7_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_tx_stg7_0000",
        "Nyxfs",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_byte_parse_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_gen3_byte_parse_0000",
        "j6Nyq",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxbuf_rd_512to256": [
        "twentynm_hssirtl_hd_altpe3_tl_rxbuf_rd_512to256",
        "YP2RR",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rxbuf_wr_256to512": [
        "twentynm_hssirtl_hd_altpe3_tl_rxbuf_wr_256to512",
        "IcP82",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_tl_rx_commit_fifo_ff": [
        "twentynm_hssirtl_hd_altpe3_tl_rx_commit_fifo_ff",
        "x7A7w",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_dcram_ff": [
        "twentynm_hssirtl_hd_altpe3_dl_dcram_ff",
        "B57Sp",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_rx_1c_tlp_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_rx_1c_tlp_0000",
        "g063m",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_txlcrc_mini_pkr_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_txlcrc_mini_pkr_0000",
        "DybxR",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_txlcrc_pkr_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_txlcrc_pkr_0000",
        "hPkD9",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_crc32_atom_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_crc32_atom_0000",
        "a1Lyj",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_crc32_comb_0000": [
        "twentynm_hssirtl_hd_altpe3_dl_crc32_comb_0000",
        "d8eRd",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_crc32_0001": [
        "twentynm_hssirtl_hd_altpe3_dl_crc32_0001",
        "n0vP0",
        "module"
    ],
    "twentynm_hssirtl_hd_altpe3_dl_crc32_0002": [
        "twentynm_hssirtl_hd_altpe3_dl_crc32_0002",
        "W3hpP",
        "module"
    ]
}