<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>PS_Zynq_inst_0_delimiter_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>delimiter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 28 22:49:25 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:280445f0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:280445f0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PS_Zynq_inst_0_delimiter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 28 22:49:25 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:280445f0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>delimiter</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 28 22:49:25 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6ec41c92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>PS_Zynq_inst_0_delimiter_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 28 22:49:25 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:6ec41c92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Feb 28 22:49:26 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:280445f0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>IN0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.IN0_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT0_WIDTH&apos;)) - 1)">26</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT1_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT1" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 1)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT2_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT2" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 2)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT3_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT3" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 3)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT4</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT4_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT4" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 4)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT5</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT5_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT5" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 5)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT6</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT6_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT6" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 6)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>OUT7</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.OUT7_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.OUT7" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OUTPUTS&apos;)) > 7)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>IN0_WIDTH</spirit:name>
        <spirit:displayName>In0 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IN0_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_OUTPUTS</spirit:name>
        <spirit:displayName>Num Outputs</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_OUTPUTS">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT0_WIDTH</spirit:name>
        <spirit:displayName>Out0 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT0_WIDTH">27</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT1_WIDTH</spirit:name>
        <spirit:displayName>Out1 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT1_WIDTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT2_WIDTH</spirit:name>
        <spirit:displayName>Out2 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT2_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT3_WIDTH</spirit:name>
        <spirit:displayName>Out3 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT3_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT4_WIDTH</spirit:name>
        <spirit:displayName>Out4 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT4_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT5_WIDTH</spirit:name>
        <spirit:displayName>Out5 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT5_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT6_WIDTH</spirit:name>
        <spirit:displayName>Out6 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT6_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>OUT7_WIDTH</spirit:name>
        <spirit:displayName>Out7 Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.OUT7_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2c11/src/delimiter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/PS_Zynq_inst_0_delimiter_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/2c11/src/delimiter.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/PS_Zynq_inst_0_delimiter_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>PS_Zynq_inst_0_delimiter_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>PS_Zynq_inst_0_delimiter_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>PS_Zynq_inst_0_delimiter_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>PS_Zynq_inst_0_delimiter_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>PS_Zynq_inst_0_delimiter_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>delimiter_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>IN0_WIDTH</spirit:name>
      <spirit:displayName>In0 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IN0_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_OUTPUTS</spirit:name>
      <spirit:displayName>Num Outputs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_OUTPUTS" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT0_WIDTH</spirit:name>
      <spirit:displayName>Out0 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT0_WIDTH" spirit:minimum="1" spirit:maximum="32" spirit:rangeType="long">27</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT1_WIDTH</spirit:name>
      <spirit:displayName>Out1 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT1_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT2_WIDTH</spirit:name>
      <spirit:displayName>Out2 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT2_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT3_WIDTH</spirit:name>
      <spirit:displayName>Out3 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT3_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT4_WIDTH</spirit:name>
      <spirit:displayName>Out4 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT4_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT5_WIDTH</spirit:name>
      <spirit:displayName>Out5 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT5_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT6_WIDTH</spirit:name>
      <spirit:displayName>Out6 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT6_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>OUT7_WIDTH</spirit:name>
      <spirit:displayName>Out7 Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.OUT7_WIDTH" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PS_Zynq_inst_0_delimiter_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>delimiter_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f5c4da_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19d7162f_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@593c1c0d_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bdcfdc7_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c6df7f8_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d19b67_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@288f9d4e_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a77d45e_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45584a61_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19f386f1_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4493d62f_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f9197bc_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a8d95da_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2511a321_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@136ef3fa_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ce16da8_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb8a1d3_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee046da_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7279ba58_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6816f894_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b2b98f3_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b652599_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cd29c9_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d34ff82_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a38f2a6_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745329f0_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e1b831_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9339040_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78eea322_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4867a1a2_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621401a6_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46a01f98_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bf369_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47877b66_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf206fa_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dff53f6_ARCHIVE_LOCATION">/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/delimiter_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.IN0_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.OUT0_WIDTH" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.OUT1_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5b2c0aef"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c8b5aa71"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="bcd4690c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="46c7587f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
