<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Dec 24 04:43:18 2022" VIVADOVERSION="2022.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="10000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_control_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_control_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_control_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="4" NAME="s_axi_control_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_control_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_control_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_control_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_control_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_control_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart1_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart1_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart1_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart1_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart1_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart1_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart1_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart1_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart1_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart1_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart1_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart2_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart2_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart2_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart2_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart2_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart2_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart2_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart2_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart2_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart2_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart2_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart3_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart3_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart3_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart3_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart3_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart3_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart3_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart3_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart3_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart3_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart3_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart4_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart4_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart4_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart4_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart4_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart4_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart4_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart4_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart4_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart4_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart4_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart4_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart4_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart4_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart4_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_inputpart4_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_inputpart4_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_inputpart4_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CONTROL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CONTROL_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_control" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_control"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart1" DATAWIDTH="32" NAME="s_axi_inputpart1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart1_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart1_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart1_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart1_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart1_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart1_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart1_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_INPUTPART1_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_INPUTPART1_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_inputpart1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_inputpart1"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart2" DATAWIDTH="32" NAME="s_axi_inputpart2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart2_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart2_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart2_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart2_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart2_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart2_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart2_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart2_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart2_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart2_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart2_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart2_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart2_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart2_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_INPUTPART2_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_INPUTPART2_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_inputpart2" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_inputpart2"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart3" DATAWIDTH="32" NAME="s_axi_inputpart3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart3_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart3_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart3_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart3_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart3_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart3_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart3_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart3_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart3_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart3_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart3_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart3_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart3_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart3_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_INPUTPART3_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_INPUTPART3_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_inputpart3" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_inputpart3"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart4" DATAWIDTH="32" NAME="s_axi_inputpart4" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart4_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart4_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart4_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart4_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart4_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart4_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart4_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart4_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart4_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart4_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart4_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart4_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart4_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart4_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart4_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart4_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart4_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_INPUTPART4_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_INPUTPART4_HIGHADDR" HIGHVALUE="0x0000FFFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_inputpart4" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_inputpart4"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2112826722" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="svm_speech_30" VLNV="xilinx.com:hls:svm_speech_30:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CONTROL_ADDR_WIDTH" VALUE="5"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART1_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART2_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART2_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART3_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART3_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART4_ADDR_WIDTH" VALUE="7"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART4_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="100"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="612"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CONTROL_HIGHADDR" VALUE="0x0000FFFF"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART1_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART1_HIGHADDR" VALUE="0x0000FFFF"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART2_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART2_HIGHADDR" VALUE="0x0000FFFF"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART3_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART3_HIGHADDR" VALUE="0x0000FFFF"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART4_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_INPUTPART4_HIGHADDR" VALUE="0x0000FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="s_axi_control_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_control_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_control_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="s_axi_control_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_control_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_control_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_control_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_control_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_control_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_control_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart1_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart1_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart1_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart1_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart1_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart1_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart1_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart1_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart1_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart1_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart2_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart2_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart2_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart2_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart2_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart2_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart2_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart2_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart2_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart2_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart2_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart2_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart2_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart2_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart2_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart2_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart2_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart2_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart3_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart3_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart3_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart3_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart3_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart3_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart3_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart3_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart3_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart3_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart3_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart3_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart3_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart3_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart3_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart3_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart3_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart3_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart4_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart4_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart4_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_inputpart4_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_inputpart4_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart4_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart4_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart4_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart4_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart4_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="s_axi_inputpart4_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart4_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart4_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_inputpart4_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_inputpart4_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_inputpart4_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_inputpart4_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_inputpart4_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_inputpart4_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_control" DATAWIDTH="32" NAME="s_axi_control" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="5"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_control_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_control_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_control_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_control_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_control_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_control_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_control_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_control_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_control_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_control_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_control_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_control_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_control_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_control_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_control_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_control_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_control_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart1" DATAWIDTH="32" NAME="s_axi_inputpart1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart1_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart1_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart2" DATAWIDTH="32" NAME="s_axi_inputpart2" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart2_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart2_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart2_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart2_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart2_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart2_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart2_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart2_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart2_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart2_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart2_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart2_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart2_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart2_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart2_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart2_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart3" DATAWIDTH="32" NAME="s_axi_inputpart3" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart3_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart3_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart3_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart3_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart3_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart3_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart3_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart3_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart3_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart3_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart3_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart3_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart3_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart3_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart3_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart3_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart3_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_inputpart4" DATAWIDTH="32" NAME="s_axi_inputpart4" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="7"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="10000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_inputpart4_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_inputpart4_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_inputpart4_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_inputpart4_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_inputpart4_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_inputpart4_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_inputpart4_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_inputpart4_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_inputpart4_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_inputpart4_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_inputpart4_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_inputpart4_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_inputpart4_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_inputpart4_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_inputpart4_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_inputpart4_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_inputpart4_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
