<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>FastISel.h source code [llvm/llvm/include/llvm/CodeGen/FastISel.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::FastISel "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/FastISel.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='FastISel.h.html'>FastISel.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- FastISel.h - Definition of the FastISel class ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file defines the FastISel class.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_FASTISEL_H">LLVM_CODEGEN_FASTISEL_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_FASTISEL_H" data-ref="_M/LLVM_CODEGEN_FASTISEL_H">LLVM_CODEGEN_FASTISEL_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../IR/CallSite.h.html">"llvm/IR/CallSite.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" id="llvm::AllocaInst">AllocaInst</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock" id="llvm::BasicBlock">BasicBlock</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst" id="llvm::CallInst">CallInst</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" id="llvm::Constant">Constant</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" id="llvm::ConstantFP">ConstantFP</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" id="llvm::DataLayout">DataLayout</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" id="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="../IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" id="llvm::LoadInst">LoadInst</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" id="llvm::MachineConstantPool">MachineConstantPool</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" id="llvm::MachineFrameInfo">MachineFrameInfo</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="48">48</th><td><b>class</b> <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" id="llvm::MachineMemOperand">MachineMemOperand</a>;</td></tr>
<tr><th id="49">49</th><td><b>class</b> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="50">50</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="../MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="52">52</th><td><b>class</b> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="53">53</th><td><b>class</b> <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" id="llvm::MCSymbol">MCSymbol</a>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="55">55</th><td><b>class</b> <a class="type" href="../Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" id="llvm::TargetLibraryInfo">TargetLibraryInfo</a>;</td></tr>
<tr><th id="56">56</th><td><b>class</b> <a class="type" href="../Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" id="llvm::TargetMachine">TargetMachine</a>;</td></tr>
<tr><th id="57">57</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="58">58</th><td><b>class</b> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="59">59</th><td><b>class</b> <a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" id="llvm::Type">Type</a>;</td></tr>
<tr><th id="60">60</th><td><b>class</b> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User" id="llvm::User">User</a>;</td></tr>
<tr><th id="61">61</th><td><b>class</b> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" id="llvm::Value">Value</a>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// This is a fast-path instruction selection class that generates poor</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// code and doesn't support illegal types or non-trivial lowering, but runs</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// quickly.</i></td></tr>
<tr><th id="66">66</th><td><b>class</b> <dfn class="type def" id="llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel">FastISel</dfn> {</td></tr>
<tr><th id="67">67</th><td><b>public</b>:</td></tr>
<tr><th id="68">68</th><td>  <b>using</b> <dfn class="typedef" id="llvm::FastISel::ArgListEntry" title='llvm::FastISel::ArgListEntry' data-type='TargetLoweringBase::ArgListEntry' data-ref="llvm::FastISel::ArgListEntry">ArgListEntry</dfn> = <a class="type" href="TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="type" href="TargetLowering.h.html#llvm::TargetLoweringBase::ArgListEntry" title='llvm::TargetLoweringBase::ArgListEntry' data-ref="llvm::TargetLoweringBase::ArgListEntry">ArgListEntry</a>;</td></tr>
<tr><th id="69">69</th><td>  <b>using</b> <dfn class="typedef" id="llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</dfn> = <a class="type" href="TargetLowering.h.html#llvm::TargetLoweringBase" title='llvm::TargetLoweringBase' data-ref="llvm::TargetLoweringBase">TargetLoweringBase</a>::<a class="typedef" href="TargetLowering.h.html#llvm::TargetLoweringBase::ArgListTy" title='llvm::TargetLoweringBase::ArgListTy' data-type='std::vector&lt;ArgListEntry&gt;' data-ref="llvm::TargetLoweringBase::ArgListTy">ArgListTy</a>;</td></tr>
<tr><th id="70">70</th><td>  <b>struct</b> <dfn class="type def" id="llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</dfn> {</td></tr>
<tr><th id="71">71</th><td>    <a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="decl" id="llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="72">72</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::RetSExt" title='llvm::FastISel::CallLoweringInfo::RetSExt' data-ref="llvm::FastISel::CallLoweringInfo::RetSExt">RetSExt</dfn> : <var>1</var>;</td></tr>
<tr><th id="73">73</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::RetZExt" title='llvm::FastISel::CallLoweringInfo::RetZExt' data-ref="llvm::FastISel::CallLoweringInfo::RetZExt">RetZExt</dfn> : <var>1</var>;</td></tr>
<tr><th id="74">74</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</dfn> : <var>1</var>;</td></tr>
<tr><th id="75">75</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::IsInReg" title='llvm::FastISel::CallLoweringInfo::IsInReg' data-ref="llvm::FastISel::CallLoweringInfo::IsInReg">IsInReg</dfn> : <var>1</var>;</td></tr>
<tr><th id="76">76</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::DoesNotReturn" title='llvm::FastISel::CallLoweringInfo::DoesNotReturn' data-ref="llvm::FastISel::CallLoweringInfo::DoesNotReturn">DoesNotReturn</dfn> : <var>1</var>;</td></tr>
<tr><th id="77">77</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::IsReturnValueUsed" title='llvm::FastISel::CallLoweringInfo::IsReturnValueUsed' data-ref="llvm::FastISel::CallLoweringInfo::IsReturnValueUsed">IsReturnValueUsed</dfn> : <var>1</var>;</td></tr>
<tr><th id="78">78</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::IsPatchPoint" title='llvm::FastISel::CallLoweringInfo::IsPatchPoint' data-ref="llvm::FastISel::CallLoweringInfo::IsPatchPoint">IsPatchPoint</dfn> : <var>1</var>;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>    <i>// IsTailCall Should be modified by implementations of FastLowerCall</i></td></tr>
<tr><th id="81">81</th><td><i>    // that perform tail call conversions.</i></td></tr>
<tr><th id="82">82</th><td>    <em>bool</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::IsTailCall" title='llvm::FastISel::CallLoweringInfo::IsTailCall' data-ref="llvm::FastISel::CallLoweringInfo::IsTailCall">IsTailCall</dfn> = <b>false</b>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::NumFixedArgs" title='llvm::FastISel::CallLoweringInfo::NumFixedArgs' data-ref="llvm::FastISel::CallLoweringInfo::NumFixedArgs">NumFixedArgs</dfn> = -<var>1</var>;</td></tr>
<tr><th id="85">85</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</dfn> = <span class="namespace">CallingConv::</span><a class="enum" href="../IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C">C</a>;</td></tr>
<tr><th id="86">86</th><td>    <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="decl" id="llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="decl" id="llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol">Symbol</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="88">88</th><td>    <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</dfn>;</td></tr>
<tr><th id="89">89</th><td>    <a class="type" href="../IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> *<dfn class="decl" id="llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="90">90</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::FastISel::CallLoweringInfo::Call" title='llvm::FastISel::CallLoweringInfo::Call' data-ref="llvm::FastISel::CallLoweringInfo::Call">Call</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="91">91</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="92">92</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::NumResultRegs" title='llvm::FastISel::CallLoweringInfo::NumResultRegs' data-ref="llvm::FastISel::CallLoweringInfo::NumResultRegs">NumResultRegs</dfn> = <var>0</var>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <var>16</var>&gt; <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals">OutVals</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="TargetCallingConv.h.html#llvm::ISD::ArgFlagsTy" title='llvm::ISD::ArgFlagsTy' data-ref="llvm::ISD::ArgFlagsTy">ArgFlagsTy</a>, <var>16</var>&gt; <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags">OutFlags</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::OutRegs" title='llvm::FastISel::CallLoweringInfo::OutRegs' data-ref="llvm::FastISel::CallLoweringInfo::OutRegs">OutRegs</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg">InputArg</a>, <var>4</var>&gt; <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::Ins" title='llvm::FastISel::CallLoweringInfo::Ins' data-ref="llvm::FastISel::CallLoweringInfo::Ins">Ins</dfn>;</td></tr>
<tr><th id="98">98</th><td>    <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <dfn class="decl" id="llvm::FastISel::CallLoweringInfo::InRegs" title='llvm::FastISel::CallLoweringInfo::InRegs' data-ref="llvm::FastISel::CallLoweringInfo::InRegs">InRegs</dfn>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfoC1Ev" title='llvm::FastISel::CallLoweringInfo::CallLoweringInfo' data-ref="_ZN4llvm8FastISel16CallLoweringInfoC1Ev">CallLoweringInfo</dfn>()</td></tr>
<tr><th id="101">101</th><td>        : <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetSExt" title='llvm::FastISel::CallLoweringInfo::RetSExt' data-ref="llvm::FastISel::CallLoweringInfo::RetSExt">RetSExt</a>(<b>false</b>), <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetZExt" title='llvm::FastISel::CallLoweringInfo::RetZExt' data-ref="llvm::FastISel::CallLoweringInfo::RetZExt">RetZExt</a>(<b>false</b>), <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</a>(<b>false</b>), <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsInReg" title='llvm::FastISel::CallLoweringInfo::IsInReg' data-ref="llvm::FastISel::CallLoweringInfo::IsInReg">IsInReg</a>(<b>false</b>),</td></tr>
<tr><th id="102">102</th><td>          <a class="member" href="#llvm::FastISel::CallLoweringInfo::DoesNotReturn" title='llvm::FastISel::CallLoweringInfo::DoesNotReturn' data-ref="llvm::FastISel::CallLoweringInfo::DoesNotReturn">DoesNotReturn</a>(<b>false</b>), <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsReturnValueUsed" title='llvm::FastISel::CallLoweringInfo::IsReturnValueUsed' data-ref="llvm::FastISel::CallLoweringInfo::IsReturnValueUsed">IsReturnValueUsed</a>(<b>true</b>), <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsPatchPoint" title='llvm::FastISel::CallLoweringInfo::IsPatchPoint' data-ref="llvm::FastISel::CallLoweringInfo::IsPatchPoint">IsPatchPoint</a>(<b>false</b>) {}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEPNS_4TypeEPNS_12FunctionTypeEPKNS_5ValueEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISB_EERNS_17ImmutableCallSiteE" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEPNS_4TypeEPNS_12FunctionTypeEPKNS_5ValueEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISB_EERNS_17ImmutableCallSiteE">setCallee</dfn>(<a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col1 decl" id="1ResultTy" title='ResultTy' data-type='llvm::Type *' data-ref="1ResultTy">ResultTy</dfn>, <a class="type" href="../IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType">FunctionType</a> *<dfn class="local col2 decl" id="2FuncTy" title='FuncTy' data-type='llvm::FunctionType *' data-ref="2FuncTy">FuncTy</dfn>,</td></tr>
<tr><th id="105">105</th><td>                                <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="3Target" title='Target' data-type='const llvm::Value *' data-ref="3Target">Target</dfn>, <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;&amp;<dfn class="local col4 decl" id="4ArgsList" title='ArgsList' data-type='ArgListTy &amp;&amp;' data-ref="4ArgsList">ArgsList</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                <a class="type" href="../IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> &amp;<dfn class="local col5 decl" id="5Call" title='Call' data-type='llvm::ImmutableCallSite &amp;' data-ref="5Call">Call</dfn>) {</td></tr>
<tr><th id="107">107</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a> = <a class="local col1 ref" href="#1ResultTy" title='ResultTy' data-ref="1ResultTy">ResultTy</a>;</td></tr>
<tr><th id="108">108</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</a> = <a class="local col3 ref" href="#3Target" title='Target' data-ref="3Target">Target</a>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>      IsInReg = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>);</td></tr>
<tr><th id="111">111</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::DoesNotReturn" title='llvm::FastISel::CallLoweringInfo::DoesNotReturn' data-ref="llvm::FastISel::CallLoweringInfo::DoesNotReturn">DoesNotReturn</a> = <a class="local col5 ref" href="#5Call" title='Call' data-ref="5Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase13doesNotReturnEv" title='llvm::CallSiteBase::doesNotReturn' data-ref="_ZNK4llvm12CallSiteBase13doesNotReturnEv">doesNotReturn</a>();</td></tr>
<tr><th id="112">112</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</a> = <a class="local col2 ref" href="#2FuncTy" title='FuncTy' data-ref="2FuncTy">FuncTy</a>-&gt;<a class="ref" href="../IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType8isVarArgEv" title='llvm::FunctionType::isVarArg' data-ref="_ZNK4llvm12FunctionType8isVarArgEv">isVarArg</a>();</td></tr>
<tr><th id="113">113</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsReturnValueUsed" title='llvm::FastISel::CallLoweringInfo::IsReturnValueUsed' data-ref="llvm::FastISel::CallLoweringInfo::IsReturnValueUsed">IsReturnValueUsed</a> = !<a class="local col5 ref" href="#5Call" title='Call' data-ref="5Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>()-&gt;<a class="ref" href="../IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv">use_empty</a>();</td></tr>
<tr><th id="114">114</th><td>      RetSExt = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span>);</td></tr>
<tr><th id="115">115</th><td>      RetZExt = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a> = <a class="local col5 ref" href="#5Call" title='Call' data-ref="5Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getCallingConvEv" title='llvm::CallSiteBase::getCallingConv' data-ref="_ZNK4llvm12CallSiteBase14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="118">118</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col4 ref" href="#4ArgsList" title='ArgsList' data-ref="4ArgsList">ArgsList</a></span>);</td></tr>
<tr><th id="119">119</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::NumFixedArgs" title='llvm::FastISel::CallLoweringInfo::NumFixedArgs' data-ref="llvm::FastISel::CallLoweringInfo::NumFixedArgs">NumFixedArgs</a> = <a class="local col2 ref" href="#2FuncTy" title='FuncTy' data-ref="2FuncTy">FuncTy</a>-&gt;<a class="ref" href="../IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType12getNumParamsEv" title='llvm::FunctionType::getNumParams' data-ref="_ZNK4llvm12FunctionType12getNumParamsEv">getNumParams</a>();</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> = &amp;<a class="local col5 ref" href="#5Call" title='Call' data-ref="5Call">Call</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="124">124</th><td>    }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEPNS_4TypeEPNS_12FunctionTypeEPNS_8MCSymbolEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISA_EERNS_1468097" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEPNS_4TypeEPNS_12FunctionTypeEPNS_8MCSymbolEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISA_EERNS_1468097">setCallee</dfn>(<a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col6 decl" id="6ResultTy" title='ResultTy' data-type='llvm::Type *' data-ref="6ResultTy">ResultTy</dfn>, <a class="type" href="../IR/DerivedTypes.h.html#llvm::FunctionType" title='llvm::FunctionType' data-ref="llvm::FunctionType">FunctionType</a> *<dfn class="local col7 decl" id="7FuncTy" title='FuncTy' data-type='llvm::FunctionType *' data-ref="7FuncTy">FuncTy</dfn>,</td></tr>
<tr><th id="127">127</th><td>                                <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col8 decl" id="8Target" title='Target' data-type='llvm::MCSymbol *' data-ref="8Target">Target</dfn>, <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;&amp;<dfn class="local col9 decl" id="9ArgsList" title='ArgsList' data-type='ArgListTy &amp;&amp;' data-ref="9ArgsList">ArgsList</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                <a class="type" href="../IR/CallSite.h.html#llvm::ImmutableCallSite" title='llvm::ImmutableCallSite' data-ref="llvm::ImmutableCallSite">ImmutableCallSite</a> &amp;<dfn class="local col0 decl" id="10Call" title='Call' data-type='llvm::ImmutableCallSite &amp;' data-ref="10Call">Call</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                <em>unsigned</em> <dfn class="local col1 decl" id="11FixedArgs" title='FixedArgs' data-type='unsigned int' data-ref="11FixedArgs">FixedArgs</dfn> = ~<var>0U</var>) {</td></tr>
<tr><th id="130">130</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a> = <a class="local col6 ref" href="#6ResultTy" title='ResultTy' data-ref="6ResultTy">ResultTy</a>;</td></tr>
<tr><th id="131">131</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</a> = <a class="local col0 ref" href="#10Call" title='Call' data-ref="10Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getCalledValueEv" title='llvm::CallSiteBase::getCalledValue' data-ref="_ZNK4llvm12CallSiteBase14getCalledValueEv">getCalledValue</a>();</td></tr>
<tr><th id="132">132</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol">Symbol</a> = <a class="local col8 ref" href="#8Target" title='Target' data-ref="8Target">Target</a>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>      IsInReg = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;InReg&apos; in &apos;llvm::Attribute&apos;">InReg</span>);</td></tr>
<tr><th id="135">135</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::DoesNotReturn" title='llvm::FastISel::CallLoweringInfo::DoesNotReturn' data-ref="llvm::FastISel::CallLoweringInfo::DoesNotReturn">DoesNotReturn</a> = <a class="local col0 ref" href="#10Call" title='Call' data-ref="10Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase13doesNotReturnEv" title='llvm::CallSiteBase::doesNotReturn' data-ref="_ZNK4llvm12CallSiteBase13doesNotReturnEv">doesNotReturn</a>();</td></tr>
<tr><th id="136">136</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg">IsVarArg</a> = <a class="local col7 ref" href="#7FuncTy" title='FuncTy' data-ref="7FuncTy">FuncTy</a>-&gt;<a class="ref" href="../IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType8isVarArgEv" title='llvm::FunctionType::isVarArg' data-ref="_ZNK4llvm12FunctionType8isVarArgEv">isVarArg</a>();</td></tr>
<tr><th id="137">137</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsReturnValueUsed" title='llvm::FastISel::CallLoweringInfo::IsReturnValueUsed' data-ref="llvm::FastISel::CallLoweringInfo::IsReturnValueUsed">IsReturnValueUsed</a> = !<a class="local col0 ref" href="#10Call" title='Call' data-ref="10Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getInstructionEv" title='llvm::CallSiteBase::getInstruction' data-ref="_ZNK4llvm12CallSiteBase14getInstructionEv">getInstruction</a>()-&gt;<a class="ref" href="../IR/Value.h.html#_ZNK4llvm5Value9use_emptyEv" title='llvm::Value::use_empty' data-ref="_ZNK4llvm5Value9use_emptyEv">use_empty</a>();</td></tr>
<tr><th id="138">138</th><td>      RetSExt = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;SExt&apos; in &apos;llvm::Attribute&apos;">SExt</span>);</td></tr>
<tr><th id="139">139</th><td>      RetZExt = Call.hasRetAttr(Attribute::<span class='error' title="no member named &apos;ZExt&apos; in &apos;llvm::Attribute&apos;">ZExt</span>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a> = <a class="local col0 ref" href="#10Call" title='Call' data-ref="10Call">Call</a>.<a class="ref" href="../IR/CallSite.h.html#_ZNK4llvm12CallSiteBase14getCallingConvEv" title='llvm::CallSiteBase::getCallingConv' data-ref="_ZNK4llvm12CallSiteBase14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="142">142</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#9ArgsList" title='ArgsList' data-ref="9ArgsList">ArgsList</a></span>);</td></tr>
<tr><th id="143">143</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::NumFixedArgs" title='llvm::FastISel::CallLoweringInfo::NumFixedArgs' data-ref="llvm::FastISel::CallLoweringInfo::NumFixedArgs">NumFixedArgs</a> = (<a class="local col1 ref" href="#11FixedArgs" title='FixedArgs' data-ref="11FixedArgs">FixedArgs</a> == ~<var>0U</var>) ? <a class="local col7 ref" href="#7FuncTy" title='FuncTy' data-ref="7FuncTy">FuncTy</a>-&gt;<a class="ref" href="../IR/DerivedTypes.h.html#_ZNK4llvm12FunctionType12getNumParamsEv" title='llvm::FunctionType::getNumParams' data-ref="_ZNK4llvm12FunctionType12getNumParamsEv">getNumParams</a>() : <a class="local col1 ref" href="#11FixedArgs" title='FixedArgs' data-ref="11FixedArgs">FixedArgs</a>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CS" title='llvm::FastISel::CallLoweringInfo::CS' data-ref="llvm::FastISel::CallLoweringInfo::CS">CS</a> = &amp;<a class="local col0 ref" href="#10Call" title='Call' data-ref="10Call">Call</a>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="148">148</th><td>    }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEjPNS_4TypeEPKNS_5ValueEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS9_EEj" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEjPNS_4TypeEPKNS_5ValueEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS9_EEj">setCallee</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col2 decl" id="12CC" title='CC' data-type='CallingConv::ID' data-ref="12CC">CC</dfn>, <a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col3 decl" id="13ResultTy" title='ResultTy' data-type='llvm::Type *' data-ref="13ResultTy">ResultTy</dfn>,</td></tr>
<tr><th id="151">151</th><td>                                <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col4 decl" id="14Target" title='Target' data-type='const llvm::Value *' data-ref="14Target">Target</dfn>, <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;&amp;<dfn class="local col5 decl" id="15ArgsList" title='ArgsList' data-type='ArgListTy &amp;&amp;' data-ref="15ArgsList">ArgsList</dfn>,</td></tr>
<tr><th id="152">152</th><td>                                <em>unsigned</em> <dfn class="local col6 decl" id="16FixedArgs" title='FixedArgs' data-type='unsigned int' data-ref="16FixedArgs">FixedArgs</dfn> = ~<var>0U</var>) {</td></tr>
<tr><th id="153">153</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a> = <a class="local col3 ref" href="#13ResultTy" title='ResultTy' data-ref="13ResultTy">ResultTy</a>;</td></tr>
<tr><th id="154">154</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee">Callee</a> = <a class="local col4 ref" href="#14Target" title='Target' data-ref="14Target">Target</a>;</td></tr>
<tr><th id="155">155</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a> = <a class="local col2 ref" href="#12CC" title='CC' data-ref="12CC">CC</a>;</td></tr>
<tr><th id="156">156</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col5 ref" href="#15ArgsList" title='ArgsList' data-ref="15ArgsList">ArgsList</a></span>);</td></tr>
<tr><th id="157">157</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::NumFixedArgs" title='llvm::FastISel::CallLoweringInfo::NumFixedArgs' data-ref="llvm::FastISel::CallLoweringInfo::NumFixedArgs">NumFixedArgs</a> = (<a class="local col6 ref" href="#16FixedArgs" title='FixedArgs' data-ref="16FixedArgs">FixedArgs</a> == ~<var>0U</var>) ? <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() : <a class="local col6 ref" href="#16FixedArgs" title='FixedArgs' data-ref="16FixedArgs">FixedArgs</a>;</td></tr>
<tr><th id="158">158</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" id="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj">setCallee</a>(<em>const</em> <a class="type" href="../IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="local col7 decl" id="17DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="17DL">DL</dfn>, <a class="type" href="../MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="18Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="18Ctx">Ctx</dfn>,</td></tr>
<tr><th id="162">162</th><td>                                <span class="namespace">CallingConv::</span><a class="typedef" href="../IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col9 decl" id="19CC" title='CC' data-type='CallingConv::ID' data-ref="19CC">CC</dfn>, <a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col0 decl" id="20ResultTy" title='ResultTy' data-type='llvm::Type *' data-ref="20ResultTy">ResultTy</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="21Target" title='Target' data-type='llvm::StringRef' data-ref="21Target">Target</dfn>, <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;&amp;<dfn class="local col2 decl" id="22ArgsList" title='ArgsList' data-type='ArgListTy &amp;&amp;' data-ref="22ArgsList">ArgsList</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                <em>unsigned</em> <dfn class="local col3 decl" id="23FixedArgs" title='FixedArgs' data-type='unsigned int' data-ref="23FixedArgs">FixedArgs</dfn> = ~<var>0U</var>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEjPNS_4TypeEPNS_8MCSymbolEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS8_EEj" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeEjPNS_4TypeEPNS_8MCSymbolEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaIS8_EEj">setCallee</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col4 decl" id="24CC" title='CC' data-type='CallingConv::ID' data-ref="24CC">CC</dfn>, <a class="type" href="../IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type">Type</a> *<dfn class="local col5 decl" id="25ResultTy" title='ResultTy' data-type='llvm::Type *' data-ref="25ResultTy">ResultTy</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="26Target" title='Target' data-type='llvm::MCSymbol *' data-ref="26Target">Target</dfn>, <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;&amp;<dfn class="local col7 decl" id="27ArgsList" title='ArgsList' data-type='ArgListTy &amp;&amp;' data-ref="27ArgsList">ArgsList</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                <em>unsigned</em> <dfn class="local col8 decl" id="28FixedArgs" title='FixedArgs' data-type='unsigned int' data-ref="28FixedArgs">FixedArgs</dfn> = ~<var>0U</var>) {</td></tr>
<tr><th id="169">169</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy">RetTy</a> = <a class="local col5 ref" href="#25ResultTy" title='ResultTy' data-ref="25ResultTy">ResultTy</a>;</td></tr>
<tr><th id="170">170</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol">Symbol</a> = <a class="local col6 ref" href="#26Target" title='Target' data-ref="26Target">Target</a>;</td></tr>
<tr><th id="171">171</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv">CallConv</a> = <a class="local col4 ref" href="#24CC" title='CC' data-ref="24CC">CC</a>;</td></tr>
<tr><th id="172">172</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectoraSEOSt6vectorIT_T0_E" title='std::vector::operator=' data-ref="_ZNSt6vectoraSEOSt6vectorIT_T0_E">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col7 ref" href="#27ArgsList" title='ArgsList' data-ref="27ArgsList">ArgsList</a></span>);</td></tr>
<tr><th id="173">173</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::NumFixedArgs" title='llvm::FastISel::CallLoweringInfo::NumFixedArgs' data-ref="llvm::FastISel::CallLoweringInfo::NumFixedArgs">NumFixedArgs</a> = (<a class="local col8 ref" href="#28FixedArgs" title='FixedArgs' data-ref="28FixedArgs">FixedArgs</a> == ~<var>0U</var>) ? <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>() : <a class="local col8 ref" href="#28FixedArgs" title='FixedArgs' data-ref="28FixedArgs">FixedArgs</a>;</td></tr>
<tr><th id="174">174</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="175">175</th><td>    }</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo11setTailCallEb" title='llvm::FastISel::CallLoweringInfo::setTailCall' data-ref="_ZN4llvm8FastISel16CallLoweringInfo11setTailCallEb">setTailCall</dfn>(<em>bool</em> <dfn class="local col9 decl" id="29Value" title='Value' data-type='bool' data-ref="29Value">Value</dfn> = <b>true</b>) {</td></tr>
<tr><th id="178">178</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsTailCall" title='llvm::FastISel::CallLoweringInfo::IsTailCall' data-ref="llvm::FastISel::CallLoweringInfo::IsTailCall">IsTailCall</a> = <a class="local col9 ref" href="#29Value" title='Value' data-ref="29Value">Value</a>;</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>    <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo15setIsPatchPointEb" title='llvm::FastISel::CallLoweringInfo::setIsPatchPoint' data-ref="_ZN4llvm8FastISel16CallLoweringInfo15setIsPatchPointEb">setIsPatchPoint</dfn>(<em>bool</em> <dfn class="local col0 decl" id="30Value" title='Value' data-type='bool' data-ref="30Value">Value</dfn> = <b>true</b>) {</td></tr>
<tr><th id="183">183</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::IsPatchPoint" title='llvm::FastISel::CallLoweringInfo::IsPatchPoint' data-ref="llvm::FastISel::CallLoweringInfo::IsPatchPoint">IsPatchPoint</a> = <a class="local col0 ref" href="#30Value" title='Value' data-ref="30Value">Value</a>;</td></tr>
<tr><th id="184">184</th><td>      <b>return</b> *<b>this</b>;</td></tr>
<tr><th id="185">185</th><td>    }</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>    <a class="typedef" href="#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy">ArgListTy</a> &amp;<dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo7getArgsEv" title='llvm::FastISel::CallLoweringInfo::getArgs' data-ref="_ZN4llvm8FastISel16CallLoweringInfo7getArgsEv">getArgs</dfn>() { <b>return</b> <a class="member" href="#llvm::FastISel::CallLoweringInfo::Args" title='llvm::FastISel::CallLoweringInfo::Args' data-ref="llvm::FastISel::CallLoweringInfo::Args">Args</a>; }</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo9clearOutsEv" title='llvm::FastISel::CallLoweringInfo::clearOuts' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9clearOutsEv">clearOuts</dfn>() {</td></tr>
<tr><th id="190">190</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals">OutVals</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="191">191</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags">OutFlags</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="192">192</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::OutRegs" title='llvm::FastISel::CallLoweringInfo::OutRegs' data-ref="llvm::FastISel::CallLoweringInfo::OutRegs">OutRegs</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="193">193</th><td>    }</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm8FastISel16CallLoweringInfo8clearInsEv" title='llvm::FastISel::CallLoweringInfo::clearIns' data-ref="_ZN4llvm8FastISel16CallLoweringInfo8clearInsEv">clearIns</dfn>() {</td></tr>
<tr><th id="196">196</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::Ins" title='llvm::FastISel::CallLoweringInfo::Ins' data-ref="llvm::FastISel::CallLoweringInfo::Ins">Ins</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="197">197</th><td>      <a class="member" href="#llvm::FastISel::CallLoweringInfo::InRegs" title='llvm::FastISel::CallLoweringInfo::InRegs' data-ref="llvm::FastISel::CallLoweringInfo::InRegs">InRegs</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="198">198</th><td>    }</td></tr>
<tr><th id="199">199</th><td>  };</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><b>protected</b>:</td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::FastISel::LocalValueMap" title='llvm::FastISel::LocalValueMap' data-ref="llvm::FastISel::LocalValueMap">LocalValueMap</dfn>;</td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="decl" id="llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo">FuncInfo</dfn>;</td></tr>
<tr><th id="204">204</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="decl" id="llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF">MF</dfn>;</td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI">MRI</dfn>;</td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="decl" id="llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI">MFI</dfn>;</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="MachineFunction.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool">MachineConstantPool</a> &amp;<dfn class="decl" id="llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP">MCP</dfn>;</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl" id="llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</dfn>;</td></tr>
<tr><th id="209">209</th><td>  <em>const</em> <a class="type" href="../Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine">TargetMachine</a> &amp;<dfn class="decl" id="llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM">TM</dfn>;</td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <a class="type" href="../IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout">DataLayout</a> &amp;<dfn class="decl" id="llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL">DL</dfn>;</td></tr>
<tr><th id="211">211</th><td>  <em>const</em> <a class="type" href="TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="decl" id="llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII">TII</dfn>;</td></tr>
<tr><th id="212">212</th><td>  <em>const</em> <a class="type" href="TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> &amp;<dfn class="decl" id="llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI">TLI</dfn>;</td></tr>
<tr><th id="213">213</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl" id="llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI">TRI</dfn>;</td></tr>
<tr><th id="214">214</th><td>  <em>const</em> <a class="type" href="../Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="decl" id="llvm::FastISel::LibInfo" title='llvm::FastISel::LibInfo' data-ref="llvm::FastISel::LibInfo">LibInfo</dfn>;</td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="llvm::FastISel::SkipTargetIndependentISel" title='llvm::FastISel::SkipTargetIndependentISel' data-ref="llvm::FastISel::SkipTargetIndependentISel">SkipTargetIndependentISel</dfn>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// The position of the last instruction for materializing constants</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// for use in the current block. It resets to EmitStartPt when it makes sense</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// (for example, it's usually profitable to avoid function calls between the</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// definition and the use)</i></td></tr>
<tr><th id="221">221</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::FastISel::LastLocalValue" title='llvm::FastISel::LastLocalValue' data-ref="llvm::FastISel::LastLocalValue">LastLocalValue</dfn>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// The top most instruction in the current block that is allowed for</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// emitting local variables. LastLocalValue resets to EmitStartPt when it</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// makes sense (for example, on function calls)</i></td></tr>
<tr><th id="226">226</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::FastISel::EmitStartPt" title='llvm::FastISel::EmitStartPt' data-ref="llvm::FastISel::EmitStartPt">EmitStartPt</dfn>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Last local value flush point. On a subsequent flush, no local value will</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">  /// sink past this point.</i></td></tr>
<tr><th id="230">230</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::FastISel::LastFlushPoint" title='llvm::FastISel::LastFlushPoint' data-ref="llvm::FastISel::LastFlushPoint">LastFlushPoint</dfn>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>public</b>:</td></tr>
<tr><th id="233">233</th><td>  <b>virtual</b> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISelD1Ev" title='llvm::FastISel::~FastISel' data-ref="_ZN4llvm8FastISelD1Ev" id="_ZN4llvm8FastISelD1Ev">~FastISel</a>();</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <i class="doc">/// Return the position of the last instruction emitted for</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  /// materializing constants for use in the current block.</i></td></tr>
<tr><th id="237">237</th><td>  <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZN4llvm8FastISel17getLastLocalValueEv" title='llvm::FastISel::getLastLocalValue' data-ref="_ZN4llvm8FastISel17getLastLocalValueEv">getLastLocalValue</dfn>() { <b>return</b> <a class="member" href="#llvm::FastISel::LastLocalValue" title='llvm::FastISel::LastLocalValue' data-ref="llvm::FastISel::LastLocalValue">LastLocalValue</a>; }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i class="doc">/// Update the position of the last instruction emitted for</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// materializing constants for use in the current block.</i></td></tr>
<tr><th id="241">241</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm8FastISel17setLastLocalValueEPNS_12MachineInstrE" title='llvm::FastISel::setLastLocalValue' data-ref="_ZN4llvm8FastISel17setLastLocalValueEPNS_12MachineInstrE">setLastLocalValue</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31I" title='I' data-type='llvm::MachineInstr *' data-ref="31I">I</dfn>) {</td></tr>
<tr><th id="242">242</th><td>    <a class="member" href="#llvm::FastISel::EmitStartPt" title='llvm::FastISel::EmitStartPt' data-ref="llvm::FastISel::EmitStartPt">EmitStartPt</a> = <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>;</td></tr>
<tr><th id="243">243</th><td>    <a class="member" href="#llvm::FastISel::LastLocalValue" title='llvm::FastISel::LastLocalValue' data-ref="llvm::FastISel::LastLocalValue">LastLocalValue</a> = <a class="local col1 ref" href="#31I" title='I' data-ref="31I">I</a>;</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc">/// Set the current block to which generated machine instructions will</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// be appended.</i></td></tr>
<tr><th id="248">248</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel13startNewBlockEv" title='llvm::FastISel::startNewBlock' data-ref="_ZN4llvm8FastISel13startNewBlockEv" id="_ZN4llvm8FastISel13startNewBlockEv">startNewBlock</a>();</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i class="doc">/// Flush the local value map and sink local values if possible.</i></td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16finishBasicBlockEv" title='llvm::FastISel::finishBasicBlock' data-ref="_ZN4llvm8FastISel16finishBasicBlockEv" id="_ZN4llvm8FastISel16finishBasicBlockEv">finishBasicBlock</a>();</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <i class="doc">/// Return current debug location information.</i></td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl def" id="_ZNK4llvm8FastISel14getCurDebugLocEv" title='llvm::FastISel::getCurDebugLoc' data-ref="_ZNK4llvm8FastISel14getCurDebugLocEv">getCurDebugLoc</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="member" href="#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc">DbgLoc</a>; }</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i class="doc">/// Do "fast" instruction selection for function arguments and append</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">  /// the machine instructions to the current block. Returns true when</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// successful.</i></td></tr>
<tr><th id="259">259</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14lowerArgumentsEv" title='llvm::FastISel::lowerArguments' data-ref="_ZN4llvm8FastISel14lowerArgumentsEv" id="_ZN4llvm8FastISel14lowerArgumentsEv">lowerArguments</a>();</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// Do "fast" instruction selection for the given LLVM IR instruction</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// and append the generated machine instructions to the current block.</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// Returns true if selection was successful.</i></td></tr>
<tr><th id="264">264</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17selectInstructionEPKNS_11InstructionE" title='llvm::FastISel::selectInstruction' data-ref="_ZN4llvm8FastISel17selectInstructionEPKNS_11InstructionE" id="_ZN4llvm8FastISel17selectInstructionEPKNS_11InstructionE">selectInstruction</a>(<em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col2 decl" id="32I" title='I' data-type='const llvm::Instruction *' data-ref="32I">I</dfn>);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>  <i class="doc">/// Do "fast" instruction selection for the given LLVM IR operator</i></td></tr>
<tr><th id="267">267</th><td><i class="doc">  /// (Instruction or ConstantExpr), and append generated machine instructions</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// to the current block. Return true if selection was successful.</i></td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" title='llvm::FastISel::selectOperator' data-ref="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" id="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj">selectOperator</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col3 decl" id="33I" title='I' data-type='const llvm::User *' data-ref="33I">I</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34Opcode" title='Opcode' data-type='unsigned int' data-ref="34Opcode">Opcode</dfn>);</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <i class="doc">/// Create a virtual register and arrange for it to be assigned the</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// value for the given LLVM value.</i></td></tr>
<tr><th id="273">273</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" id="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col5 decl" id="35V" title='V' data-type='const llvm::Value *' data-ref="35V">V</dfn>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <i class="doc">/// Look up the value to see if its value is already cached in a</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  /// register. It may be defined by instructions across blocks or defined</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// locally.</i></td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" title='llvm::FastISel::lookUpRegForValue' data-ref="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" id="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE">lookUpRegForValue</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col6 decl" id="36V" title='V' data-type='const llvm::Value *' data-ref="36V">V</dfn>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i class="doc">/// This is a wrapper around getRegForValue that also takes care of</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  /// truncating or sign-extending the given getelementptr index value.</i></td></tr>
<tr><th id="282">282</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>bool</em>&gt; <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17getRegForGEPIndexEPKNS_5ValueE" title='llvm::FastISel::getRegForGEPIndex' data-ref="_ZN4llvm8FastISel17getRegForGEPIndexEPKNS_5ValueE" id="_ZN4llvm8FastISel17getRegForGEPIndexEPKNS_5ValueE">getRegForGEPIndex</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="37Idx" title='Idx' data-type='const llvm::Value *' data-ref="37Idx">Idx</dfn>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i class="doc">/// We're checking to see if we can fold<span class="command"> \p</span> <span class="arg">LI</span> into<span class="command"> \p</span> <span class="arg">FoldInst.</span> Note</i></td></tr>
<tr><th id="285">285</th><td><i class="doc">  /// that we could have a sequence where multiple LLVM IR instructions are</i></td></tr>
<tr><th id="286">286</th><td><i class="doc">  /// folded into the same machineinstr.  For example we could have:</i></td></tr>
<tr><th id="287">287</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  ///   A: x = load i32 *P</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  ///   B: y = icmp A, 42</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  ///   C: br y, ...</i></td></tr>
<tr><th id="291">291</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// In this scenario,<span class="command"> \p</span> <span class="arg">LI</span> is "A", and<span class="command"> \p</span> <span class="arg">FoldInst</span> is "C".  We know about "B"</i></td></tr>
<tr><th id="293">293</th><td><i class="doc">  /// (and any other folded instructions) because it is between A and C.</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">  /// If we succeed folding, return true.</i></td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel13tryToFoldLoadEPKNS_8LoadInstEPKNS_11InstructionE" title='llvm::FastISel::tryToFoldLoad' data-ref="_ZN4llvm8FastISel13tryToFoldLoadEPKNS_8LoadInstEPKNS_11InstructionE" id="_ZN4llvm8FastISel13tryToFoldLoadEPKNS_8LoadInstEPKNS_11InstructionE">tryToFoldLoad</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> *<dfn class="local col8 decl" id="38LI" title='LI' data-type='const llvm::LoadInst *' data-ref="38LI">LI</dfn>, <em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col9 decl" id="39FoldInst" title='FoldInst' data-type='const llvm::Instruction *' data-ref="39FoldInst">FoldInst</dfn>);</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td>  <i class="doc">/// The specified machine instr operand is a vreg, and that vreg is</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">  /// being provided by the specified load instruction.  If possible, try to</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// fold the load as an operand to the instruction, returning true if</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  /// possible.</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="303">303</th><td><i class="doc">  /// This method should be implemented by targets.</i></td></tr>
<tr><th id="304">304</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZN4llvm8FastISel19tryToFoldLoadIntoMIEPNS_12MachineInstrEjPKNS_8LoadInstE" title='llvm::FastISel::tryToFoldLoadIntoMI' data-ref="_ZN4llvm8FastISel19tryToFoldLoadIntoMIEPNS_12MachineInstrEjPKNS_8LoadInstE">tryToFoldLoadIntoMI</dfn>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> * <i>/*MI*/</i>, <em>unsigned</em> <i>/*OpNo*/</i>,</td></tr>
<tr><th id="305">305</th><td>                                   <em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst">LoadInst</a> * <i>/*LI*/</i>) {</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <i class="doc">/// Reset InsertPt to prepare for inserting instructions into the</i></td></tr>
<tr><th id="310">310</th><td><i class="doc">  /// current block.</i></td></tr>
<tr><th id="311">311</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17recomputeInsertPtEv" title='llvm::FastISel::recomputeInsertPt' data-ref="_ZN4llvm8FastISel17recomputeInsertPtEv" id="_ZN4llvm8FastISel17recomputeInsertPtEv">recomputeInsertPt</a>();</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <i class="doc">/// Remove all dead instructions between the I and E.</i></td></tr>
<tr><th id="314">314</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" id="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="40I" title='I' data-type='MachineBasicBlock::iterator' data-ref="40I">I</dfn>,</td></tr>
<tr><th id="315">315</th><td>                      <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="41E" title='E' data-type='MachineBasicBlock::iterator' data-ref="41E">E</dfn>);</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <b>struct</b> <dfn class="type def" id="llvm::FastISel::SavePoint" title='llvm::FastISel::SavePoint' data-ref="llvm::FastISel::SavePoint">SavePoint</dfn> {</td></tr>
<tr><th id="318">318</th><td>    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::FastISel::SavePoint::InsertPt" title='llvm::FastISel::SavePoint::InsertPt' data-ref="llvm::FastISel::SavePoint::InsertPt">InsertPt</dfn>;</td></tr>
<tr><th id="319">319</th><td>    <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="decl" id="llvm::FastISel::SavePoint::DL" title='llvm::FastISel::SavePoint::DL' data-ref="llvm::FastISel::SavePoint::DL">DL</dfn>;</td></tr>
<tr><th id="320">320</th><td>  };</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i class="doc">/// Prepare InsertPt to begin inserting instructions into the local</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// value area and return the old insert position.</i></td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="#llvm::FastISel::SavePoint" title='llvm::FastISel::SavePoint' data-ref="llvm::FastISel::SavePoint">SavePoint</a> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19enterLocalValueAreaEv" title='llvm::FastISel::enterLocalValueArea' data-ref="_ZN4llvm8FastISel19enterLocalValueAreaEv" id="_ZN4llvm8FastISel19enterLocalValueAreaEv">enterLocalValueArea</a>();</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i class="doc">/// Reset InsertPt to the given old insert position.</i></td></tr>
<tr><th id="327">327</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19leaveLocalValueAreaENS0_9SavePointE" title='llvm::FastISel::leaveLocalValueArea' data-ref="_ZN4llvm8FastISel19leaveLocalValueAreaENS0_9SavePointE" id="_ZN4llvm8FastISel19leaveLocalValueAreaENS0_9SavePointE">leaveLocalValueArea</a>(<a class="type" href="#llvm::FastISel::SavePoint" title='llvm::FastISel::SavePoint' data-ref="llvm::FastISel::SavePoint">SavePoint</a> <dfn class="local col2 decl" id="42Old" title='Old' data-type='llvm::FastISel::SavePoint' data-ref="42Old">Old</dfn>);</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td><b>protected</b>:</td></tr>
<tr><th id="330">330</th><td>  <b>explicit</b> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" title='llvm::FastISel::FastISel' data-ref="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" id="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb">FastISel</a>(<a class="type" href="FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col3 decl" id="43FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="43FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="331">331</th><td>                    <em>const</em> <a class="type" href="../Analysis/TargetLibraryInfo.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col4 decl" id="44LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="44LibInfo">LibInfo</dfn>,</td></tr>
<tr><th id="332">332</th><td>                    <em>bool</em> <dfn class="local col5 decl" id="45SkipTargetIndependentISel" title='SkipTargetIndependentISel' data-type='bool' data-ref="45SkipTargetIndependentISel">SkipTargetIndependentISel</dfn> = <b>false</b>);</td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td>  <i class="doc">/// This method is called by target-independent code when the normal</i></td></tr>
<tr><th id="335">335</th><td><i class="doc">  /// FastISel process fails to select an instruction. This gives targets a</i></td></tr>
<tr><th id="336">336</th><td><i class="doc">  /// chance to emit code for anything that doesn't fit into FastISel's</i></td></tr>
<tr><th id="337">337</th><td><i class="doc">  /// framework. It returns true if it was successful.</i></td></tr>
<tr><th id="338">338</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm8FastISel21fastSelectInstructionEPKNS_11InstructionE" title='llvm::FastISel::fastSelectInstruction' data-ref="_ZN4llvm8FastISel21fastSelectInstructionEPKNS_11InstructionE">fastSelectInstruction</dfn>(<em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col6 decl" id="46I" title='I' data-type='const llvm::Instruction *' data-ref="46I">I</dfn>) = <var>0</var>;</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i class="doc">/// This method is called by target-independent code to do target-</i></td></tr>
<tr><th id="341">341</th><td><i class="doc">  /// specific argument lowering. It returns true if it was successful.</i></td></tr>
<tr><th id="342">342</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel18fastLowerArgumentsEv" title='llvm::FastISel::fastLowerArguments' data-ref="_ZN4llvm8FastISel18fastLowerArgumentsEv" id="_ZN4llvm8FastISel18fastLowerArgumentsEv">fastLowerArguments</a>();</td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td>  <i class="doc">/// This method is called by target-independent code to do target-</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  /// specific call lowering. It returns true if it was successful.</i></td></tr>
<tr><th id="346">346</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel13fastLowerCallERNS0_16CallLoweringInfoE" title='llvm::FastISel::fastLowerCall' data-ref="_ZN4llvm8FastISel13fastLowerCallERNS0_16CallLoweringInfoE" id="_ZN4llvm8FastISel13fastLowerCallERNS0_16CallLoweringInfoE">fastLowerCall</a>(<a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col7 decl" id="47CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="47CLI">CLI</dfn>);</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i class="doc">/// This method is called by target-independent code to do target-</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// specific intrinsic lowering. It returns true if it was successful.</i></td></tr>
<tr><th id="350">350</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel22fastLowerIntrinsicCallEPKNS_13IntrinsicInstE" title='llvm::FastISel::fastLowerIntrinsicCall' data-ref="_ZN4llvm8FastISel22fastLowerIntrinsicCallEPKNS_13IntrinsicInstE" id="_ZN4llvm8FastISel22fastLowerIntrinsicCallEPKNS_13IntrinsicInstE">fastLowerIntrinsicCall</a>(<em>const</em> <a class="type" href="../IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col8 decl" id="48II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="48II">II</dfn>);</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">  /// instruction with the given type and opcode be emitted.</i></td></tr>
<tr><th id="354">354</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel9fastEmit_ENS_3MVTES1_j" title='llvm::FastISel::fastEmit_' data-ref="_ZN4llvm8FastISel9fastEmit_ENS_3MVTES1_j" id="_ZN4llvm8FastISel9fastEmit_ENS_3MVTES1_j">fastEmit_</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col9 decl" id="49VT" title='VT' data-type='llvm::MVT' data-ref="49VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="50RetVT" title='RetVT' data-type='llvm::MVT' data-ref="50RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="51Opcode" title='Opcode' data-type='unsigned int' data-ref="51Opcode">Opcode</dfn>);</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// instruction with the given type, opcode, and register operand be emitted.</i></td></tr>
<tr><th id="358">358</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" title='llvm::FastISel::fastEmit_r' data-ref="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb" id="_ZN4llvm8FastISel10fastEmit_rENS_3MVTES1_jjb">fastEmit_r</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="52VT" title='VT' data-type='llvm::MVT' data-ref="52VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col3 decl" id="53RetVT" title='RetVT' data-type='llvm::MVT' data-ref="53RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="54Opcode" title='Opcode' data-type='unsigned int' data-ref="54Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="55Op0" title='Op0' data-type='unsigned int' data-ref="55Op0">Op0</dfn>,</td></tr>
<tr><th id="359">359</th><td>                              <em>bool</em> <dfn class="local col6 decl" id="56Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="56Op0IsKill">Op0IsKill</dfn>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="362">362</th><td><i class="doc">  /// instruction with the given type, opcode, and register operands be emitted.</i></td></tr>
<tr><th id="363">363</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel11fastEmit_rrENS_3MVTES1_jjbjb" title='llvm::FastISel::fastEmit_rr' data-ref="_ZN4llvm8FastISel11fastEmit_rrENS_3MVTES1_jjbjb" id="_ZN4llvm8FastISel11fastEmit_rrENS_3MVTES1_jjbjb">fastEmit_rr</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="57VT" title='VT' data-type='llvm::MVT' data-ref="57VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="58RetVT" title='RetVT' data-type='llvm::MVT' data-ref="58RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="59Opcode" title='Opcode' data-type='unsigned int' data-ref="59Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60Op0" title='Op0' data-type='unsigned int' data-ref="60Op0">Op0</dfn>,</td></tr>
<tr><th id="364">364</th><td>                               <em>bool</em> <dfn class="local col1 decl" id="61Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="61Op0IsKill">Op0IsKill</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="62Op1" title='Op1' data-type='unsigned int' data-ref="62Op1">Op1</dfn>, <em>bool</em> <dfn class="local col3 decl" id="63Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="63Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="367">367</th><td><i class="doc">  /// instruction with the given type, opcode, and register and immediate</i></td></tr>
<tr><th id="368">368</th><td><i class="doc">  /// operands be emitted.</i></td></tr>
<tr><th id="369">369</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel11fastEmit_riENS_3MVTES1_jjbm" title='llvm::FastISel::fastEmit_ri' data-ref="_ZN4llvm8FastISel11fastEmit_riENS_3MVTES1_jjbm" id="_ZN4llvm8FastISel11fastEmit_riENS_3MVTES1_jjbm">fastEmit_ri</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="64VT" title='VT' data-type='llvm::MVT' data-ref="64VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="65RetVT" title='RetVT' data-type='llvm::MVT' data-ref="65RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="66Opcode" title='Opcode' data-type='unsigned int' data-ref="66Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="67Op0" title='Op0' data-type='unsigned int' data-ref="67Op0">Op0</dfn>,</td></tr>
<tr><th id="370">370</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="68Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="68Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="69Imm" title='Imm' data-type='uint64_t' data-ref="69Imm">Imm</dfn>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i class="doc">/// This method is a wrapper of fastEmit_ri.</i></td></tr>
<tr><th id="373">373</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="374">374</th><td><i class="doc">  /// It first tries to emit an instruction with an immediate operand using</i></td></tr>
<tr><th id="375">375</th><td><i class="doc">  /// fastEmit_ri.  If that fails, it materializes the immediate into a register</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// and try fastEmit_rr instead.</i></td></tr>
<tr><th id="377">377</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_" title='llvm::FastISel::fastEmit_ri_' data-ref="_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_" id="_ZN4llvm8FastISel12fastEmit_ri_ENS_3MVTEjjbmS1_">fastEmit_ri_</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="70VT" title='VT' data-type='llvm::MVT' data-ref="70VT">VT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="71Opcode" title='Opcode' data-type='unsigned int' data-ref="71Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="72Op0" title='Op0' data-type='unsigned int' data-ref="72Op0">Op0</dfn>, <em>bool</em> <dfn class="local col3 decl" id="73Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="73Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="378">378</th><td>                        <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74Imm" title='Imm' data-type='uint64_t' data-ref="74Imm">Imm</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col5 decl" id="75ImmType" title='ImmType' data-type='llvm::MVT' data-ref="75ImmType">ImmType</dfn>);</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="381">381</th><td><i class="doc">  /// instruction with the given type, opcode, and immediate operand be emitted.</i></td></tr>
<tr><th id="382">382</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10fastEmit_iENS_3MVTES1_jm" title='llvm::FastISel::fastEmit_i' data-ref="_ZN4llvm8FastISel10fastEmit_iENS_3MVTES1_jm" id="_ZN4llvm8FastISel10fastEmit_iENS_3MVTES1_jm">fastEmit_i</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col6 decl" id="76VT" title='VT' data-type='llvm::MVT' data-ref="76VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col7 decl" id="77RetVT" title='RetVT' data-type='llvm::MVT' data-ref="77RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78Opcode" title='Opcode' data-type='unsigned int' data-ref="78Opcode">Opcode</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="79Imm" title='Imm' data-type='uint64_t' data-ref="79Imm">Imm</dfn>);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <i class="doc">/// This method is called by target-independent code to request that an</i></td></tr>
<tr><th id="385">385</th><td><i class="doc">  /// instruction with the given type, opcode, and floating-point immediate</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">  /// operand be emitted.</i></td></tr>
<tr><th id="387">387</th><td>  <b>virtual</b> <em>unsigned</em> <a class="virtual decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10fastEmit_fENS_3MVTES1_jPKNS_10ConstantFPE" title='llvm::FastISel::fastEmit_f' data-ref="_ZN4llvm8FastISel10fastEmit_fENS_3MVTES1_jPKNS_10ConstantFPE" id="_ZN4llvm8FastISel10fastEmit_fENS_3MVTES1_jPKNS_10ConstantFPE">fastEmit_f</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col0 decl" id="80VT" title='VT' data-type='llvm::MVT' data-ref="80VT">VT</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col1 decl" id="81RetVT" title='RetVT' data-type='llvm::MVT' data-ref="81RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="82Opcode" title='Opcode' data-type='unsigned int' data-ref="82Opcode">Opcode</dfn>,</td></tr>
<tr><th id="388">388</th><td>                              <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col3 decl" id="83FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="83FPImm">FPImm</dfn>);</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <i class="doc">/// Emit a MachineInstr with no operands and a result register in the</i></td></tr>
<tr><th id="391">391</th><td><i class="doc">  /// given register class.</i></td></tr>
<tr><th id="392">392</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel13fastEmitInst_EjPKNS_19TargetRegisterClassE" title='llvm::FastISel::fastEmitInst_' data-ref="_ZN4llvm8FastISel13fastEmitInst_EjPKNS_19TargetRegisterClassE" id="_ZN4llvm8FastISel13fastEmitInst_EjPKNS_19TargetRegisterClassE">fastEmitInst_</a>(<em>unsigned</em> <dfn class="local col4 decl" id="84MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="84MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="393">393</th><td>                         <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="85RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="85RC">RC</dfn>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i class="doc">/// Emit a MachineInstr with one register operand and a result register</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// in the given register class.</i></td></tr>
<tr><th id="397">397</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" title='llvm::FastISel::fastEmitInst_r' data-ref="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" id="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb">fastEmitInst_r</a>(<em>unsigned</em> <dfn class="local col6 decl" id="86MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="86MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="398">398</th><td>                          <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="87RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="87RC">RC</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="88Op0" title='Op0' data-type='unsigned int' data-ref="88Op0">Op0</dfn>,</td></tr>
<tr><th id="399">399</th><td>                          <em>bool</em> <dfn class="local col9 decl" id="89Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="89Op0IsKill">Op0IsKill</dfn>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i class="doc">/// Emit a MachineInstr with two register operands and a result</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  /// register in the given register class.</i></td></tr>
<tr><th id="403">403</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" id="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<em>unsigned</em> <dfn class="local col0 decl" id="90MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="90MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="404">404</th><td>                           <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="91RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="91RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="92Op0" title='Op0' data-type='unsigned int' data-ref="92Op0">Op0</dfn>,</td></tr>
<tr><th id="405">405</th><td>                           <em>bool</em> <dfn class="local col3 decl" id="93Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="93Op0IsKill">Op0IsKill</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="94Op1" title='Op1' data-type='unsigned int' data-ref="94Op1">Op1</dfn>, <em>bool</em> <dfn class="local col5 decl" id="95Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="95Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i class="doc">/// Emit a MachineInstr with three register operands and a result</i></td></tr>
<tr><th id="408">408</th><td><i class="doc">  /// register in the given register class.</i></td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" id="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<em>unsigned</em> <dfn class="local col6 decl" id="96MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="96MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="410">410</th><td>                            <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="97RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="97RC">RC</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98Op0" title='Op0' data-type='unsigned int' data-ref="98Op0">Op0</dfn>,</td></tr>
<tr><th id="411">411</th><td>                            <em>bool</em> <dfn class="local col9 decl" id="99Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="99Op0IsKill">Op0IsKill</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="100Op1" title='Op1' data-type='unsigned int' data-ref="100Op1">Op1</dfn>, <em>bool</em> <dfn class="local col1 decl" id="101Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="101Op1IsKill">Op1IsKill</dfn>,</td></tr>
<tr><th id="412">412</th><td>                            <em>unsigned</em> <dfn class="local col2 decl" id="102Op2" title='Op2' data-type='unsigned int' data-ref="102Op2">Op2</dfn>, <em>bool</em> <dfn class="local col3 decl" id="103Op2IsKill" title='Op2IsKill' data-type='bool' data-ref="103Op2IsKill">Op2IsKill</dfn>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i class="doc">/// Emit a MachineInstr with a register operand, an immediate, and a</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// result register in the given register class.</i></td></tr>
<tr><th id="416">416</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" title='llvm::FastISel::fastEmitInst_ri' data-ref="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" id="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<em>unsigned</em> <dfn class="local col4 decl" id="104MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="104MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="417">417</th><td>                           <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="105RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="105RC">RC</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106Op0" title='Op0' data-type='unsigned int' data-ref="106Op0">Op0</dfn>,</td></tr>
<tr><th id="418">418</th><td>                           <em>bool</em> <dfn class="local col7 decl" id="107Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="107Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="108Imm" title='Imm' data-type='uint64_t' data-ref="108Imm">Imm</dfn>);</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td>  <i class="doc">/// Emit a MachineInstr with one register operand and two immediate</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">  /// operands.</i></td></tr>
<tr><th id="422">422</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" id="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<em>unsigned</em> <dfn class="local col9 decl" id="109MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="109MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="423">423</th><td>                            <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="110RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="110RC">RC</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="111Op0" title='Op0' data-type='unsigned int' data-ref="111Op0">Op0</dfn>,</td></tr>
<tr><th id="424">424</th><td>                            <em>bool</em> <dfn class="local col2 decl" id="112Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="112Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="113Imm1" title='Imm1' data-type='uint64_t' data-ref="113Imm1">Imm1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="114Imm2" title='Imm2' data-type='uint64_t' data-ref="114Imm2">Imm2</dfn>);</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <i class="doc">/// Emit a MachineInstr with a floating point immediate, and a result</i></td></tr>
<tr><th id="427">427</th><td><i class="doc">  /// register in the given register class.</i></td></tr>
<tr><th id="428">428</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14fastEmitInst_fEjPKNS_19TargetRegisterClassEPKNS_10ConstantFPE" title='llvm::FastISel::fastEmitInst_f' data-ref="_ZN4llvm8FastISel14fastEmitInst_fEjPKNS_19TargetRegisterClassEPKNS_10ConstantFPE" id="_ZN4llvm8FastISel14fastEmitInst_fEjPKNS_19TargetRegisterClassEPKNS_10ConstantFPE">fastEmitInst_f</a>(<em>unsigned</em> <dfn class="local col5 decl" id="115MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="115MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="429">429</th><td>                          <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="116RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="116RC">RC</dfn>,</td></tr>
<tr><th id="430">430</th><td>                          <em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col7 decl" id="117FPImm" title='FPImm' data-type='const llvm::ConstantFP *' data-ref="117FPImm">FPImm</dfn>);</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>  <i class="doc">/// Emit a MachineInstr with two register operands, an immediate, and a</i></td></tr>
<tr><th id="433">433</th><td><i class="doc">  /// result register in the given register class.</i></td></tr>
<tr><th id="434">434</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" id="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<em>unsigned</em> <dfn class="local col8 decl" id="118MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="118MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="435">435</th><td>                            <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="119RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="119RC">RC</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120Op0" title='Op0' data-type='unsigned int' data-ref="120Op0">Op0</dfn>,</td></tr>
<tr><th id="436">436</th><td>                            <em>bool</em> <dfn class="local col1 decl" id="121Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="121Op0IsKill">Op0IsKill</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="122Op1" title='Op1' data-type='unsigned int' data-ref="122Op1">Op1</dfn>, <em>bool</em> <dfn class="local col3 decl" id="123Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="123Op1IsKill">Op1IsKill</dfn>,</td></tr>
<tr><th id="437">437</th><td>                            <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="124Imm" title='Imm' data-type='uint64_t' data-ref="124Imm">Imm</dfn>);</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i class="doc">/// Emit a MachineInstr with a single immediate operand, and a result</i></td></tr>
<tr><th id="440">440</th><td><i class="doc">  /// register in the given register class.</i></td></tr>
<tr><th id="441">441</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm" title='llvm::FastISel::fastEmitInst_i' data-ref="_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm" id="_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm">fastEmitInst_i</a>(<em>unsigned</em> <dfn class="local col5 decl" id="125MachineInstOpcode" title='MachineInstOpcode' data-type='unsigned int' data-ref="125MachineInstOpcode">MachineInstOpcode</dfn>,</td></tr>
<tr><th id="442">442</th><td>                          <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="126RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="126RC">RC</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="127Imm" title='Imm' data-type='uint64_t' data-ref="127Imm">Imm</dfn>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i class="doc">/// Emit a MachineInstr for an extract_subreg from a specified index of</i></td></tr>
<tr><th id="445">445</th><td><i class="doc">  /// a superregister to a specified type.</i></td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" id="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col8 decl" id="128RetVT" title='RetVT' data-type='llvm::MVT' data-ref="128RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="129Op0" title='Op0' data-type='unsigned int' data-ref="129Op0">Op0</dfn>, <em>bool</em> <dfn class="local col0 decl" id="130Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="130Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                      <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="131Idx" title='Idx' data-type='uint32_t' data-ref="131Idx">Idx</dfn>);</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <i class="doc">/// Emit MachineInstrs to compute the value of Op with all but the</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">  /// least significant bit set to zero.</i></td></tr>
<tr><th id="451">451</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" title='llvm::FastISel::fastEmitZExtFromI1' data-ref="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb" id="_ZN4llvm8FastISel18fastEmitZExtFromI1ENS_3MVTEjb">fastEmitZExtFromI1</a>(<a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="132VT" title='VT' data-type='llvm::MVT' data-ref="132VT">VT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Op0" title='Op0' data-type='unsigned int' data-ref="133Op0">Op0</dfn>, <em>bool</em> <dfn class="local col4 decl" id="134Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="134Op0IsKill">Op0IsKill</dfn>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>  <i class="doc">/// Emit an unconditional branch to the given block, unless it is the</i></td></tr>
<tr><th id="454">454</th><td><i class="doc">  /// immediate (fall-through) successor, and update the CFG.</i></td></tr>
<tr><th id="455">455</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" id="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="135MSucc" title='MSucc' data-type='llvm::MachineBasicBlock *' data-ref="135MSucc">MSucc</dfn>, <em>const</em> <a class="type" href="../IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="136DbgLoc" title='DbgLoc' data-type='const llvm::DebugLoc &amp;' data-ref="136DbgLoc">DbgLoc</dfn>);</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i class="doc">/// Emit an unconditional branch to<span class="command"> \p</span> <span class="arg">FalseMBB,</span> obtains the branch weight</i></td></tr>
<tr><th id="458">458</th><td><i class="doc">  /// and adds TrueMBB and FalseMBB to the successor list.</i></td></tr>
<tr><th id="459">459</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" id="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<em>const</em> <a class="type" href="../IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col7 decl" id="137BranchBB" title='BranchBB' data-type='const llvm::BasicBlock *' data-ref="137BranchBB">BranchBB</dfn>, <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="138TrueMBB" title='TrueMBB' data-type='llvm::MachineBasicBlock *' data-ref="138TrueMBB">TrueMBB</dfn>,</td></tr>
<tr><th id="460">460</th><td>                        <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139FalseMBB" title='FalseMBB' data-type='llvm::MachineBasicBlock *' data-ref="139FalseMBB">FalseMBB</dfn>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <i class="doc">/// Update the value map to include the new mapping for this</i></td></tr>
<tr><th id="463">463</th><td><i class="doc">  /// instruction, or insert an extra copy to get the result in a previous</i></td></tr>
<tr><th id="464">464</th><td><i class="doc">  /// determined register.</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// NOTE: This is only necessary because we might select a block that uses a</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  /// value before we select the block that defines the value. It might be</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// possible to fix this by selecting blocks in reverse postorder.</i></td></tr>
<tr><th id="469">469</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj" id="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueEjj">updateValueMap</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col0 decl" id="140I" title='I' data-type='const llvm::Value *' data-ref="140I">I</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="141Reg" title='Reg' data-type='unsigned int' data-ref="141Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142NumRegs" title='NumRegs' data-type='unsigned int' data-ref="142NumRegs">NumRegs</dfn> = <var>1</var>);</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" id="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="143RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="143RC">RC</dfn>);</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <i class="doc">/// Try to constrain Op so that it is usable by argument OpNum of the</i></td></tr>
<tr><th id="474">474</th><td><i class="doc">  /// provided MCInstrDesc. If this fails, create a new virtual register in the</i></td></tr>
<tr><th id="475">475</th><td><i class="doc">  /// correct class and COPY the value there.</i></td></tr>
<tr><th id="476">476</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj" id="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescEjj">constrainOperandRegClass</a>(<em>const</em> <a class="type" href="../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="144II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="144II">II</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145Op" title='Op' data-type='unsigned int' data-ref="145Op">Op</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                    <em>unsigned</em> <dfn class="local col6 decl" id="146OpNum" title='OpNum' data-type='unsigned int' data-ref="146OpNum">OpNum</dfn>);</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <i class="doc">/// Emit a constant in a register using target-specific logic, such as</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// constant pool loads.</i></td></tr>
<tr><th id="481">481</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZN4llvm8FastISel23fastMaterializeConstantEPKNS_8ConstantE" title='llvm::FastISel::fastMaterializeConstant' data-ref="_ZN4llvm8FastISel23fastMaterializeConstantEPKNS_8ConstantE">fastMaterializeConstant</dfn>(<em>const</em> <a class="type" href="../IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant">Constant</a> *<dfn class="local col7 decl" id="147C" title='C' data-type='const llvm::Constant *' data-ref="147C">C</dfn>) { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>  <i class="doc">/// Emit an alloca address in a register using target-specific logic.</i></td></tr>
<tr><th id="484">484</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZN4llvm8FastISel21fastMaterializeAllocaEPKNS_10AllocaInstE" title='llvm::FastISel::fastMaterializeAlloca' data-ref="_ZN4llvm8FastISel21fastMaterializeAllocaEPKNS_10AllocaInstE">fastMaterializeAlloca</dfn>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst">AllocaInst</a> *<dfn class="local col8 decl" id="148C" title='C' data-type='const llvm::AllocaInst *' data-ref="148C">C</dfn>) { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <i class="doc">/// Emit the floating-point constant +0.0 in a register using target-</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">  /// specific logic.</i></td></tr>
<tr><th id="488">488</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZN4llvm8FastISel24fastMaterializeFloatZeroEPKNS_10ConstantFPE" title='llvm::FastISel::fastMaterializeFloatZero' data-ref="_ZN4llvm8FastISel24fastMaterializeFloatZeroEPKNS_10ConstantFPE">fastMaterializeFloatZero</dfn>(<em>const</em> <a class="type" href="../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a> *<dfn class="local col9 decl" id="149CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="149CF">CF</dfn>) {</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// Check if<span class="command"> \c</span> <span class="arg">Add</span> is an add that can be safely folded into<span class="command"> \c</span> <span class="arg">GEP.</span></i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">  ///<span class="command"> \c</span> <span class="arg">Add</span> can be folded into<span class="command"> \c</span> <span class="arg">GEP</span> if:</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// -<span class="command"> \c</span> <span class="arg">Add</span> is an add,</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  /// -<span class="command"> \c</span> <span class="arg">Add's</span> size matches<span class="command"> \c</span> <span class="arg">GEP's,</span></i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// -<span class="command"> \c</span> <span class="arg">Add</span> is in the same basic block as<span class="command"> \c</span> <span class="arg">GEP,</span> and</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// -<span class="command"> \c</span> <span class="arg">Add</span> has a constant operand.</i></td></tr>
<tr><th id="499">499</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::canFoldAddIntoGEP' data-ref="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" id="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE">canFoldAddIntoGEP</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col0 decl" id="150GEP" title='GEP' data-type='const llvm::User *' data-ref="150GEP">GEP</dfn>, <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="151Add" title='Add' data-type='const llvm::Value *' data-ref="151Add">Add</dfn>);</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <i class="doc">/// Test whether the given value has exactly one use.</i></td></tr>
<tr><th id="502">502</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" id="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col2 decl" id="152V" title='V' data-type='const llvm::Value *' data-ref="152V">V</dfn>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <i class="doc">/// Create a machine mem operand from the given instruction.</i></td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *<a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" id="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<em>const</em> <a class="type" href="../IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction">Instruction</a> *<dfn class="local col3 decl" id="153I" title='I' data-type='const llvm::Instruction *' data-ref="153I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" id="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<em>const</em> <a class="type" href="../IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a> *<dfn class="local col4 decl" id="154CI" title='CI' data-type='const llvm::CmpInst *' data-ref="154CI">CI</dfn>) <em>const</em>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPNS_8MCSymbolEj" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPNS_8MCSymbolEj" id="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPNS_8MCSymbolEj">lowerCallTo</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col5 decl" id="155CI" title='CI' data-type='const llvm::CallInst *' data-ref="155CI">CI</dfn>, <a class="type" href="../MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="156Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="156Symbol">Symbol</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="157NumArgs" title='NumArgs' data-type='unsigned int' data-ref="157NumArgs">NumArgs</dfn>);</td></tr>
<tr><th id="510">510</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" id="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj">lowerCallTo</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col8 decl" id="158CI" title='CI' data-type='const llvm::CallInst *' data-ref="158CI">CI</dfn>, <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="159SymName" title='SymName' data-type='const char *' data-ref="159SymName">SymName</dfn>,</td></tr>
<tr><th id="511">511</th><td>                   <em>unsigned</em> <dfn class="local col0 decl" id="160NumArgs" title='NumArgs' data-type='unsigned int' data-ref="160NumArgs">NumArgs</dfn>);</td></tr>
<tr><th id="512">512</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" id="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE">lowerCallTo</a>(<a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col1 decl" id="161CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="161CLI">CLI</dfn>);</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm8FastISel22isCommutativeIntrinsicEPKNS_13IntrinsicInstE" title='llvm::FastISel::isCommutativeIntrinsic' data-ref="_ZN4llvm8FastISel22isCommutativeIntrinsicEPKNS_13IntrinsicInstE">isCommutativeIntrinsic</dfn>(<a class="type" href="../IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> <em>const</em> *<dfn class="local col2 decl" id="162II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="162II">II</dfn>) {</td></tr>
<tr><th id="515">515</th><td>    <b>switch</b> (<a class="local col2 ref" href="#162II" title='II' data-ref="162II">II</a>-&gt;<a class="ref" href="../IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="516">516</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;sadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">sadd_with_overflow</span>:</td></tr>
<tr><th id="517">517</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;uadd_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">uadd_with_overflow</span>:</td></tr>
<tr><th id="518">518</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;smul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">smul_with_overflow</span>:</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> Intrinsic::<span class='error' title="no member named &apos;umul_with_overflow&apos; in namespace &apos;llvm::Intrinsic&apos;">umul_with_overflow</span>:</td></tr>
<tr><th id="520">520</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="521">521</th><td>    <b>default</b>:</td></tr>
<tr><th id="522">522</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="523">523</th><td>    }</td></tr>
<tr><th id="524">524</th><td>  }</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel9lowerCallEPKNS_8CallInstE" title='llvm::FastISel::lowerCall' data-ref="_ZN4llvm8FastISel9lowerCallEPKNS_8CallInstE" id="_ZN4llvm8FastISel9lowerCallEPKNS_8CallInstE">lowerCall</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col3 decl" id="163I" title='I' data-type='const llvm::CallInst *' data-ref="163I">I</dfn>);</td></tr>
<tr><th id="527">527</th><td>  <i class="doc">/// Select and emit code for a binary operator instruction, which has</i></td></tr>
<tr><th id="528">528</th><td><i class="doc">  /// an opcode which directly corresponds to the given ISD opcode.</i></td></tr>
<tr><th id="529">529</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" id="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col4 decl" id="164I" title='I' data-type='const llvm::User *' data-ref="164I">I</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="165ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="165ISDOpcode">ISDOpcode</dfn>);</td></tr>
<tr><th id="530">530</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10selectFNegEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::selectFNeg' data-ref="_ZN4llvm8FastISel10selectFNegEPKNS_4UserEPKNS_5ValueE" id="_ZN4llvm8FastISel10selectFNegEPKNS_4UserEPKNS_5ValueE">selectFNeg</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col6 decl" id="166I" title='I' data-type='const llvm::User *' data-ref="166I">I</dfn>, <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="167In" title='In' data-type='const llvm::Value *' data-ref="167In">In</dfn>);</td></tr>
<tr><th id="531">531</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19selectGetElementPtrEPKNS_4UserE" title='llvm::FastISel::selectGetElementPtr' data-ref="_ZN4llvm8FastISel19selectGetElementPtrEPKNS_4UserE" id="_ZN4llvm8FastISel19selectGetElementPtrEPKNS_4UserE">selectGetElementPtr</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col8 decl" id="168I" title='I' data-type='const llvm::User *' data-ref="168I">I</dfn>);</td></tr>
<tr><th id="532">532</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel14selectStackmapEPKNS_8CallInstE" title='llvm::FastISel::selectStackmap' data-ref="_ZN4llvm8FastISel14selectStackmapEPKNS_8CallInstE" id="_ZN4llvm8FastISel14selectStackmapEPKNS_8CallInstE">selectStackmap</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col9 decl" id="169I" title='I' data-type='const llvm::CallInst *' data-ref="169I">I</dfn>);</td></tr>
<tr><th id="533">533</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel16selectPatchpointEPKNS_8CallInstE" title='llvm::FastISel::selectPatchpoint' data-ref="_ZN4llvm8FastISel16selectPatchpointEPKNS_8CallInstE" id="_ZN4llvm8FastISel16selectPatchpointEPKNS_8CallInstE">selectPatchpoint</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col0 decl" id="170I" title='I' data-type='const llvm::CallInst *' data-ref="170I">I</dfn>);</td></tr>
<tr><th id="534">534</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10selectCallEPKNS_4UserE" title='llvm::FastISel::selectCall' data-ref="_ZN4llvm8FastISel10selectCallEPKNS_4UserE" id="_ZN4llvm8FastISel10selectCallEPKNS_4UserE">selectCall</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col1 decl" id="171I" title='I' data-type='const llvm::User *' data-ref="171I">I</dfn>);</td></tr>
<tr><th id="535">535</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19selectIntrinsicCallEPKNS_13IntrinsicInstE" title='llvm::FastISel::selectIntrinsicCall' data-ref="_ZN4llvm8FastISel19selectIntrinsicCallEPKNS_13IntrinsicInstE" id="_ZN4llvm8FastISel19selectIntrinsicCallEPKNS_13IntrinsicInstE">selectIntrinsicCall</a>(<em>const</em> <a class="type" href="../IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst">IntrinsicInst</a> *<dfn class="local col2 decl" id="172II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="172II">II</dfn>);</td></tr>
<tr><th id="536">536</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE" title='llvm::FastISel::selectBitCast' data-ref="_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE" id="_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE">selectBitCast</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col3 decl" id="173I" title='I' data-type='const llvm::User *' data-ref="173I">I</dfn>);</td></tr>
<tr><th id="537">537</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" title='llvm::FastISel::selectCast' data-ref="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" id="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj">selectCast</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col4 decl" id="174I" title='I' data-type='const llvm::User *' data-ref="174I">I</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="175Opcode" title='Opcode' data-type='unsigned int' data-ref="175Opcode">Opcode</dfn>);</td></tr>
<tr><th id="538">538</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE" title='llvm::FastISel::selectExtractValue' data-ref="_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE" id="_ZN4llvm8FastISel18selectExtractValueEPKNS_4UserE">selectExtractValue</a>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col6 decl" id="176U" title='U' data-type='const llvm::User *' data-ref="176U">U</dfn>);</td></tr>
<tr><th id="539">539</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm8FastISel17selectInsertValueEPKNS_4UserE" title='llvm::FastISel::selectInsertValue' data-ref="_ZN4llvm8FastISel17selectInsertValueEPKNS_4UserE">selectInsertValue</dfn>(<em>const</em> <a class="type" href="../IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User">User</a> *<dfn class="local col7 decl" id="177I" title='I' data-type='const llvm::User *' data-ref="177I">I</dfn>);</td></tr>
<tr><th id="540">540</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel21selectXRayCustomEventEPKNS_8CallInstE" title='llvm::FastISel::selectXRayCustomEvent' data-ref="_ZN4llvm8FastISel21selectXRayCustomEventEPKNS_8CallInstE" id="_ZN4llvm8FastISel21selectXRayCustomEventEPKNS_8CallInstE">selectXRayCustomEvent</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col8 decl" id="178II" title='II' data-type='const llvm::CallInst *' data-ref="178II">II</dfn>);</td></tr>
<tr><th id="541">541</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel20selectXRayTypedEventEPKNS_8CallInstE" title='llvm::FastISel::selectXRayTypedEvent' data-ref="_ZN4llvm8FastISel20selectXRayTypedEventEPKNS_8CallInstE" id="_ZN4llvm8FastISel20selectXRayTypedEventEPKNS_8CallInstE">selectXRayTypedEvent</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col9 decl" id="179II" title='II' data-type='const llvm::CallInst *' data-ref="179II">II</dfn>);</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><b>private</b>:</td></tr>
<tr><th id="544">544</th><td>  <i class="doc">/// Handle PHI nodes in successor blocks.</i></td></tr>
<tr><th id="545">545</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="546">546</th><td><i class="doc">  /// Emit code to ensure constants are copied into registers when needed.</i></td></tr>
<tr><th id="547">547</th><td><i class="doc">  /// Remember the virtual registers that need to be added to the Machine PHI</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  /// nodes as input.  We cannot just directly add them, because expansion might</i></td></tr>
<tr><th id="549">549</th><td><i class="doc">  /// result in multiple MBB's for one BB.  As such, the start of the BB might</i></td></tr>
<tr><th id="550">550</th><td><i class="doc">  /// correspond to a different MBB than the end.</i></td></tr>
<tr><th id="551">551</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel31handlePHINodesInSuccessorBlocksEPKNS_10BasicBlockE" title='llvm::FastISel::handlePHINodesInSuccessorBlocks' data-ref="_ZN4llvm8FastISel31handlePHINodesInSuccessorBlocksEPKNS_10BasicBlockE" id="_ZN4llvm8FastISel31handlePHINodesInSuccessorBlocksEPKNS_10BasicBlockE">handlePHINodesInSuccessorBlocks</a>(<em>const</em> <a class="type" href="../IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock">BasicBlock</a> *<dfn class="local col0 decl" id="180LLVMBB" title='LLVMBB' data-type='const llvm::BasicBlock *' data-ref="180LLVMBB">LLVMBB</dfn>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i class="doc">/// Helper for materializeRegForValue to materialize a constant in a</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// target-independent way.</i></td></tr>
<tr><th id="555">555</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19materializeConstantEPKNS_5ValueENS_3MVTE" title='llvm::FastISel::materializeConstant' data-ref="_ZN4llvm8FastISel19materializeConstantEPKNS_5ValueENS_3MVTE" id="_ZN4llvm8FastISel19materializeConstantEPKNS_5ValueENS_3MVTE">materializeConstant</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col1 decl" id="181V" title='V' data-type='const llvm::Value *' data-ref="181V">V</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col2 decl" id="182VT" title='VT' data-type='llvm::MVT' data-ref="182VT">VT</dfn>);</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <i class="doc">/// Helper for getRegForVale. This function is called when the value</i></td></tr>
<tr><th id="558">558</th><td><i class="doc">  /// isn't already available in a register and must be materialized with new</i></td></tr>
<tr><th id="559">559</th><td><i class="doc">  /// instructions.</i></td></tr>
<tr><th id="560">560</th><td>  <em>unsigned</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel22materializeRegForValueEPKNS_5ValueENS_3MVTE" title='llvm::FastISel::materializeRegForValue' data-ref="_ZN4llvm8FastISel22materializeRegForValueEPKNS_5ValueENS_3MVTE" id="_ZN4llvm8FastISel22materializeRegForValueEPKNS_5ValueENS_3MVTE">materializeRegForValue</a>(<em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col3 decl" id="183V" title='V' data-type='const llvm::Value *' data-ref="183V">V</dfn>, <a class="type" href="../Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT">MVT</a> <dfn class="local col4 decl" id="184VT" title='VT' data-type='llvm::MVT' data-ref="184VT">VT</dfn>);</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i class="doc">/// Clears LocalValueMap and moves the area for the new local variables</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">  /// to the beginning of the block. It helps to avoid spilling cached variables</i></td></tr>
<tr><th id="564">564</th><td><i class="doc">  /// across heavy instructions like calls.</i></td></tr>
<tr><th id="565">565</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel18flushLocalValueMapEv" title='llvm::FastISel::flushLocalValueMap' data-ref="_ZN4llvm8FastISel18flushLocalValueMapEv" id="_ZN4llvm8FastISel18flushLocalValueMapEv">flushLocalValueMap</a>();</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <i class="doc">/// Removes dead local value instructions after SavedLastLocalvalue.</i></td></tr>
<tr><th id="568">568</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel24removeDeadLocalValueCodeEPNS_12MachineInstrE" title='llvm::FastISel::removeDeadLocalValueCode' data-ref="_ZN4llvm8FastISel24removeDeadLocalValueCodeEPNS_12MachineInstrE" id="_ZN4llvm8FastISel24removeDeadLocalValueCodeEPNS_12MachineInstrE">removeDeadLocalValueCode</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="185SavedLastLocalValue" title='SavedLastLocalValue' data-type='llvm::MachineInstr *' data-ref="185SavedLastLocalValue">SavedLastLocalValue</dfn>);</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <b>struct</b> <dfn class="type def" id="llvm::FastISel::InstOrderMap" title='llvm::FastISel::InstOrderMap' data-ref="llvm::FastISel::InstOrderMap">InstOrderMap</dfn> {</td></tr>
<tr><th id="571">571</th><td>    <a class="type" href="../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::FastISel::InstOrderMap::Orders" title='llvm::FastISel::InstOrderMap::Orders' data-ref="llvm::FastISel::InstOrderMap::Orders">Orders</dfn>;</td></tr>
<tr><th id="572">572</th><td>    <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="llvm::FastISel::InstOrderMap::FirstTerminator" title='llvm::FastISel::InstOrderMap::FirstTerminator' data-ref="llvm::FastISel::InstOrderMap::FirstTerminator">FirstTerminator</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="573">573</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::FastISel::InstOrderMap::FirstTerminatorOrder" title='llvm::FastISel::InstOrderMap::FirstTerminatorOrder' data-ref="llvm::FastISel::InstOrderMap::FirstTerminatorOrder">FirstTerminatorOrder</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/limits.html#std::numeric_limits" title='std::numeric_limits' data-ref="std::numeric_limits">numeric_limits</a>&lt;<em>unsigned</em>&gt;::<a class="ref" href="../../../../../include/c++/7/limits.html#_ZNSt14numeric_limitsIjE3maxEv" title='std::numeric_limits&lt;unsigned int&gt;::max' data-ref="_ZNSt14numeric_limitsIjE3maxEv">max</a>();</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel12InstOrderMap10initializeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::FastISel::InstOrderMap::initialize' data-ref="_ZN4llvm8FastISel12InstOrderMap10initializeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" id="_ZN4llvm8FastISel12InstOrderMap10initializeEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">initialize</a>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="186MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="186MBB">MBB</dfn>,</td></tr>
<tr><th id="576">576</th><td>                    <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="187LastFlushPoint" title='LastFlushPoint' data-type='MachineBasicBlock::iterator' data-ref="187LastFlushPoint">LastFlushPoint</dfn>);</td></tr>
<tr><th id="577">577</th><td>  };</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td>  <i class="doc">/// Sinks the local value materialization instruction LocalMI to its first use</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// in the basic block, or deletes it if it is not used.</i></td></tr>
<tr><th id="581">581</th><td>  <em>void</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel29sinkLocalValueMaterializationERNS_12MachineInstrEjRNS0_12InstOrderMapE" title='llvm::FastISel::sinkLocalValueMaterialization' data-ref="_ZN4llvm8FastISel29sinkLocalValueMaterializationERNS_12MachineInstrEjRNS0_12InstOrderMapE" id="_ZN4llvm8FastISel29sinkLocalValueMaterializationERNS_12MachineInstrEjRNS0_12InstOrderMapE">sinkLocalValueMaterialization</a>(<a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188LocalMI" title='LocalMI' data-type='llvm::MachineInstr &amp;' data-ref="188LocalMI">LocalMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="189DefReg" title='DefReg' data-type='unsigned int' data-ref="189DefReg">DefReg</dfn>,</td></tr>
<tr><th id="582">582</th><td>                                     <a class="type" href="#llvm::FastISel::InstOrderMap" title='llvm::FastISel::InstOrderMap' data-ref="llvm::FastISel::InstOrderMap">InstOrderMap</a> &amp;<dfn class="local col0 decl" id="190OrderMap" title='OrderMap' data-type='llvm::FastISel::InstOrderMap &amp;' data-ref="190OrderMap">OrderMap</dfn>);</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i class="doc">/// Insertion point before trying to select the current instruction.</i></td></tr>
<tr><th id="585">585</th><td>  <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl" id="llvm::FastISel::SavedInsertPt" title='llvm::FastISel::SavedInsertPt' data-ref="llvm::FastISel::SavedInsertPt">SavedInsertPt</dfn>;</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i class="doc">/// Add a stackmap or patchpoint intrinsic call's live variable</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// operands to a stackmap or patchpoint machine instruction.</i></td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel19addStackMapLiveVarsERNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_8CallInstEj" title='llvm::FastISel::addStackMapLiveVars' data-ref="_ZN4llvm8FastISel19addStackMapLiveVarsERNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_8CallInstEj" id="_ZN4llvm8FastISel19addStackMapLiveVarsERNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_8CallInstEj">addStackMapLiveVars</a>(<a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="191Ops" title='Ops' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="191Ops">Ops</dfn>,</td></tr>
<tr><th id="590">590</th><td>                           <em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col2 decl" id="192CI" title='CI' data-type='const llvm::CallInst *' data-ref="192CI">CI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193StartIdx" title='StartIdx' data-type='unsigned int' data-ref="193StartIdx">StartIdx</dfn>);</td></tr>
<tr><th id="591">591</th><td>  <em>bool</em> <a class="decl" href="../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html#_ZN4llvm8FastISel17lowerCallOperandsEPKNS_8CallInstEjjPKNS_5ValueEbRNS0_16CallLoweringInfoE" title='llvm::FastISel::lowerCallOperands' data-ref="_ZN4llvm8FastISel17lowerCallOperandsEPKNS_8CallInstEjjPKNS_5ValueEbRNS0_16CallLoweringInfoE" id="_ZN4llvm8FastISel17lowerCallOperandsEPKNS_8CallInstEjjPKNS_5ValueEbRNS0_16CallLoweringInfoE">lowerCallOperands</a>(<em>const</em> <a class="type" href="../IR/Instructions.h.html#llvm::CallInst" title='llvm::CallInst' data-ref="llvm::CallInst">CallInst</a> *<dfn class="local col4 decl" id="194CI" title='CI' data-type='const llvm::CallInst *' data-ref="194CI">CI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="195ArgIdx" title='ArgIdx' data-type='unsigned int' data-ref="195ArgIdx">ArgIdx</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="196NumArgs" title='NumArgs' data-type='unsigned int' data-ref="196NumArgs">NumArgs</dfn>,</td></tr>
<tr><th id="592">592</th><td>                         <em>const</em> <a class="type" href="../IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value">Value</a> *<dfn class="local col7 decl" id="197Callee" title='Callee' data-type='const llvm::Value *' data-ref="197Callee">Callee</dfn>, <em>bool</em> <dfn class="local col8 decl" id="198ForceRetVoidTy" title='ForceRetVoidTy' data-type='bool' data-ref="198ForceRetVoidTy">ForceRetVoidTy</dfn>,</td></tr>
<tr><th id="593">593</th><td>                         <a class="type" href="#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col9 decl" id="199CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="199CLI">CLI</dfn>);</td></tr>
<tr><th id="594">594</th><td>};</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_CODEGEN_FASTISEL_H</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/SelectionDAG/FastISel.cpp.html'>llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
