Analysis & Synthesis report for AB_3265_Task4
Sat Mar 23 13:07:38 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |AB_3265_Task6|Identify_fault:FI|state
 10. State Machine - |AB_3265_Task6|uart_tx:uart_LF_tx|state
 11. State Machine - |AB_3265_Task6|uart_rx:uart_LF_rx|state2
 12. State Machine - |AB_3265_Task6|uart_rx:uart_LF_rx|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg
 20. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4
 21. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch
 22. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux
 23. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcmux
 24. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf
 25. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux
 26. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu
 27. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd
 28. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux
 29. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux
 30. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|instr_mem:imem
 31. Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|data_mem:dmem
 32. Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux"
 33. Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd"
 34. Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu"
 35. Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf"
 36. Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4"
 37. Port Connectivity Checks: "t2b_riscv_cpu:cpu"
 38. Port Connectivity Checks: "write_points:wr_p"
 39. Port Connectivity Checks: "Identify_fault:FI"
 40. Port Connectivity Checks: "t1c_pulse_gen_detect:ultra"
 41. Port Connectivity Checks: "uart_rx:uart_LF_rx"
 42. Port Connectivity Checks: "pwm_generator:pm2"
 43. Port Connectivity Checks: "pwm_generator:pm1"
 44. Port Connectivity Checks: "Line_Follower:lf"
 45. Logic Analyzer Interface Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Connections to In-System Debugging Instance "auto_lai_0"
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 23 13:07:38 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; AB_3265_Task4                               ;
; Top-level Entity Name              ; AB_3265_Task6                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 11,942                                      ;
;     Total combinational functions  ; 9,545                                       ;
;     Dedicated logic registers      ; 4,424                                       ;
; Total registers                    ; 4424                                        ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; AB_3265_Task6      ; AB_3265_Task4      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; AB_3265_Task6.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v                                                    ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_tx.v                                                          ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v                                                          ;             ;
; t1c_pulse_gen_detect.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t1c_pulse_gen_detect.v                                             ;             ;
; pwm_generator.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/pwm_generator.v                                                    ;             ;
; Line_Follower.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v                                                    ;             ;
; Identify_fault.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v                                                   ;             ;
; ADC_Controller.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/ADC_Controller.v                                                   ;             ;
; write_points.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/write_points.v                                                     ;             ;
; program_dump.hex                                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/program_dump.hex                                                   ;             ;
; t2b_riscv_cpu.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v                                                    ;             ;
; riscv_cpu.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/riscv_cpu.v                                                        ;             ;
; instr_mem.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/instr_mem.v                                                        ;             ;
; data_mem.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v                                                         ;             ;
; verilog_codes/store_extend.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/store_extend.v                                       ;             ;
; verilog_codes/reset_ff.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v                                           ;             ;
; verilog_codes/reg_file.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reg_file.v                                           ;             ;
; verilog_codes/mux4.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/mux4.v                                               ;             ;
; verilog_codes/mux2.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/mux2.v                                               ;             ;
; verilog_codes/main_decoder.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v                                       ;             ;
; verilog_codes/load_extend.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/load_extend.v                                        ;             ;
; verilog_codes/imm_extend.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/imm_extend.v                                         ;             ;
; verilog_codes/datapath.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v                                           ;             ;
; verilog_codes/controller.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/controller.v                                         ;             ;
; verilog_codes/alu_decoder.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v                                        ;             ;
; verilog_codes/alu.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu.v                                                ;             ;
; verilog_codes/adder.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/adder.v                                              ;             ;
; Frequency_Scaling.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Frequency_Scaling.v                                                ;             ;
; sld_multitap.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_multitap.vhd                                                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld0d5986c1/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimated Total logic elements              ; 11,942                           ;
;                                             ;                                  ;
; Total combinational functions               ; 9545                             ;
; Logic element usage by number of LUT inputs ;                                  ;
;     -- 4 input functions                    ; 7562                             ;
;     -- 3 input functions                    ; 1221                             ;
;     -- <=2 input functions                  ; 762                              ;
;                                             ;                                  ;
; Logic elements by mode                      ;                                  ;
;     -- normal mode                          ; 9062                             ;
;     -- arithmetic mode                      ; 483                              ;
;                                             ;                                  ;
; Total registers                             ; 4424                             ;
;     -- Dedicated logic registers            ; 4424                             ;
;     -- I/O registers                        ; 0                                ;
;                                             ;                                  ;
; I/O pins                                    ; 73                               ;
;                                             ;                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; Frequency_Scaling:fs|clk_3125KHz ;
; Maximum fan-out                             ; 3257                             ;
; Total fan-out                               ; 48883                            ;
; Average fan-out                             ; 3.46                             ;
+---------------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AB_3265_Task6                                                                                                                          ; 9545 (2)            ; 4424 (0)                  ; 0           ; 0            ; 0       ; 0         ; 73   ; 0            ; |AB_3265_Task6                                                                                                                                                                                                                                                                                                                                            ; AB_3265_Task6                     ; work         ;
;    |ADC_Controller:adc|                                                                                                                 ; 29 (29)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|ADC_Controller:adc                                                                                                                                                                                                                                                                                                                         ; ADC_Controller                    ; work         ;
;    |Frequency_Scaling:fs|                                                                                                               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|Frequency_Scaling:fs                                                                                                                                                                                                                                                                                                                       ; Frequency_Scaling                 ; work         ;
;    |Identify_fault:FI|                                                                                                                  ; 259 (259)           ; 123 (123)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|Identify_fault:FI                                                                                                                                                                                                                                                                                                                          ; Identify_fault                    ; work         ;
;    |Line_Follower:lf|                                                                                                                   ; 2914 (2914)         ; 629 (629)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|Line_Follower:lf                                                                                                                                                                                                                                                                                                                           ; Line_Follower                     ; work         ;
;    |pwm_generator:pm1|                                                                                                                  ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|pwm_generator:pm1                                                                                                                                                                                                                                                                                                                          ; pwm_generator                     ; work         ;
;    |pwm_generator:pm2|                                                                                                                  ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|pwm_generator:pm2                                                                                                                                                                                                                                                                                                                          ; pwm_generator                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 77 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 77 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (81)            ; 72 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_multitap:auto_lai_0|                                                                                                            ; 33 (10)             ; 18 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_multitap:auto_lai_0                                                                                                                                                                                                                                                                                                                    ; sld_multitap                      ; work         ;
;       |sld_rom_sr:info_rom_sr|                                                                                                          ; 23 (23)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|sld_multitap:auto_lai_0|sld_rom_sr:info_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |t1c_pulse_gen_detect:ultra|                                                                                                         ; 86 (86)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t1c_pulse_gen_detect:ultra                                                                                                                                                                                                                                                                                                                 ; t1c_pulse_gen_detect              ; work         ;
;    |t2b_riscv_cpu:cpu|                                                                                                                  ; 5775 (26)           ; 3175 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu                                                                                                                                                                                                                                                                                                                          ; t2b_riscv_cpu                     ; work         ;
;       |data_mem:dmem|                                                                                                                   ; 1640 (1640)         ; 2119 (2119)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem                                                                                                                                                                                                                                                                                                            ; data_mem                          ; work         ;
;       |instr_mem:imem|                                                                                                                  ; 663 (663)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|instr_mem:imem                                                                                                                                                                                                                                                                                                           ; instr_mem                         ; work         ;
;       |riscv_cpu:rvsingle|                                                                                                              ; 3446 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle                                                                                                                                                                                                                                                                                                       ; riscv_cpu                         ; work         ;
;          |controller:c|                                                                                                                 ; 63 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c                                                                                                                                                                                                                                                                                          ; controller                        ; work         ;
;             |alu_decoder:ad|                                                                                                            ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad                                                                                                                                                                                                                                                                           ; alu_decoder                       ; work         ;
;             |main_decoder:md|                                                                                                           ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md                                                                                                                                                                                                                                                                          ; main_decoder                      ; work         ;
;          |datapath:dp|                                                                                                                  ; 3383 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp                                                                                                                                                                                                                                                                                           ; datapath                          ; work         ;
;             |adder:auipcadd|                                                                                                            ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd                                                                                                                                                                                                                                                                            ; adder                             ; work         ;
;             |adder:pcadd4|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                                              ; adder                             ; work         ;
;             |adder:pcaddbranch|                                                                                                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                                         ; adder                             ; work         ;
;             |alu:alu|                                                                                                                   ; 624 (624)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu                                                                                                                                                                                                                                                                                   ; alu                               ; work         ;
;             |imm_extend:ext|                                                                                                            ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|imm_extend:ext                                                                                                                                                                                                                                                                            ; imm_extend                        ; work         ;
;             |mux2:pcjalrmux|                                                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux                                                                                                                                                                                                                                                                            ; mux2                              ; work         ;
;             |mux2:srcbmux|                                                                                                              ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                                              ; mux2                              ; work         ;
;             |mux4:resultmux|                                                                                                            ; 152 (152)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                                            ; mux4                              ; work         ;
;             |reg_file:rf|                                                                                                               ; 2445 (2445)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                                               ; reg_file                          ; work         ;
;             |reset_ff:pcreg|                                                                                                            ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg                                                                                                                                                                                                                                                                            ; reset_ff                          ; work         ;
;    |uart_rx:uart_LF_rx|                                                                                                                 ; 227 (227)           ; 199 (199)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|uart_rx:uart_LF_rx                                                                                                                                                                                                                                                                                                                         ; uart_rx                           ; work         ;
;    |uart_tx:uart_LF_tx|                                                                                                                 ; 70 (70)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|uart_tx:uart_LF_tx                                                                                                                                                                                                                                                                                                                         ; uart_tx                           ; work         ;
;    |write_points:wr_p|                                                                                                                  ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_3265_Task6|write_points:wr_p                                                                                                                                                                                                                                                                                                                          ; write_points                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_3265_Task6|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AB_3265_Task6|Identify_fault:FI|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------------+-------------+-------------+-------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name               ; state.end_state ; state.BDM_s ; state.BPM_s ; state.FIM_s ; state.message40 ; state.message39 ; state.message38 ; state.message37 ; state.message36 ; state.message35 ; state.end_message3 ; state.message34 ; state.message33 ; state.message32 ; state.message31 ; state.message30 ; state.message29 ; state.message28 ; state.message27 ; state.message26 ; state.message25 ; state.message24 ; state.end_message2 ; state.message23 ; state.message22 ; state.message21 ; state.message20 ; state.message19 ; state.message18 ; state.message17 ; state.message16 ; state.message15 ; state.message14 ; state.message13 ; state.message12 ; state.message11 ; state.end_message1 ; state.message10 ; state.message9 ; state.message8 ; state.message7 ; state.message6 ; state.message5 ; state.message4 ; state.message3 ; state.message2 ; state.message1 ; state.00000000 ;
+--------------------+-----------------+-------------+-------------+-------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; state.00000000     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; state.message1     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; state.message2     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; state.message3     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; state.message4     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; state.message5     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message6     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message7     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message8     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message9     ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message10    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.end_message1 ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message11    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message12    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message13    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message14    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message15    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message16    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message17    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message18    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message19    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message20    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message21    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message22    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message23    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.end_message2 ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message24    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message25    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message26    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message27    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message28    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message29    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message30    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message31    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message32    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message33    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message34    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.end_message3 ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message35    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message36    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message37    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message38    ; 0               ; 0           ; 0           ; 0           ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message39    ; 0               ; 0           ; 0           ; 0           ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.message40    ; 0               ; 0           ; 0           ; 0           ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.FIM_s        ; 0               ; 0           ; 0           ; 1           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.BPM_s        ; 0               ; 0           ; 1           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.BDM_s        ; 0               ; 1           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.end_state    ; 1               ; 0           ; 0           ; 0           ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+--------------------+-----------------+-------------+-------------+-------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |AB_3265_Task6|uart_tx:uart_LF_tx|state                                       ;
+----------------------+------------------+----------------------+-------------------+----------+
; Name                 ; state.STOP_STATE ; state.SEND_BIT_STATE ; state.START_STATE ; state.00 ;
+----------------------+------------------+----------------------+-------------------+----------+
; state.00             ; 0                ; 0                    ; 0                 ; 0        ;
; state.START_STATE    ; 0                ; 0                    ; 1                 ; 1        ;
; state.SEND_BIT_STATE ; 0                ; 1                    ; 0                 ; 1        ;
; state.STOP_STATE     ; 1                ; 0                    ; 0                 ; 1        ;
+----------------------+------------------+----------------------+-------------------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |AB_3265_Task6|uart_rx:uart_LF_rx|state2              ;
+--------------------+------------+--------------------+----------------+
; Name               ; state2.000 ; state2.RESET_STATE ; state2.STORING ;
+--------------------+------------+--------------------+----------------+
; state2.000         ; 0          ; 0                  ; 0              ;
; state2.STORING     ; 1          ; 0                  ; 1              ;
; state2.RESET_STATE ; 1          ; 1                  ; 0              ;
+--------------------+------------+--------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |AB_3265_Task6|uart_rx:uart_LF_rx|state                                     ;
+---------------------+------------------+---------------------+-------------------+----------+
; Name                ; state.STOP_STATE ; state.GET_BIT_STATE ; state.START_STATE ; state.00 ;
+---------------------+------------------+---------------------+-------------------+----------+
; state.00            ; 0                ; 0                   ; 0                 ; 0        ;
; state.START_STATE   ; 0                ; 0                   ; 1                 ; 1        ;
; state.GET_BIT_STATE ; 0                ; 1                   ; 0                 ; 1        ;
; state.STOP_STATE    ; 1                ; 0                   ; 0                 ; 1        ;
+---------------------+------------------+---------------------+-------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                    ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                     ; Latch Enable Signal                                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------+
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[14] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[15] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[6]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[13] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[2] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|Selector5   ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[3] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|Selector5   ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[0] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|Selector5   ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[1] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|Selector5   ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[0]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[11] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[10] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[16] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[7]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[2]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[3]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[1]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[4]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[5]  ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[12] ; t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector26 ; yes                    ;
; Number of user-specified and inferred latches = 21                             ;                                                                              ;                        ;
+--------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+------------------------------------------------+---------------------------------------------------+
; Register name                                  ; Reason for Removal                                ;
+------------------------------------------------+---------------------------------------------------+
; write_points:wr_p|Ext_DataAdr[0,1,3..7]        ; Stuck at GND due to stuck port data_in            ;
; write_points:wr_p|states[2..4]                 ; Stuck at GND due to stuck port data_in            ;
; write_points:wr_p|Ext_WriteData[8..31]         ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[0][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[1][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[2][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[3][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[5][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[6][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[8][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[9][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][0]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][1]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][2]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][3]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][4]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][5]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][6]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[11][7]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][0]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][1]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][2]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][3]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][4]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][5]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][6]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[12][7]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[0][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[1][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[2][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[3][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[4][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[5][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[6][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[7][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[9][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][0]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][1]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][2]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][3]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][4]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][5]                   ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][6]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[10][7]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][0]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[0][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[1][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[2][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[3][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[5][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][5]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[6][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][1]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][2]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][3]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[8][7]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][0]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][1]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][2]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][3]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][4]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][5]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][6]                    ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[9][7]                    ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|next_node[5]                  ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|current_node[5]               ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|total_message[5]              ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|SP[5..7]                      ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|EP[5..7]                      ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|FIM[4][0]                    ; Merged with Identify_fault:FI|BDM[4][0]           ;
; Identify_fault:FI|FIM[4][1]                    ; Merged with Identify_fault:FI|BDM[4][1]           ;
; Identify_fault:FI|FIM[4][2]                    ; Merged with Identify_fault:FI|BDM[4][2]           ;
; Identify_fault:FI|BDM[4][5]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|BDM[4][7]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|BDM[7][3]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|BDM[7][6]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|BDM[7][7]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[4][3]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[4][5]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[4][7]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[7][3]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[7][6]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[7][7]                    ; Merged with Identify_fault:FI|BDM[4][3]           ;
; Identify_fault:FI|FIM[4][4]                    ; Merged with Identify_fault:FI|BDM[4][4]           ;
; Identify_fault:FI|BDM[7][4]                    ; Merged with Identify_fault:FI|BDM[4][6]           ;
; Identify_fault:FI|BDM[7][5]                    ; Merged with Identify_fault:FI|BDM[4][6]           ;
; Identify_fault:FI|FIM[4][6]                    ; Merged with Identify_fault:FI|BDM[4][6]           ;
; Identify_fault:FI|FIM[7][4]                    ; Merged with Identify_fault:FI|BDM[4][6]           ;
; Identify_fault:FI|FIM[7][5]                    ; Merged with Identify_fault:FI|BDM[4][6]           ;
; Identify_fault:FI|FIM[7][0]                    ; Merged with Identify_fault:FI|BDM[7][0]           ;
; Identify_fault:FI|FIM[7][1]                    ; Merged with Identify_fault:FI|BDM[7][1]           ;
; Identify_fault:FI|FIM[7][2]                    ; Merged with Identify_fault:FI|BDM[7][2]           ;
; Identify_fault:FI|BDM[10][6]                   ; Merged with Identify_fault:FI|BDM[10][3]          ;
; Identify_fault:FI|BDM[10][7]                   ; Merged with Identify_fault:FI|BDM[10][3]          ;
; Identify_fault:FI|BDM[10][5]                   ; Merged with Identify_fault:FI|BDM[10][4]          ;
; Identify_fault:FI|BPM[8][6]                    ; Merged with Identify_fault:FI|BPM[8][3]           ;
; Identify_fault:FI|BPM[8][7]                    ; Merged with Identify_fault:FI|BPM[8][3]           ;
; Identify_fault:FI|BPM[8][5]                    ; Merged with Identify_fault:FI|BPM[8][4]           ;
; ADC_Controller:adc|mem1[2][1]                  ; Merged with ADC_Controller:adc|mem1[2][0]         ;
; ADC_Controller:adc|mem1[1][2]                  ; Merged with ADC_Controller:adc|mem1[2][0]         ;
; ADC_Controller:adc|mem1[0][0]                  ; Merged with ADC_Controller:adc|mem1[2][0]         ;
; ADC_Controller:adc|mem1[1][1]                  ; Merged with ADC_Controller:adc|mem1[2][2]         ;
; ADC_Controller:adc|mem1[1][0]                  ; Merged with ADC_Controller:adc|mem1[2][2]         ;
; ADC_Controller:adc|mem1[0][1]                  ; Merged with ADC_Controller:adc|mem1[2][2]         ;
; ADC_Controller:adc|mem1[0][2]                  ; Merged with ADC_Controller:adc|mem1[2][2]         ;
; Line_Follower:lf|em2                           ; Merged with Line_Follower:lf|em1                  ;
; Line_Follower:lf|shortest_path[29][4]          ; Merged with Line_Follower:lf|shortest_path[29][2] ;
; Line_Follower:lf|shortest_path[28][4]          ; Merged with Line_Follower:lf|shortest_path[28][2] ;
; Line_Follower:lf|shortest_path[27][4]          ; Merged with Line_Follower:lf|shortest_path[27][2] ;
; Line_Follower:lf|shortest_path[26][4]          ; Merged with Line_Follower:lf|shortest_path[26][2] ;
; Line_Follower:lf|shortest_path[25][4]          ; Merged with Line_Follower:lf|shortest_path[25][2] ;
; Line_Follower:lf|shortest_path[24][4]          ; Merged with Line_Follower:lf|shortest_path[24][2] ;
; Line_Follower:lf|shortest_path[23][4]          ; Merged with Line_Follower:lf|shortest_path[23][2] ;
; Line_Follower:lf|shortest_path[22][4]          ; Merged with Line_Follower:lf|shortest_path[22][2] ;
; Line_Follower:lf|shortest_path[21][4]          ; Merged with Line_Follower:lf|shortest_path[21][2] ;
; Line_Follower:lf|shortest_path[20][4]          ; Merged with Line_Follower:lf|shortest_path[20][2] ;
; Line_Follower:lf|shortest_path[19][4]          ; Merged with Line_Follower:lf|shortest_path[19][2] ;
; Line_Follower:lf|shortest_path[18][4]          ; Merged with Line_Follower:lf|shortest_path[18][2] ;
; Line_Follower:lf|shortest_path[17][4]          ; Merged with Line_Follower:lf|shortest_path[17][2] ;
; Line_Follower:lf|shortest_path[16][4]          ; Merged with Line_Follower:lf|shortest_path[16][2] ;
; pwm_generator:pm1|counter_B[3]                 ; Merged with ADC_Controller:adc|sp_counter[3]      ;
; pwm_generator:pm2|counter_B[3]                 ; Merged with ADC_Controller:adc|sp_counter[3]      ;
; pwm_generator:pm1|counter_B[2]                 ; Merged with ADC_Controller:adc|sp_counter[2]      ;
; pwm_generator:pm2|counter_B[2]                 ; Merged with ADC_Controller:adc|sp_counter[2]      ;
; pwm_generator:pm1|counter_B[1]                 ; Merged with ADC_Controller:adc|sp_counter[1]      ;
; pwm_generator:pm2|counter_B[1]                 ; Merged with ADC_Controller:adc|sp_counter[1]      ;
; pwm_generator:pm1|counter_B[0]                 ; Merged with ADC_Controller:adc|sp_counter[0]      ;
; pwm_generator:pm2|counter_B[0]                 ; Merged with ADC_Controller:adc|sp_counter[0]      ;
; write_points:wr_p|Ext_WriteData[6,7]           ; Merged with write_points:wr_p|Ext_WriteData[5]    ;
; Identify_fault:FI|BDM[10][3]                   ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[8][3]                    ; Stuck at GND due to stuck port data_in            ;
; ADC_Controller:adc|mem1[2][0]                  ; Stuck at VCC due to stuck port data_in            ;
; ADC_Controller:adc|mem1[2][2]                  ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BDM[4][3]                    ; Stuck at GND due to stuck port data_in            ;
; write_points:wr_p|Ext_WriteData[5]             ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|no1[0]                        ; Merged with Line_Follower:lf|no2[0]               ;
; t1c_pulse_gen_detect:ultra|echo_duration[0..4] ; Lost fanout                                       ;
; Identify_fault:FI|BDM[4][6]                    ; Stuck at VCC due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[29][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[28][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[27][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[26][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[25][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[24][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[23][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[22][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[21][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[20][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[19][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[18][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[17][1]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|shortest_path[16][1]          ; Stuck at GND due to stuck port data_in            ;
; Identify_fault:FI|BPM[8][4]                    ; Stuck at VCC due to stuck port data_in            ;
; Identify_fault:FI|BDM[10][4]                   ; Stuck at VCC due to stuck port data_in            ;
; Line_Follower:lf|counter3[28..31]              ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|msg_counter_eu[1..3]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|msg_counter_cu[1..3]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|msg_counter_ru[1..3]          ; Stuck at GND due to stuck port data_in            ;
; ADC_Controller:adc|channel_select[2]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|counter3[27]                  ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|dir[4]                        ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[0][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[1][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[2][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[3][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[4][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[5][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[6][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[7][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[8][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[9][4]           ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[10][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[11][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[12][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[13][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[14][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[15][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[16][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[17][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[18][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[19][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[24][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[25][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[26][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[27][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[28][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[29][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[20][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[21][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[22][4]          ; Stuck at GND due to stuck port data_in            ;
; Line_Follower:lf|direction_arr[23][4]          ; Stuck at GND due to stuck port data_in            ;
; ADC_Controller:adc|data_counter[0]             ; Merged with ADC_Controller:adc|din_counter[0]     ;
; Identify_fault:FI|BDM[4][0]                    ; Merged with Identify_fault:FI|BDM[4][4]           ;
; Identify_fault:FI|BDM[4][1]                    ; Merged with Identify_fault:FI|BDM[4][2]           ;
; Identify_fault:FI|state~50                     ; Lost fanout                                       ;
; Identify_fault:FI|state~51                     ; Lost fanout                                       ;
; Identify_fault:FI|state~52                     ; Lost fanout                                       ;
; Identify_fault:FI|state~53                     ; Lost fanout                                       ;
; Identify_fault:FI|state~54                     ; Lost fanout                                       ;
; Identify_fault:FI|state~55                     ; Lost fanout                                       ;
; Identify_fault:FI|state~56                     ; Lost fanout                                       ;
; Identify_fault:FI|state~57                     ; Lost fanout                                       ;
; uart_tx:uart_LF_tx|state~2                     ; Lost fanout                                       ;
; uart_tx:uart_LF_tx|state~3                     ; Lost fanout                                       ;
; uart_rx:uart_LF_rx|state2~4                    ; Lost fanout                                       ;
; uart_rx:uart_LF_rx|state~2                     ; Lost fanout                                       ;
; uart_rx:uart_LF_rx|state~3                     ; Lost fanout                                       ;
; ADC_Controller:adc|data_counter[1]             ; Merged with ADC_Controller:adc|din_counter[1]     ;
; ADC_Controller:adc|data_counter[2]             ; Merged with ADC_Controller:adc|din_counter[2]     ;
; ADC_Controller:adc|data_counter[3]             ; Merged with ADC_Controller:adc|din_counter[3]     ;
; Line_Follower:lf|msg_counter_ru[0]             ; Merged with Line_Follower:lf|skip_led3_red        ;
; Line_Follower:lf|msg_counter_cu[0]             ; Merged with Line_Follower:lf|skip_led2_red        ;
; Line_Follower:lf|msg_counter_eu[0]             ; Merged with Line_Follower:lf|skip_led1_red        ;
; Identify_fault:FI|data[7]                      ; Stuck at GND due to stuck port data_in            ;
; Total Number of Removed Registers = 426        ;                                                   ;
+------------------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Line_Follower:lf|dir[4]       ; Stuck at GND              ; Line_Follower:lf|direction_arr[0][4], Line_Follower:lf|direction_arr[1][4],   ;
;                               ; due to stuck port data_in ; Line_Follower:lf|direction_arr[2][4], Line_Follower:lf|direction_arr[3][4],   ;
;                               ;                           ; Line_Follower:lf|direction_arr[4][4], Line_Follower:lf|direction_arr[5][4],   ;
;                               ;                           ; Line_Follower:lf|direction_arr[6][4], Line_Follower:lf|direction_arr[7][4],   ;
;                               ;                           ; Line_Follower:lf|direction_arr[8][4], Line_Follower:lf|direction_arr[9][4],   ;
;                               ;                           ; Line_Follower:lf|direction_arr[10][4], Line_Follower:lf|direction_arr[11][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[12][4], Line_Follower:lf|direction_arr[13][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[14][4], Line_Follower:lf|direction_arr[15][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[16][4], Line_Follower:lf|direction_arr[17][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[18][4], Line_Follower:lf|direction_arr[19][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[24][4], Line_Follower:lf|direction_arr[25][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[26][4], Line_Follower:lf|direction_arr[27][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[28][4], Line_Follower:lf|direction_arr[29][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[20][4], Line_Follower:lf|direction_arr[21][4], ;
;                               ;                           ; Line_Follower:lf|direction_arr[22][4], Line_Follower:lf|direction_arr[23][4]  ;
; Line_Follower:lf|next_node[5] ; Stuck at GND              ; Identify_fault:FI|BPM[8][3], Identify_fault:FI|BDM[4][3],                     ;
;                               ; due to stuck port data_in ; Identify_fault:FI|BDM[4][6], Line_Follower:lf|shortest_path[29][1],           ;
;                               ;                           ; Line_Follower:lf|shortest_path[28][1], Line_Follower:lf|shortest_path[27][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[26][1], Line_Follower:lf|shortest_path[25][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[24][1], Line_Follower:lf|shortest_path[23][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[22][1], Line_Follower:lf|shortest_path[21][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[20][1], Line_Follower:lf|shortest_path[19][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[18][1], Line_Follower:lf|shortest_path[17][1], ;
;                               ;                           ; Line_Follower:lf|shortest_path[16][1], Identify_fault:FI|BPM[8][4]            ;
; Identify_fault:FI|BDM[0][7]   ; Stuck at GND              ; Identify_fault:FI|data[7]                                                     ;
;                               ; due to stuck port data_in ;                                                                               ;
; Line_Follower:lf|SP[5]        ; Stuck at GND              ; write_points:wr_p|Ext_WriteData[5]                                            ;
;                               ; due to stuck port data_in ;                                                                               ;
; Line_Follower:lf|counter3[31] ; Stuck at GND              ; Line_Follower:lf|counter3[27]                                                 ;
;                               ; due to stuck port data_in ;                                                                               ;
+-------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4424  ;
; Number of registers using Synchronous Clear  ; 275   ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3935  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; write_points:wr_p|reset                                                                                                                                                                                                                                                                                                         ; 200     ;
; ADC_Controller:adc|adc_cs                                                                                                                                                                                                                                                                                                       ; 2       ;
; Line_Follower:lf|cpu_reset                                                                                                                                                                                                                                                                                                      ; 3       ;
; pwm_generator:pm1|pwm_signal                                                                                                                                                                                                                                                                                                    ; 2       ;
; pwm_generator:pm2|pwm_signal                                                                                                                                                                                                                                                                                                    ; 2       ;
; Line_Follower:lf|RU_fault_toggle[0]                                                                                                                                                                                                                                                                                             ; 7       ;
; uart_rx:uart_LF_rx|rxt                                                                                                                                                                                                                                                                                                          ; 12      ;
; uart_rx:uart_LF_rx|rx_buffer                                                                                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[0][18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[1][6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[2][11]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[3][30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[4][5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[5][31]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[6][20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[7][14]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[8][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[9][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[10][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[11][16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[12][8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[13][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[14][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[15][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[16][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[17][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[18][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[19][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[20][9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[21][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[22][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[23][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[24][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[25][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[26][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[27][25] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[28][6]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[29][9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[30][4]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr[31][5]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|write_points:wr_p|Ext_WriteData[4]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[0]              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[9]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AB_3265_Task6|ADC_Controller:adc|channel_select[2]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|EU_fault_toggle[2]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|CU_fault_toggle[2]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|RU_fault_toggle[2]                                               ;
; 3:1                ; 70 bits   ; 140 LEs       ; 70 LEs               ; 70 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|path9[0]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|Identify_fault:FI|counter[18]                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[3][29]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[0][30]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[1][15]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[2][18]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[4][15]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[5][28]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[6][26]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[7][27]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[8][19]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[9][30]                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[10][31]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[11][27]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[12][18]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[13][20]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[14][15]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[15][26]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[16][31]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[17][25]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[18][16]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[19][19]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[20][17]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[21][21]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[22][17]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[23][27]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[24][28]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[25][26]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[26][28]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[27][28]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[28][18]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[29][17]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[30][22]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[31][22]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[32][23]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[33][16]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[34][22]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[35][18]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[36][17]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[37][26]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[38][23]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[39][19]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[40][19]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[41][20]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[42][25]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[43][19]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[44][23]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[45][26]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[46][21]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[47][23]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[48][30]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[49][31]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[50][16]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[51][20]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[52][20]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[53][26]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[54][28]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[55][20]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[56][27]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[57][23]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[58][25]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[59][24]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[60][31]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[61][27]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[62][27]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[63][18]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AB_3265_Task6|t1c_pulse_gen_detect:ultra|time_counter[7]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[63][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[62][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[61][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[60][1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[59][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[58][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[57][1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[56][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[55][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[54][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[53][1]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[52][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[51][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[50][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[49][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[48][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[47][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[46][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[45][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[44][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[43][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[42][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[41][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[40][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[39][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[38][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[37][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[36][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[35][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[34][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[33][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[32][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[31][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[30][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[29][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[28][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[27][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[26][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[25][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[24][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[23][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[22][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[21][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[20][0]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[19][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[18][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[17][5]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[16][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[15][7]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[14][2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[13][3]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[12][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[11][6]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[10][4]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[9][4]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[8][2]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[7][2]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[6][1]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[5][6]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[4][6]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[3][7]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[2][6]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[1][6]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[0][3]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AB_3265_Task6|Identify_fault:FI|BDM[10][0]                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AB_3265_Task6|Identify_fault:FI|BPM[8][0]                                                       ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[0][3]                                                      ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[2][0]                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[111]                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[97]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[91]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[86]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[72]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[71]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[61]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[50]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[41]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[34]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[28]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[15]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|rx_string[20]                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[29][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[28][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[27][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[26][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[25][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[24][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[23][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[22][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[21][1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[20][0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[19][0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[18][0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[17][0]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[16][0]                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram[3][9]                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|uartcount[6]                                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_3265_Task6|uart_tx:uart_LF_tx|counter[12]                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_3265_Task6|uart_rx:uart_LF_rx|counter[5]                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|led1r                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|led2b                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[29][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[28][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[27][2]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[26][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[25][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[24][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[23][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[22][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[21][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[20][2]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[19][2]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[18][3]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[17][2]                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[16][2]                                             ;
; 130:1              ; 32 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |AB_3265_Task6|Line_Follower:lf|cpu_counter[4]                                                   ;
; 130:1              ; 5 bits    ; 430 LEs       ; 10 LEs               ; 420 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|size_of_path[3]                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|led3b                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[0][4]                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[2][4]                                                      ;
; 11:1               ; 7 bits    ; 49 LEs        ; 42 LEs               ; 7 LEs                  ; Yes        ; |AB_3265_Task6|Identify_fault:FI|BDM[4][4]                                                       ;
; 70:1               ; 2 bits    ; 92 LEs        ; 4 LEs                ; 88 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[15][1]                                             ;
; 70:1               ; 2 bits    ; 92 LEs        ; 4 LEs                ; 88 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[14][0]                                             ;
; 70:1               ; 2 bits    ; 92 LEs        ; 4 LEs                ; 88 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[13][1]                                             ;
; 73:1               ; 3 bits    ; 144 LEs       ; 6 LEs                ; 138 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[15][2]                                             ;
; 73:1               ; 3 bits    ; 144 LEs       ; 6 LEs                ; 138 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[14][2]                                             ;
; 73:1               ; 3 bits    ; 144 LEs       ; 6 LEs                ; 138 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[13][2]                                             ;
; 159:1              ; 3 bits    ; 318 LEs       ; 60 LEs               ; 258 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|Start[0]                                                         ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[12][1]                                             ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[11][1]                                             ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[10][1]                                             ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[9][1]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[8][0]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[7][0]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[6][0]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[5][0]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[4][0]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[3][1]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[2][1]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[1][1]                                              ;
; 73:1               ; 2 bits    ; 96 LEs        ; 6 LEs                ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[0][1]                                              ;
; 98:1               ; 3 bits    ; 195 LEs       ; 60 LEs               ; 135 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|last_second_node[1]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[12][3]                                             ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[11][3]                                             ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[10][4]                                             ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[9][3]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[8][4]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[7][4]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[6][3]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[5][4]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[4][4]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[3][4]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[2][2]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[1][2]                                              ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|shortest_path[0][2]                                              ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[1][2]                                                      ;
; 30:1               ; 3 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|array[1][1]                                                      ;
; 148:1              ; 2 bits    ; 196 LEs       ; 26 LEs               ; 170 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|Start[2]                                                         ;
; 87:1               ; 2 bits    ; 116 LEs       ; 26 LEs               ; 90 LEs                 ; Yes        ; |AB_3265_Task6|Line_Follower:lf|last_second_node[2]                                              ;
; 149:1              ; 32 bits   ; 3168 LEs      ; 32 LEs               ; 3136 LEs               ; Yes        ; |AB_3265_Task6|Line_Follower:lf|counter[27]                                                      ;
; 165:1              ; 5 bits    ; 550 LEs       ; 120 LEs              ; 430 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|last[0]                                                          ;
; 166:1              ; 5 bits    ; 550 LEs       ; 5 LEs                ; 545 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|i[0]                                                             ;
; 166:1              ; 5 bits    ; 550 LEs       ; 5 LEs                ; 545 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|k[3]                                                             ;
; 168:1              ; 5 bits    ; 560 LEs       ; 5 LEs                ; 555 LEs                ; Yes        ; |AB_3265_Task6|Line_Follower:lf|j[4]                                                             ;
; 120:1              ; 3 bits    ; 240 LEs       ; 237 LEs              ; 3 LEs                  ; Yes        ; |AB_3265_Task6|Line_Follower:lf|dir[2]                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|WriteData[29]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AB_3265_Task6|uart_tx:uart_LF_tx|bit_index                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AB_3265_Task6|uart_rx:uart_LF_rx|bit_index                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|WriteData[10]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AB_3265_Task6|ADC_Controller:adc|channel                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux13                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux12                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|data_ram                                          ;
; 30:1               ; 5 bits    ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux15                                                            ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|data_mem:dmem|Mux9                                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|rd_data1[11]         ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|rd_data2[0]          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux14                                                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux12                                                            ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux19                    ;
; 18:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux9                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[3]              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[0]              ;
; 19:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux25                    ;
; 19:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux7                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[9]              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[12]             ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[26]             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |AB_3265_Task6|Line_Follower:lf|state                                                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux28                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux2                     ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |AB_3265_Task6|t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux0                     ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux11                                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux10                                                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux36                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Line_Follower:lf|Mux35                                                            ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |AB_3265_Task6|Identify_fault:FI|Selector79                                                      ;
; 56:1               ; 2 bits    ; 74 LEs        ; 48 LEs               ; 26 LEs                 ; No         ; |AB_3265_Task6|Line_Follower:lf|dir                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|instr_mem:imem ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                       ;
; MEM_SIZE       ; 512   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t2b_riscv_cpu:cpu|data_mem:dmem ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                      ;
; MEM_SIZE       ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux" ;
+-----------+-------+----------+-------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                     ;
+-----------+-------+----------+-------------------------------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                                                ;
+-----------+-------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd" ;
+----------+-------+----------+---------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                       ;
+----------+-------+----------+---------------------------------------------------------------+
; b[11..0] ; Input ; Info     ; Stuck at GND                                                  ;
+----------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu"                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ac   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ab   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf"                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; write  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; write2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+-------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                     ;
+----------+-------+----------+-------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                ;
+----------+-------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t2b_riscv_cpu:cpu"                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; MemWrite       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; WriteData      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "WriteData[31..1]" have no fanouts      ;
; DataAdr        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataAdr[31..1]" have no fanouts        ;
; ReadData       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "ReadData[31..1]" have no fanouts       ;
; ReadData       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; WriteData_rv32 ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "WriteData_rv32[31..1]" have no fanouts ;
; WriteData_rv32 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; rdata2         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "rdata2[31..1]" have no fanouts         ;
; rdata2         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; write          ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "write[31..1]" have no fanouts          ;
; write          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; PC             ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "PC[31..1]" have no fanouts             ;
; PC             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; DataAdr_rv32   ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "DataAdr_rv32[31..1]" have no fanouts   ;
; DataAdr_rv32   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "write_points:wr_p"                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; point_sp  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "point_sp[7..1]" have no fanouts                         ;
; point_sp  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; point_ep  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "point_ep[7..1]" have no fanouts                         ;
; point_ep  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; WriteData ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "WriteData[31..1]" will be connected to GND. ;
; DataAdr   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "DataAdr[31..1]" will be connected to GND.   ;
; states    ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (1 bits) it drives; bit(s) "states[4..1]" have no fanouts                           ;
; states    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Identify_fault:FI"                                                                                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; path0    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data0_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data1_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data2_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data3_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data4_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data5_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data6_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data7_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data8_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data9_w  ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data10_w ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data11_w ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data12_w ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data13_w ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "t1c_pulse_gen_detect:ultra"                                                                                                                 ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; echo_duration ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "echo_duration[31..1]" have no fanouts ;
; echo_duration ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_rx:uart_LF_rx"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_data_byte  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_avail_w ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:pm2"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pwm_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_generator:pm1"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_195KHz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pwm_signal ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Follower:lf"                                                                                                         ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; state ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (6 bits) it drives; bit(s) "state[6..6]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Logic Analyzer Interface Settings                                                              ;
+----------------+---------------+------------+-----------+---------------------+----------------+
; Instance Index ; Instance Name ; Bank Count ; Pin Count ; Output/Capture Mode ; Power-up State ;
+----------------+---------------+------------+-----------+---------------------+----------------+
; 0              ; auto_lai_0    ; 1          ; 6         ; Registered/State    ; Tri-stated     ;
+----------------+---------------+------------+-----------+---------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 4329                        ;
;     CLR               ; 1                           ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 3589                        ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 216                         ;
;     ENA SCLR SLD      ; 13                          ;
;     ENA SLD           ; 55                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 385                         ;
; cycloneiii_lcell_comb ; 9391                        ;
;     arith             ; 475                         ;
;         2 data inputs ; 304                         ;
;         3 data inputs ; 171                         ;
;     normal            ; 8916                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 37                          ;
;         2 data inputs ; 377                         ;
;         3 data inputs ; 1011                        ;
;         4 data inputs ; 7487                        ;
;                       ;                             ;
; Max LUT depth         ; 32.00                       ;
; Average LUT depth     ; 17.29                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:08     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_lai_0"                                                                                                                                                                                                                            ;
+-------------------------+---------------+-----------+----------------+-------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection       ; Details                                                                                                                                                        ;
+-------------------------+---------------+-----------+----------------+-------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc_sck                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                     ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; altera_reserved_lai_0_0 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_0 ; N/A                                                                                                                                                            ;
; altera_reserved_lai_0_1 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_1 ; N/A                                                                                                                                                            ;
; altera_reserved_lai_0_2 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_2 ; N/A                                                                                                                                                            ;
; altera_reserved_lai_0_3 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_3 ; N/A                                                                                                                                                            ;
; altera_reserved_lai_0_4 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_4 ; N/A                                                                                                                                                            ;
; altera_reserved_lai_0_5 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; altera_reserved_lai_0_5 ; N/A                                                                                                                                                            ;
+-------------------------+---------------+-----------+----------------+-------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 23 13:05:02 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AB_3265_Task6 -c AB_3265_Task4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ab_3265_task6.v
    Info (12023): Found entity 1: AB_3265_Task6 File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_tx.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file t1c_pulse_gen_detect.v
    Info (12023): Found entity 1: t1c_pulse_gen_detect File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t1c_pulse_gen_detect.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pwm_generator.v
    Info (12023): Found entity 1: pwm_generator File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/pwm_generator.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file line_follower.v
    Info (12023): Found entity 1: Line_Follower File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file identify_fault.v
    Info (12023): Found entity 1: Identify_fault File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/ADC_Controller.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file write_points.v
    Info (12023): Found entity 1: write_points File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/write_points.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file t2b_riscv_cpu.v
    Info (12023): Found entity 1: t2b_riscv_cpu File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/riscv_cpu.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file instr_mem.v
    Info (12023): Found entity 1: instr_mem File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/instr_mem.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v
    Info (12023): Found entity 1: store_extend File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/store_extend.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/sign_extend.v
    Info (12023): Found entity 1: sign_extend File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/sign_extend.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reg_file.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/mux4.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/mux3.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/mux2.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v
    Info (12023): Found entity 1: main_decoder File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/load_extend.v
    Info (12023): Found entity 1: load_extend File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/load_extend.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/imm_extend.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/controller.v
    Info (12023): Found entity 1: controller File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/controller.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/adder.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaling.v
    Info (12023): Found entity 1: Frequency_Scaling File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Frequency_Scaling.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "ESU1_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "ESU2_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "ESU3_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "CSU1_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "CSU2_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "CSU3_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(148): created implicit net for "RSU1_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 148
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "RSU2_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "RSU3_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "RSU4_fixed_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "ESU1_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "ESU2_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "ESU3_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "CSU1_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "CSU2_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "CSU3_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(149): created implicit net for "RSU1_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 149
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(150): created implicit net for "RSU2_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(150): created implicit net for "RSU3_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(150): created implicit net for "RSU4_found_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 150
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(153): created implicit net for "clk_195KHz" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 153
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(160): created implicit net for "trigger" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 160
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(160): created implicit net for "echo_duration" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 160
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(170): created implicit net for "Ext_MemWrite" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(170): created implicit net for "point_sp" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(170): created implicit net for "point_ep" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(170): created implicit net for "WriteData" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(170): created implicit net for "DataAdr" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(171): created implicit net for "states" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 171
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(173): created implicit net for "MemWrite" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(173): created implicit net for "ReadData" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(173): created implicit net for "WriteData_rv32" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(174): created implicit net for "rdata2" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(174): created implicit net for "write" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(174): created implicit net for "PC" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at AB_3265_Task6.v(174): created implicit net for "DataAdr_rv32" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 174
Warning (10236): Verilog HDL Implicit Net warning at Line_Follower.v(3367): created implicit net for "state_w" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3367
Info (12127): Elaborating entity "AB_3265_Task6" for the top level hierarchy
Info (12128): Elaborating entity "Frequency_Scaling" for hierarchy "Frequency_Scaling:fs" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 137
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:adc" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 139
Info (12128): Elaborating entity "Line_Follower" for hierarchy "Line_Follower:lf" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(3367): object "state_w" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3367
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(310): object "B1_mem_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 310
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(311): object "B2_mem_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 311
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(312): object "B3_mem_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(313): object "B4_mem_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 313
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(339): object "add_last_node_in_path_of_CSU1" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 339
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(340): object "add_last_node_in_path_of_CSU2" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 340
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(345): object "add_last_node_in_path_of_RSU2" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 345
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(349): object "return_to_reach_the_supply_unit_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 349
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(350): object "return_to_deposit_the_block_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 350
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(352): object "return_to_testing" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 352
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(353): object "return_to_reach_to_fault" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 353
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(393): object "skip" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(394): object "counter4" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(406): object "counter2" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 406
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(412): object "found_white_line_after_node" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 412
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(412): object "found_black_line_after_node" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 412
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(415): object "previous_node" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 415
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(417): object "fault_collected" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at Line_Follower.v(422): object "skip_5" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 422
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(558): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 558
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(621): truncated value with size 32 to match size of target (4) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 621
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(623): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 623
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(626): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 626
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(630): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 630
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(649): truncated value with size 32 to match size of target (4) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 649
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(651): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 651
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(654): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 654
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(658): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 658
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(676): truncated value with size 32 to match size of target (4) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 676
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(678): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 678
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(681): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 681
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(685): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 685
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(902): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 902
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(915): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 915
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(925): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 925
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(952): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 952
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(953): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 953
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(959): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 959
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(960): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 960
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(965): truncated value with size 32 to match size of target (3) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 965
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(966): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 966
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(973): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 973
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(982): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 982
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(993): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 993
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(997): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 997
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1001): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1001
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1006): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1006
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1010): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1010
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1037): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1037
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1052): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1052
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1066): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1066
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1078): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1078
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1083): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1083
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1108): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1108
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1121): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1121
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1132): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1132
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1144): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1144
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1149): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1149
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1176): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1176
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1189): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1189
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1200): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1200
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1211): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1211
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1223): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1223
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1228): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1228
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1250): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1250
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1253): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1253
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1257): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1257
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1265): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1265
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1268): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1268
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1272): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1272
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1280): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1280
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1283): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1283
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1287): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1287
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1295): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1295
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1298): truncated value with size 6 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1298
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1302): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1302
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1306): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1306
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1330): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1330
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1342): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1342
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1358): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1358
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1370): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1370
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1382): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1382
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1399): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1399
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1412): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1412
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1424): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1424
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1441): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1441
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1454): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1454
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1471): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1471
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1489): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1489
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1501): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1501
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1513): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1513
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1532): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1532
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1544): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1544
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1561): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1561
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1577): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1577
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1589): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1589
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1604): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1604
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1609): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1609
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1653): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1653
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1654): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1654
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1655): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1655
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1656): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1656
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1657): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1657
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1658): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1658
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1659): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1659
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1660): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1660
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1661): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1661
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1662): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1662
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1663): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1663
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1664): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1664
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1665): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1665
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1666): truncated value with size 8 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1666
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1671): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1671
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1675): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1675
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1702): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1702
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1703): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1703
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1724): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1724
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1729): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1729
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1734): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1734
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1739): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1739
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1744): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1744
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1749): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1749
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1754): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1754
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1758): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1758
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1762): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1762
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1766): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1766
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1778): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1778
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1782): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1782
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1800): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1800
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1806): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1806
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1807): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1807
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1813): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1813
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1840): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1840
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1850): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1850
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1859): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1859
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1871): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1871
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1874): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1874
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1876): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1876
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1878): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1878
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1880): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1880
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1882): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1882
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1884): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1884
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1886): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1886
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1888): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1888
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1890): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1890
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1892): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1892
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1899): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1899
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1903): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1903
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1907): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1907
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1911): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1911
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1915): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1915
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1919): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1919
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1923): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1923
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1927): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1927
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1931): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1931
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1935): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1935
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1939): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1939
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1968): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1968
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(1990): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 1990
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2009): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2009
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2023): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2023
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2037): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2037
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2044): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2044
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2068): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2068
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2085): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2085
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2087): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2087
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2095): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2095
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2102): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2102
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2110): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2110
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2117): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2117
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2124): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2124
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2133): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2133
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2140): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2140
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2147): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2147
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2154): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2154
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2160): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2160
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2169): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2169
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2176): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2176
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2183): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2183
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2190): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2190
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2197): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2197
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2203): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2203
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2210): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2210
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2220): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2220
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2226): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2226
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2236): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2236
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2243): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2243
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2249): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2249
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2259): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2259
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2266): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2266
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2272): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2272
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2282): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2282
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2288): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2288
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2298): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2298
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2309): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2309
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2316): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2316
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2322): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2322
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2334): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2334
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2340): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2340
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2351): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2351
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2361): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2361
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2367): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2367
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2376): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2376
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2408): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2408
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2449): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2449
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2461): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2461
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2477): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2477
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2491): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2491
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2516): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2516
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2530): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2530
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2546): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2546
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2552): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2552
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2558): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2558
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2564): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2564
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2574): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2574
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2585): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2585
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2597): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2597
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2609): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2609
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2621): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2621
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2629): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2629
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2649): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2649
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2684): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2684
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2698): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2698
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2704): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2704
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2720): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2720
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2735): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2735
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2751): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2751
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2769): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2769
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2853): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2853
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2855): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2855
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2865): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2865
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2877): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2877
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2888): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2888
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2890): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2890
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2903): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2903
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2905): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2905
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2916): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2916
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2928): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2928
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2940): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2940
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2942): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2942
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2963): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2963
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2965): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2965
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2977): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2977
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2988): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2988
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(2999): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 2999
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3001): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3001
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3012): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3012
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3023): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3023
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3034): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3034
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3036): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3036
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3049): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3049
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3052): truncated value with size 32 to match size of target (5) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3052
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3064): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3064
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3075): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3075
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3089): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3089
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3100): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3100
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3357): truncated value with size 32 to match size of target (7) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3357
Warning (10230): Verilog HDL assignment warning at Line_Follower.v(3367): truncated value with size 7 to match size of target (1) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Line_Follower.v Line: 3367
Info (12128): Elaborating entity "pwm_generator" for hierarchy "pwm_generator:pm1" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 153
Warning (10230): Verilog HDL assignment warning at pwm_generator.v(64): truncated value with size 32 to match size of target (4) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/pwm_generator.v Line: 64
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_LF_rx" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 157
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(63): object "str_reg" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(64): object "str_register" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(67): object "count" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 67
Warning (10230): Verilog HDL assignment warning at uart_rx.v(237): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 237
Warning (10230): Verilog HDL assignment warning at uart_rx.v(246): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 246
Warning (10230): Verilog HDL assignment warning at uart_rx.v(255): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 255
Warning (10230): Verilog HDL assignment warning at uart_rx.v(263): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 263
Warning (10230): Verilog HDL assignment warning at uart_rx.v(271): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 271
Warning (10230): Verilog HDL assignment warning at uart_rx.v(281): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 281
Warning (10230): Verilog HDL assignment warning at uart_rx.v(290): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 290
Warning (10230): Verilog HDL assignment warning at uart_rx.v(299): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 299
Warning (10230): Verilog HDL assignment warning at uart_rx.v(308): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 308
Warning (10230): Verilog HDL assignment warning at uart_rx.v(316): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 316
Warning (10230): Verilog HDL assignment warning at uart_rx.v(326): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 326
Warning (10230): Verilog HDL assignment warning at uart_rx.v(335): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 335
Warning (10230): Verilog HDL assignment warning at uart_rx.v(345): truncated value with size 32 to match size of target (16) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_rx.v Line: 345
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_LF_tx" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at uart_tx.v(40): object "data_byte" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/uart_tx.v Line: 40
Info (12128): Elaborating entity "t1c_pulse_gen_detect" for hierarchy "t1c_pulse_gen_detect:ultra" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 160
Info (12128): Elaborating entity "Identify_fault" for hierarchy "Identify_fault:FI" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(152): object "control_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(162): object "led1b" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(163): object "led2b" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(164): object "led3b" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(167): object "trigger" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(168): object "prev_fault" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(172): object "counter2" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(173): object "xd" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(174): object "count" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(175): object "node_wire_count" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(176): object "message_sent" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(177): object "fim_sent" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(180): object "FIM_EU_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 180
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(181): object "FIM_CU_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 181
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(182): object "FIM_RU_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(185): object "B1_msg_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(186): object "B2_msg_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 186
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(187): object "B3_msg_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at Identify_fault.v(188): object "B4_msg_toggle" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 188
Info (10264): Verilog HDL Case Statement information at Identify_fault.v(776): all case item expressions in this case statement are onehot File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/Identify_fault.v Line: 776
Info (12128): Elaborating entity "write_points" for hierarchy "write_points:wr_p" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at write_points.v(37): object "counter" assigned a value but never read File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/write_points.v Line: 37
Warning (10034): Output port "point_sp" at write_points.v(21) has no driver File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/write_points.v Line: 21
Warning (10034): Output port "point_ep" at write_points.v(22) has no driver File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/write_points.v Line: 22
Info (12128): Elaborating entity "t2b_riscv_cpu" for hierarchy "t2b_riscv_cpu:cpu" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 175
Warning (10230): Verilog HDL assignment warning at t2b_riscv_cpu.v(61): truncated value with size 32 to match size of target (1) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 61
Warning (10034): Output port "write" at t2b_riscv_cpu.v(23) has no driver File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 23
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 56
Info (12128): Elaborating entity "controller" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/riscv_cpu.v Line: 31
Info (12128): Elaborating entity "main_decoder" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/controller.v Line: 31
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(34): incomplete case statement has no default case item File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 34
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(43): incomplete case statement has no default case item File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(31): inferring latch(es) for variable "controls", which holds its previous value in one or more paths through the always construct File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[0]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[1]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[2]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[3]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[4]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[5]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[6]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[7]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[8]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[9]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[10]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[11]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[12]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[13]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[14]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[15]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (10041): Inferred latch for "controls[16]" at main_decoder.v(31) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Info (12128): Elaborating entity "alu_decoder" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/controller.v Line: 33
Warning (10270): Verilog HDL Case Statement warning at alu_decoder.v(29): incomplete case statement has no default case item File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at alu_decoder.v(21): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
Info (10041): Inferred latch for "ALUControl[0]" at alu_decoder.v(21) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
Info (10041): Inferred latch for "ALUControl[1]" at alu_decoder.v(21) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
Info (10041): Inferred latch for "ALUControl[2]" at alu_decoder.v(21) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
Info (10041): Inferred latch for "ALUControl[3]" at alu_decoder.v(21) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
Info (12128): Elaborating entity "datapath" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/riscv_cpu.v Line: 35
Info (12128): Elaborating entity "reset_ff" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 41
Info (12128): Elaborating entity "adder" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 42
Info (12128): Elaborating entity "mux2" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 44
Info (12128): Elaborating entity "reg_file" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reg_file:rf" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 49
Info (12128): Elaborating entity "imm_extend" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|imm_extend:ext" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 50
Info (12128): Elaborating entity "alu" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|alu:alu" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 54
Info (12128): Elaborating entity "load_extend" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|load_extend:ldextd" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 57
Info (12128): Elaborating entity "mux4" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 62
Info (12128): Elaborating entity "store_extend" for hierarchy "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|store_extend:strextd" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/datapath.v Line: 65
Info (12128): Elaborating entity "instr_mem" for hierarchy "t2b_riscv_cpu:cpu|instr_mem:imem" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 57
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/instr_mem.v Line: 19
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/instr_mem.v Line: 19
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(19) has no driver or initial value, using a default initial value '0' File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/instr_mem.v Line: 19
Info (12128): Elaborating entity "data_mem" for hierarchy "t2b_riscv_cpu:cpu|data_mem:dmem" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/t2b_riscv_cpu.v Line: 58
Warning (10230): Verilog HDL assignment warning at data_mem.v(58): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 58
Warning (10230): Verilog HDL assignment warning at data_mem.v(59): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 59
Warning (10230): Verilog HDL assignment warning at data_mem.v(60): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 60
Warning (10230): Verilog HDL assignment warning at data_mem.v(61): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 61
Warning (10230): Verilog HDL assignment warning at data_mem.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 62
Warning (10230): Verilog HDL assignment warning at data_mem.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 63
Warning (10230): Verilog HDL assignment warning at data_mem.v(64): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 64
Warning (10230): Verilog HDL assignment warning at data_mem.v(65): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 65
Warning (10230): Verilog HDL assignment warning at data_mem.v(66): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 66
Warning (10230): Verilog HDL assignment warning at data_mem.v(67): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 67
Warning (10230): Verilog HDL assignment warning at data_mem.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 68
Warning (10230): Verilog HDL assignment warning at data_mem.v(69): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 69
Warning (10230): Verilog HDL assignment warning at data_mem.v(70): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 70
Warning (10230): Verilog HDL assignment warning at data_mem.v(73): truncated value with size 32 to match size of target (8) File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/data_mem.v Line: 73
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_lai_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.23.13:05:16 Progress: Loading sld0d5986c1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0d5986c1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/db/ip/sld0d5986c1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[7]" merged with LATCH primitive "t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9]" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[14] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[15] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[6] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[13] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[2] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[3] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[0] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 28
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|alu_decoder:ad|ALUControl[1] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/alu_decoder.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[0] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[11] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[10] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[16] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[2] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[3] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[7] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[1] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[4] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[7] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[5] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Warning (13012): Latch t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[12] has unsafe behavior File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/main_decoder.v Line: 31
    Warning (13013): Ports D and ENA on the latch are fed by the same signal t2b_riscv_cpu:cpu|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/verilog_codes/reset_ff.v Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/output_files/AB_3265_Task4.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_lai_0" to 6 of its 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "start" File: C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/AB_3265_Task6.v Line: 40
Info (21057): Implemented 12081 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 12003 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 405 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Sat Mar 23 13:07:38 2024
    Info: Elapsed time: 00:02:36
    Info: Total CPU time (on all processors): 00:01:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sudhanshu Ranjan/Desktop/EYANTRA/AB_3265_Task6_to_be_edited/AB_3265_Task6/output_files/AB_3265_Task4.map.smsg.


