/*
 * Copyright (c) 2025 Renesas Electronics Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_DRIVERS_FLASH_RENESAS_RZA2M_QSPI_H
#define ZEPHYR_DRIVERS_FLASH_RENESAS_RZA2M_QSPI_H

#define CMNCR_OFF      (0x00)
#define SSLDR_OFF      (0x04)
#define DRCR_OFF       (0x0C)
#define DRCMR_OFF      (0x10)
#define DREAR_OFF      (0x14)
#define DROPR_OFF      (0x18)
#define DRENR_OFF      (0x1C)
#define SMCR_OFF       (0x20)
#define SMCMR_OFF      (0x24)
#define SMADR_OFF      (0x28)
#define SMOPR_OFF      (0x2C)
#define SMENR_OFF      (0x30)
#define SMRDR0_OFF     (0x38)
#define SMRDR1_OFF     (0x3C)
#define SMWDR0_OFF     (0x40)
#define SMWDR1_OFF     (0x44)
#define CMNSR_OFF      (0x48)
#define DRDMCR_OFF     (0x58)
#define DRDRENR_OFF    (0x5C)
#define SMDMCR_OFF     (0x60)
#define SMDRENR_OFF    (0x64)
#define PHYCNT_OFF     (0x7C)
#define PHYOFFSET1_OFF (0x80)
#define PHYOFFSET2_OFF (0x84)
#define PHYINT_OFF     (0x88)
#define PHYADJ1_OFF    (0x70)
#define PHYADJ2_OFF    (0x74)

#define SPI_CMNCR_BSZ               (0x00000003U)
#define SPI_CMNCR_BSZ_SHIFT         (0U)
#define SPI_CMNCR_IO0FV             (0x00000300U)
#define SPI_CMNCR_IO0FV_SHIFT       (8U)
#define SPI_CMNCR_IO2FV             (0x00003000U)
#define SPI_CMNCR_IO2FV_SHIFT       (12U)
#define SPI_CMNCR_IO3FV             (0x0000C000U)
#define SPI_CMNCR_IO3FV_SHIFT       (14U)
#define SPI_CMNCR_MOIIO0            (0x00030000U)
#define SPI_CMNCR_MOIIO0_SHIFT      (16U)
#define SPI_CMNCR_MOIIO1            (0x000C0000U)
#define SPI_CMNCR_MOIIO1_SHIFT      (18U)
#define SPI_CMNCR_MOIIO2            (0x00300000U)
#define SPI_CMNCR_MOIIO2_SHIFT      (20U)
#define SPI_CMNCR_MOIIO3            (0x00C00000U)
#define SPI_CMNCR_MOIIO3_SHIFT      (22U)
#define SPI_CMNCR_RESERV_SHIFT      (24U)
#define SPI_CMNCR_MD                (0x80000000U)
#define SPI_CMNCR_MD_SHIFT          (31U)
#define SPI_SSLDR_SCKDL             (0x00000007U)
#define SPI_SSLDR_SCKDL_SHIFT       (0U)
#define SPI_SSLDR_SLNDL             (0x00000700U)
#define SPI_SSLDR_SLNDL_SHIFT       (8U)
#define SPI_SSLDR_SPNDL             (0x00070000U)
#define SPI_SSLDR_SPNDL_SHIFT       (16U)
#define SPI_DRCR_SSLE               (0x00000001U)
#define SPI_DRCR_SSLE_SHIFT         (0U)
#define SPI_DRCR_RBE                (0x00000100U)
#define SPI_DRCR_RBE_SHIFT          (8U)
#define SPI_DRCR_RCF                (0x00000200U)
#define SPI_DRCR_RCF_SHIFT          (9U)
#define SPI_DRCR_RBURST             (0x001F0000U)
#define SPI_DRCR_RBURST_SHIFT       (16U)
#define SPI_DRCR_SSLN               (0x01000000U)
#define SPI_DRCR_SSLN_SHIFT         (24U)
#define SPI_DRCMR_OCMD              (0x000000FFU)
#define SPI_DRCMR_OCMD_SHIFT        (0U)
#define SPI_DRCMR_CMD               (0x00FF0000U)
#define SPI_DRCMR_CMD_SHIFT         (16U)
#define SPI_DREAR_EAC               (0x00000007U)
#define SPI_DREAR_EAC_SHIFT         (0U)
#define SPI_DREAR_EAV               (0x00FF0000U)
#define SPI_DREAR_EAV_SHIFT         (16U)
#define SPI_DROPR_OPD0              (0x000000FFU)
#define SPI_DROPR_OPD0_SHIFT        (0U)
#define SPI_DROPR_OPD1              (0x0000FF00U)
#define SPI_DROPR_OPD1_SHIFT        (8U)
#define SPI_DROPR_OPD2              (0x00FF0000U)
#define SPI_DROPR_OPD2_SHIFT        (16U)
#define SPI_DROPR_OPD3              (0xFF000000U)
#define SPI_DROPR_OPD3_SHIFT        (24U)
#define SPI_DRENR_OPDE              (0x000000F0U)
#define SPI_DRENR_OPDE_SHIFT        (4U)
#define SPI_DRENR_ADE               (0x00000F00U)
#define SPI_DRENR_ADE_SHIFT         (8U)
#define SPI_DRENR_OCDE              (0x00001000U)
#define SPI_DRENR_OCDE_SHIFT        (12U)
#define SPI_DRENR_CDE               (0x00004000U)
#define SPI_DRENR_CDE_SHIFT         (14U)
#define SPI_DRENR_DME               (0x00008000U)
#define SPI_DRENR_DME_SHIFT         (15U)
#define SPI_DRENR_DRDB              (0x00030000U)
#define SPI_DRENR_DRDB_SHIFT        (16U)
#define SPI_DRENR_OPDB              (0x00300000U)
#define SPI_DRENR_OPDB_SHIFT        (20U)
#define SPI_DRENR_ADB               (0x03000000U)
#define SPI_DRENR_ADB_SHIFT         (24U)
#define SPI_DRENR_OCDB              (0x30000000U)
#define SPI_DRENR_OCDB_SHIFT        (28U)
#define SPI_DRENR_CDB               (0xC0000000U)
#define SPI_DRENR_CDB_SHIFT         (30U)
#define SPI_SMCR_SPIE               (0x00000001U)
#define SPI_SMCR_SPIE_SHIFT         (0U)
#define SPI_SMCR_SPIWE              (0x00000002U)
#define SPI_SMCR_SPIWE_SHIFT        (1U)
#define SPI_SMCR_SPIRE              (0x00000004U)
#define SPI_SMCR_SPIRE_SHIFT        (2U)
#define SPI_SMCR_SSLKP              (0x00000100U)
#define SPI_SMCR_SSLKP_SHIFT        (8U)
#define SPI_SMCMR_OCMD              (0x000000FFU)
#define SPI_SMCMR_OCMD_SHIFT        (0U)
#define SPI_SMCMR_CMD               (0x00FF0000U)
#define SPI_SMCMR_CMD_SHIFT         (16U)
#define SPI_SMADR_ADR               (0xFFFFFFFFU)
#define SPI_SMADR_ADR_SHIFT         (0U)
#define SPI_SMOPR_OPD0              (0x000000FFU)
#define SPI_SMOPR_OPD0_SHIFT        (0U)
#define SPI_SMOPR_OPD1              (0x0000FF00U)
#define SPI_SMOPR_OPD1_SHIFT        (8U)
#define SPI_SMOPR_OPD2              (0x00FF0000U)
#define SPI_SMOPR_OPD2_SHIFT        (16U)
#define SPI_SMOPR_OPD3              (0xFF000000U)
#define SPI_SMOPR_OPD3_SHIFT        (24U)
#define SPI_SMENR_SPIDE             (0x0000000FU)
#define SPI_SMENR_SPIDE_SHIFT       (0U)
#define SPI_SMENR_OPDE              (0x000000F0U)
#define SPI_SMENR_OPDE_SHIFT        (4U)
#define SPI_SMENR_ADE               (0x00000F00U)
#define SPI_SMENR_ADE_SHIFT         (8U)
#define SPI_SMENR_OCDE              (0x00001000U)
#define SPI_SMENR_OCDE_SHIFT        (12U)
#define SPI_SMENR_CDE               (0x00004000U)
#define SPI_SMENR_CDE_SHIFT         (14U)
#define SPI_SMENR_DME               (0x00008000U)
#define SPI_SMENR_DME_SHIFT         (15U)
#define SPI_SMENR_SPIDB             (0x00030000U)
#define SPI_SMENR_SPIDB_SHIFT       (16U)
#define SPI_SMENR_OPDB              (0x00300000U)
#define SPI_SMENR_OPDB_SHIFT        (20U)
#define SPI_SMENR_ADB               (0x03000000U)
#define SPI_SMENR_ADB_SHIFT         (24U)
#define SPI_SMENR_OCDB              (0x30000000U)
#define SPI_SMENR_OCDB_SHIFT        (28U)
#define SPI_SMENR_CDB               (0xC0000000U)
#define SPI_SMENR_CDB_SHIFT         (30U)
#define SPI_SMRDR0_RDATA0           (0xFFFFFFFFU)
#define SPI_SMRDR0_RDATA0_SHIFT     (0U)
#define SPI_SMRDR1_RDATA1           (0xFFFFFFFFU)
#define SPI_SMRDR1_RDATA1_SHIFT     (0U)
#define SPI_SMWDR0_WDATA0           (0xFFFFFFFFU)
#define SPI_SMWDR0_WDATA0_SHIFT     (0U)
#define SPI_SMWDR1_WDATA1           (0xFFFFFFFFU)
#define SPI_SMWDR1_WDATA1_SHIFT     (0U)
#define SPI_CMNSR_TEND              (0x00000001U)
#define SPI_CMNSR_TEND_SHIFT        (0U)
#define SPI_CMNSR_SSLF              (0x00000002U)
#define SPI_CMNSR_SSLF_SHIFT        (1U)
#define SPI_DRDMCR_DMCYC            (0x0000001FU)
#define SPI_DRDMCR_DMCYC_SHIFT      (0U)
#define SPI_DRDRENR_DRDRE           (0x00000001U)
#define SPI_DRDRENR_DRDRE_SHIFT     (0U)
#define SPI_DRDRENR_OPDRE           (0x00000010U)
#define SPI_DRDRENR_OPDRE_SHIFT     (4U)
#define SPI_DRDRENR_ADDRE           (0x00000100U)
#define SPI_DRDRENR_ADDRE_SHIFT     (8U)
#define SPI_DRDRENR_HYPE            (0x00007000U)
#define SPI_DRDRENR_HYPE_SHIFT      (12U)
#define SPI_SMDMCR_DMCYC            (0x0000001FU)
#define SPI_SMDMCR_DMCYC_SHIFT      (0U)
#define SPI_SMDRENR_SPIDRE          (0x00000001U)
#define SPI_SMDRENR_SPIDRE_SHIFT    (0U)
#define SPI_SMDRENR_OPDRE           (0x00000010U)
#define SPI_SMDRENR_OPDRE_SHIFT     (4U)
#define SPI_SMDRENR_ADDRE           (0x00000100U)
#define SPI_SMDRENR_ADDRE_SHIFT     (8U)
#define SPI_SMDRENR_HYPE            (0x00007000U)
#define SPI_SMDRENR_HYPE_SHIFT      (12U)
#define SPI_PHYADJ1_ADJ1            (0xFFFFFFFFU)
#define SPI_PHYADJ1_ADJ1_SHIFT      (0U)
#define SPI_PHYADJ2_ADJ2            (0xFFFFFFFFU)
#define SPI_PHYADJ2_ADJ2_SHIFT      (0U)
#define SPI_PHYCNT_PHYMEM           (0x00000003U)
#define SPI_PHYCNT_PHYMEM_SHIFT     (0U)
#define SPI_PHYCNT_WBUF             (0x00000004U)
#define SPI_PHYCNT_WBUF_SHIFT       (2U)
#define SPI_PHYCNT_WBUF2            (0x00000010U)
#define SPI_PHYCNT_WBUF2_SHIFT      (4U)
#define SPI_PHYCNT_CKSEL            (0x00030000U)
#define SPI_PHYCNT_CKSEL_SHIFT      (16U)
#define SPI_PHYCNT_HS               (0x00040000U)
#define SPI_PHYCNT_HS_SHIFT         (18U)
#define SPI_PHYCNT_OCT              (0x00100000U)
#define SPI_PHYCNT_OCT_SHIFT        (20U)
#define SPI_PHYCNT_EXDS             (0x00200000U)
#define SPI_PHYCNT_EXDS_SHIFT       (21U)
#define SPI_PHYCNT_OCTA             (0x00C00000U)
#define SPI_PHYCNT_OCTA_SHIFT       (22U)
#define SPI_PHYCNT_ALT_ALIGN        (0x40000000U)
#define SPI_PHYCNT_ALT_ALIGN_SHIFT  (30U)
#define SPI_PHYCNT_CAL              (0x80000000U)
#define SPI_PHYCNT_CAL_SHIFT        (31U)
#define SPI_PHYOFFSET1_DDRTMG       (0x30000000U)
#define SPI_PHYOFFSET1_DDRTMG_SHIFT (28U)
#define SPI_PHYOFFSET2_OCTTMG       (0x00000700U)
#define SPI_PHYOFFSET2_OCTTMG_SHIFT (8U)
#define SPI_PHYINT_INT              (0x00000001U)
#define SPI_PHYINT_INT_SHIFT        (0U)
#define SPI_PHYINT_WPVAL            (0x00000002U)
#define SPI_PHYINT_WPVAL_SHIFT      (1U)
#define SPI_PHYINT_RSTVAL           (0x00000004U)
#define SPI_PHYINT_RSTVAL_SHIFT     (2U)
#define SPI_PHYINT_INTEN            (0x01000000U)
#define SPI_PHYINT_INTEN_SHIFT      (24U)
#define SPI_PHYINT_WPEN             (0x02000000U)
#define SPI_PHYINT_WPEN_SHIFT       (25U)
#define SPI_PHYINT_RSTEN            (0x04000000U)
#define SPI_PHYINT_RSTEN_SHIFT      (26U)

/* Values definitions */
#define SPI_COUNT (1U)

#define SPI_CMNCR_MD_EXTRD (0U)
#define SPI_CMNCR_MD_SPI   (1U)

#define SPI_CMNCR_IO_LOW  (0U)
#define SPI_CMNCR_IO_HIGH (1U)
#define SPI_CMNCR_IO_KEEP (2U)
#define SPI_CMNCR_IO_HIZ  (3U)

#define SPI_CMNCR_CPHAT_EVEN (0U)
#define SPI_CMNCR_CPHAT_ODD  (1U)

#define SPI_CMNCR_CPHAR_ODD  (0U)
#define SPI_CMNCR_CPHAR_EVEN (1U)

#define SPI_CMNCR_SSLP_LOW  (0U)
#define SPI_CMNCR_SSLP_HIGH (1U)

#define SPI_CMNCR_CPOL_LOW  (0U)
#define SPI_CMNCR_CPOL_HIGH (1U)

#define SPI_CMNCR_BSZ_SINGLE (0U)
#define SPI_CMNCR_BSZ_DUAL   (1U)

#define SPI_DELAY_1SPBCLK (0U)
#define SPI_DELAY_2SPBCLK (1U)
#define SPI_DELAY_3SPBCLK (2U)
#define SPI_DELAY_4SPBCLK (3U)
#define SPI_DELAY_5SPBCLK (4U)
#define SPI_DELAY_6SPBCLK (5U)
#define SPI_DELAY_7SPBCLK (6U)
#define SPI_DELAY_8SPBCLK (7U)

#define SPI_BURST_1  (0x00U)
#define SPI_BURST_2  (0x01U)
#define SPI_BURST_3  (0x02U)
#define SPI_BURST_4  (0x03U)
#define SPI_BURST_5  (0x04U)
#define SPI_BURST_6  (0x05U)
#define SPI_BURST_7  (0x06U)
#define SPI_BURST_8  (0x07U)
#define SPI_BURST_9  (0x08U)
#define SPI_BURST_10 (0x09U)
#define SPI_BURST_11 (0x0aU)
#define SPI_BURST_12 (0x0bU)
#define SPI_BURST_13 (0x0cU)
#define SPI_BURST_14 (0x0dU)
#define SPI_BURST_15 (0x0eU)
#define SPI_BURST_16 (0x0fU)

#define SPI_BURST_DISABLE (0U)
#define SPI_BURST_ENABLE  (1U)

#define SPI_DRCR_RCF_EXE     (1U)
#define SPI_DRCR_SSLN_ASSERT (1U)

#define SPI_SSL_NEGATE (0U)
#define SPI_TRANS_END  (1U)

#define SPI_1BIT (0U)
#define SPI_2BIT (1U)
#define SPI_4BIT (2U)

#define SPI_OUTPUT_DISABLE  (0U)
#define SPI_OUTPUT_ENABLE   (1U)
#define SPI_OUTPUT_ADDR_24  (0x07U)
#define SPI_OUTPUT_ADDR_32  (0x0fU)
#define SPI_OUTPUT_OPD_3    (0x08U)
#define SPI_OUTPUT_OPD_32   (0x0cU)
#define SPI_OUTPUT_OPD_321  (0x0eU)
#define SPI_OUTPUT_OPD_3210 (0x0fU)

#define SPI_OUTPUT_SPID_8  (0x08U)
#define SPI_OUTPUT_SPID_16 (0x0cU)
#define SPI_OUTPUT_SPID_32 (0x0fU)

#define SPI_SPISSL_NEGATE (0U)
#define SPI_SPISSL_KEEP   (1U)

#define SPI_SPIDATA_DISABLE (0U)
#define SPI_SPIDATA_ENABLE  (1U)

#define SPI_SPI_DISABLE (0U)
#define SPI_SPI_ENABLE  (1U)

/* Use for setting of the DME bit of "data read enable register"(DRENR) */
#define SPI_DUMMY_CYC_DISABLE (0U)
#define SPI_DUMMY_CYC_ENABLE  (1U)

#define SPI_COMMAND_DISABLE (0U)
#define SPI_COMMAND_ENABLE  (1U)

/* Use for setting of the DMCYC [4:0] bit of "data read dummy cycle register"(DRDMCR) */
#define SPI_DUMMY_2CYC (1U)
#define SPI_DUMMY_3CYC (2U)
#define SPI_DUMMY_4CYC (3U)
#define SPI_DUMMY_5CYC (4U)
#define SPI_DUMMY_6CYC (5U)
#define SPI_DUMMY_7CYC (6U)
#define SPI_DUMMY_8CYC (7U)

/* Use for setting of "data read DDR enable register"(DRDRENR) */
#define SPI_SDR_TRANS (0U)
#define SPI_DDR_TRANS (1U)

/* Use for setting the CKDLY register */
#define SPI_CKDLY_DEFAULT (0x0000A504UL) /* Initial value */
#define SPI_CKDLY_TUNING                                                                           \
	(0x0000A50AUL) /* Shorten the data input setup time and extend the data hold time */

/* Use for setting the SPODLY register */
#define SPI_SPODLY_DEFAULT (0xA5000000UL) /* Initial value */
#define SPI_SPODLY_TUNING                                                                          \
	(0xA5001111UL) /* Delay the data output delay/hold/buffer-on/buffer-off time */

/* Use for setting of the CAL bit of "Phy control register"(PHYCNT) */
#define SPI_CAL_DISABLE (0U)
#define SPI_CAL_ENABLE  (1U)

/* Use for setting of the OCTA[1:0] bit of "Phy control register"(PHYCNT) */
#define SPI_OCTA_HYPER      (0U)
#define SPI_OCTA_ALTER_ALIG (1U)
#define SPI_OCTA_ORDER_ALIG (2U)

/* Use for setting of the EXDS bit of "Phy control register"(PHYCNT) */
#define SPISBSC_PHYMEM_DATA_STROBE_DISABLE (0U)
#define SPISBSC_PHYMEM_DATA_STROBE_ENABLE  (1U)

/* Use for setting of the OCT bit of "Phy control register"(PHYCNT) */
#define SPI_PHYMEM_OCT_DDR_PROTOCOL_DISABLE (0U)
#define SPI_PHYMEM_OCT_DDR_PROTOCOL_ENABLE  (1U)

/* Use for setting of the HS bit of "Phy control register"(PHYCNT) */
#define SPI_PHYMEM_HIGH_SPEED_DISABLE (0U)
#define SPI_PHYMEM_HIGH_SPEED_ENABLE  (1U)

/* Use for setting of the WBUT and WBUF2 bits  of "Phy control register"(PHYCNT) */
#define SPI_PHYMEM_WRITE_BUFFER_DISABLE (0U)
#define SPI_PHYMEM_WRITE_BUFFER_ENABLE  (1U)

/* Use for setting of the PHYMEM[1:0]bit of "Phy control register"(PHYCNT) */
#define SPI_PHYMEM_SDR   (0U)
#define SPI_PHYMEM_DDR   (1U)
#define SPI_PHYMEM_HYPER (3U)

/* Use for setting of the PHYOFFSET1 field */
#define SPI_PHYOFFSET1_DDR (2U)
#define SPI_PHYOFFSET1_SDR (3U)

#define SPI_PHYOFFSET1_INITIAL_VALUE (0x1511144)
#define SPI_PHYOFFSET2_INITIAL_VALUE (0x31)
#define SPI_PHYINT_INITIAL_VALUE     (0x70000)

#define SPI_SSLDR_DEFAULT                                                                          \
	((0U < SPI_SSLDR_SCKDL_SHIFT) | (0U < SPI_SSLDR_SLNDL_SHIFT) | (0U < SPI_SSLDR_SPNDL_SHIFT))
#endif /* ZEPHYR_DRIVERS_FLASH_RENESAS_RZA2M_QSPI_H */
