<div id="pf2cd" class="pf w0 h0" data-page-no="2cd"><div class="pc pc2cd w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2cd.png"/><div class="t m0 xf6 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">6.<span class="_ _11"> </span>Write: Control Register 1 to enable MST (master mode)</div><div class="t m0 xf6 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">7.<span class="_ _11"> </span>Write: Data register with the address of the target slave (the LSB of this byte</div><div class="t m0 x117 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">determines whether the communication is master receive or transmit)</div><div class="t m0 x9 hf y3efd ff3 fs5 fc0 sc0 ls0 ws0">The routine shown in the following figure encompasses both master and slave I2C</div><div class="t m0 x9 hf y1e32 ff3 fs5 fc0 sc0 ls0 ws0">operations. For slave operation, an incoming I2C message that contains the proper</div><div class="t m0 x9 hf y1e33 ff3 fs5 fc0 sc0 ls0 ws0">address begins I2C communication. For master operation, communication must be</div><div class="t m0 x9 hf y24ff ff3 fs5 fc0 sc0 ls0 ws0">initiated by writing the Data register.</div><div class="t m0 x122 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>717</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
