{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608175485140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608175485147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 19:24:45 2020 " "Processing started: Wed Dec 16 19:24:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608175485147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175485147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RemoteLab -c RemoteLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off RemoteLab -c RemoteLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175485147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608175485965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608175485965 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "internal_pin_if.qsys " "Elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175497152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:01 Progress: Loading hdl/internal_pin_if.qsys " "2020.12.16.19:25:01 Progress: Loading hdl/internal_pin_if.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175501928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:02 Progress: Reading input file " "2020.12.16.19:25:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175502935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:03 Progress: Adding CLK_IP \[clock_source 18.1\] " "2020.12.16.19:25:03 Progress: Adding CLK_IP \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175503043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:03 Progress: Parameterizing module CLK_IP " "2020.12.16.19:25:03 Progress: Parameterizing module CLK_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175503998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:03 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 18.1\] " "2020.12.16.19:25:03 Progress: Adding JTAG_2_Avalon_IP \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175503999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module JTAG_2_Avalon_IP " "2020.12.16.19:25:04 Progress: Parameterizing module JTAG_2_Avalon_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding LED_IP_0 \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding LED_IP_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module LED_IP_0 " "2020.12.16.19:25:04 Progress: Parameterizing module LED_IP_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding LED_IP_1 \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding LED_IP_1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module LED_IP_1 " "2020.12.16.19:25:04 Progress: Parameterizing module LED_IP_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding SW_IP \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding SW_IP \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module SW_IP " "2020.12.16.19:25:04 Progress: Parameterizing module SW_IP" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding param1 \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding param1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module param1 " "2020.12.16.19:25:04 Progress: Parameterizing module param1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding param2 \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding param2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module param2 " "2020.12.16.19:25:04 Progress: Parameterizing module param2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Adding param3 \[altera_avalon_pio 18.1\] " "2020.12.16.19:25:04 Progress: Adding param3 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing module param3 " "2020.12.16.19:25:04 Progress: Parameterizing module param3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Building connections " "2020.12.16.19:25:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Parameterizing connections " "2020.12.16.19:25:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:04 Progress: Validating " "2020.12.16.19:25:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175504235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.16.19:25:06 Progress: Done reading input file " "2020.12.16.19:25:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175506393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175508076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Internal_pin_if.LED_IP_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175508076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH " "Internal_pin_if: Generating internal_pin_if \"internal_pin_if\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175509116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\" " "JTAG_2_Avalon_IP: \"internal_pin_if\" instantiated altera_jtag_avalon_master \"JTAG_2_Avalon_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175518790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Starting RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175518802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0002_LED_IP_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \] " "LED_IP_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_LED_IP_0 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0002_LED_IP_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0002_LED_IP_0_gen//internal_pin_if_LED_IP_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175518802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0' " "LED_IP_0: Done RTL generation for module 'internal_pin_if_LED_IP_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\" " "LED_IP_0: \"internal_pin_if\" instantiated altera_avalon_pio \"LED_IP_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Starting RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0003_SW_IP_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \] " "SW_IP:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_SW_IP --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0003_SW_IP_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0003_SW_IP_gen//internal_pin_if_SW_IP_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519161 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP' " "SW_IP: Done RTL generation for module 'internal_pin_if_SW_IP'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\" " "SW_IP: \"internal_pin_if\" instantiated altera_avalon_pio \"SW_IP\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Starting RTL generation for module 'internal_pin_if_param1' " "Param1: Starting RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0004_param1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \] " "Param1:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=internal_pin_if_param1 --dir=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0004_param1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/amir5/AppData/Local/Temp/alt8613_2945011639448087348.dir/0004_param1_gen//internal_pin_if_param1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: Done RTL generation for module 'internal_pin_if_param1' " "Param1: Done RTL generation for module 'internal_pin_if_param1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\" " "Param1: \"internal_pin_if\" instantiated altera_avalon_pio \"param1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175519752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175526174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175526901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175527577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175528272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175528955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175529631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"internal_pin_if\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"internal_pin_if\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_2_Avalon_IP\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534452 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_2_Avalon_IP\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_2_Avalon_IP\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_2_Avalon_IP\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\" " "JTAG_2_Avalon_IP_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"JTAG_2_Avalon_IP_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\" " "LED_IP_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"LED_IP_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\" " "JTAG_2_Avalon_IP_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"JTAG_2_Avalon_IP_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\" " "LED_IP_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"LED_IP_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\" " "JTAG_2_Avalon_IP_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"JTAG_2_Avalon_IP_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534527 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175534588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175535914 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175535918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files " "Internal_pin_if: Done \"internal_pin_if\" with 28 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175535919 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "internal_pin_if.qsys " "Finished elaborating Platform Designer system entity \"internal_pin_if.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175537121 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/Lab5.v " "Can't analyze file -- file ../hdl/Lab5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1608175537295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/userdesign.v 0 0 " "Found 0 design units, including 0 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/userdesign.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/top.v 2 2 " "Found 2 design units, including 2 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 pin_ip " "Found entity 1: pin_ip" {  } { { "../hdl/pin_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/pin_ip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537321 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/378/engr852/hdl/motionestimator.v 8 8 " "Found 8 design units, including 8 entities, in source file /intelfpga_lite/18.1/378/engr852/hdl/motionestimator.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotionEstimator " "Found entity 1: MotionEstimator" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM_R " "Found entity 2: ROM_R" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "3 ROM_S " "Found entity 3: ROM_S" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "4 PE " "Found entity 4: PE" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "5 PEend " "Found entity 5: PEend" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "6 control " "Found entity 6: control" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparator " "Found entity 7: Comparator" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""} { "Info" "ISGN_ENTITY_NAME" "8 PEtotal " "Found entity 8: PEtotal" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/internal_pin_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/internal_pin_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if " "Found entity 1: internal_pin_if" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537490 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537490 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537539 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537593 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_JTAG_2_Avalon_IP_timing_adt " "Found entity 1: internal_pin_if_JTAG_2_Avalon_IP_timing_adt" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_LED_IP_0 " "Found entity 1: internal_pin_if_LED_IP_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_led_ip_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_SW_IP " "Found entity 1: internal_pin_if_SW_IP" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_sw_ip.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0 " "Found entity 1: internal_pin_if_mm_interconnect_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_cmd_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_cmd_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608175537834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608175537835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537840 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router " "Found entity 2: internal_pin_if_mm_interconnect_0_router" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537840 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel internal_pin_if_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608175537849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel internal_pin_if_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at internal_pin_if_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608175537850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_router_001_default_decode " "Found entity 1: internal_pin_if_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537854 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_pin_if_mm_interconnect_0_router_001 " "Found entity 2: internal_pin_if_mm_interconnect_0_router_001" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_demux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_demux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_mm_interconnect_0_rsp_mux " "Found entity 1: internal_pin_if_mm_interconnect_0_rsp_mux" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_pin_if_param1 " "Found entity 1: internal_pin_if_param1" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_param1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175537892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175537892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608175538204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_R ROM_R:memR_u " "Elaborating entity \"ROM_R\" for hierarchy \"ROM_R:memR_u\"" {  } { { "../hdl/top.v" "memR_u" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538276 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rmem.data_a 0 MotionEstimator.v(31) " "Net \"Rmem.data_a\" at MotionEstimator.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538298 "|top|ROM_R:memR_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rmem.waddr_a 0 MotionEstimator.v(31) " "Net \"Rmem.waddr_a\" at MotionEstimator.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538298 "|top|ROM_R:memR_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Rmem.we_a 0 MotionEstimator.v(31) " "Net \"Rmem.we_a\" at MotionEstimator.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538298 "|top|ROM_R:memR_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_S ROM_S:memS_u " "Elaborating entity \"ROM_S\" for hierarchy \"ROM_S:memS_u\"" {  } { { "../hdl/top.v" "memS_u" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538330 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Smem.data_a 0 MotionEstimator.v(49) " "Net \"Smem.data_a\" at MotionEstimator.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538350 "|top|ROM_S:memS_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Smem.waddr_a 0 MotionEstimator.v(49) " "Net \"Smem.waddr_a\" at MotionEstimator.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538350 "|top|ROM_S:memS_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Smem.we_a 0 MotionEstimator.v(49) " "Net \"Smem.we_a\" at MotionEstimator.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608175538350 "|top|ROM_S:memS_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotionEstimator MotionEstimator:dut " "Elaborating entity \"MotionEstimator\" for hierarchy \"MotionEstimator:dut\"" {  } { { "../hdl/top.v" "dut" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MotionEstimator:dut\|control:ctl_u " "Elaborating entity \"control\" for hierarchy \"MotionEstimator:dut\|control:ctl_u\"" {  } { { "../hdl/MotionEstimator.v" "ctl_u" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 MotionEstimator.v(130) " "Verilog HDL assignment warning at MotionEstimator.v(130): truncated value with size 32 to match size of target (13)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538392 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MotionEstimator.v(155) " "Verilog HDL assignment warning at MotionEstimator.v(155): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538395 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 MotionEstimator.v(157) " "Verilog HDL assignment warning at MotionEstimator.v(157): truncated value with size 32 to match size of target (12)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538396 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MotionEstimator.v(158) " "Verilog HDL assignment warning at MotionEstimator.v(158): truncated value with size 32 to match size of target (10)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538396 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MotionEstimator.v(160) " "Verilog HDL assignment warning at MotionEstimator.v(160): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538396 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MotionEstimator.v(161) " "Verilog HDL assignment warning at MotionEstimator.v(161): truncated value with size 32 to match size of target (4)" {  } { { "../hdl/MotionEstimator.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175538396 "|top|MotionEstimator:dut|control:ctl_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEtotal MotionEstimator:dut\|PEtotal:pe_u " "Elaborating entity \"PEtotal\" for hierarchy \"MotionEstimator:dut\|PEtotal:pe_u\"" {  } { { "../hdl/MotionEstimator.v" "pe_u" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE MotionEstimator:dut\|PEtotal:pe_u\|PE:pe0 " "Elaborating entity \"PE\" for hierarchy \"MotionEstimator:dut\|PEtotal:pe_u\|PE:pe0\"" {  } { { "../hdl/MotionEstimator.v" "pe0" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEend MotionEstimator:dut\|PEtotal:pe_u\|PEend:pe15 " "Elaborating entity \"PEend\" for hierarchy \"MotionEstimator:dut\|PEtotal:pe_u\|PEend:pe15\"" {  } { { "../hdl/MotionEstimator.v" "pe15" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator MotionEstimator:dut\|Comparator:comp_u " "Elaborating entity \"Comparator\" for hierarchy \"MotionEstimator:dut\|Comparator:comp_u\"" {  } { { "../hdl/MotionEstimator.v" "comp_u" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/MotionEstimator.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pin_ip pin_ip:platform_designer_pin_ip " "Elaborating entity \"pin_ip\" for hierarchy \"pin_ip:platform_designer_pin_ip\"" {  } { { "../hdl/top.v" "platform_designer_pin_ip" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if pin_ip:platform_designer_pin_ip\|internal_pin_if:i1 " "Elaborating entity \"internal_pin_if\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\"" {  } { { "../hdl/pin_ip.v" "i1" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/pin_ip.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_JTAG_2_Avalon_IP pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip " "Elaborating entity \"internal_pin_if_JTAG_2_Avalon_IP\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "jtag_2_avalon_ip" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175538653 ""}  } { { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175538653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175538670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175539640 ""}  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175539640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175539736 ""}  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175539736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_JTAG_2_Avalon_IP_timing_adt pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_timing_adt:timing_adt " "Elaborating entity \"internal_pin_if_JTAG_2_Avalon_IP_timing_adt\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_timing_adt:timing_adt\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "timing_adt" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready internal_pin_if_jtag_2_avalon_ip_timing_adt.sv(82) " "Verilog HDL or VHDL warning at internal_pin_if_jtag_2_avalon_ip_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608175539879 "|top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "fifo" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "b2p" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "p2b" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "transacto" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175539971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter " "Elaborating entity \"internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "b2p_adapter" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608175540029 "|top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv(90) " "Verilog HDL assignment warning at internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608175540030 "|top|pin_ip:platform_designer_pin_ip|internal_pin_if:i1|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip|internal_pin_if_JTAG_2_Avalon_IP_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter:p2b_adapter " "Elaborating entity \"internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|internal_pin_if_JTAG_2_Avalon_IP_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "p2b_adapter" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_jtag_2_avalon_ip.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/internal_pin_if/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_LED_IP_0 pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_LED_IP_0:led_ip_0 " "Elaborating entity \"internal_pin_if_LED_IP_0\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_LED_IP_0:led_ip_0\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "led_ip_0" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_SW_IP pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_SW_IP:sw_ip " "Elaborating entity \"internal_pin_if_SW_IP\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_SW_IP:sw_ip\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "sw_ip" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_param1 pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_param1:param1 " "Elaborating entity \"internal_pin_if_param1\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_param1:param1\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "param1" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0 pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"internal_pin_if_mm_interconnect_0\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_2_avalon_ip_master_translator\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "jtag_2_avalon_ip_master_translator" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ip_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ip_0_s1_translator\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "led_ip_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_2_avalon_ip_master_agent\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "jtag_2_avalon_ip_master_agent" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_ip_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_ip_0_s1_agent\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "led_ip_0_s1_agent" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_ip_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:led_ip_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ip_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "led_ip_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_router pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router:router " "Elaborating entity \"internal_pin_if_mm_interconnect_0_router\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router:router\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_router_default_decode pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router:router\|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"internal_pin_if_mm_interconnect_0_router_default_decode\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router:router\|internal_pin_if_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_router_001 pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"internal_pin_if_mm_interconnect_0_router_001\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_router_001_default_decode pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router_001:router_001\|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"internal_pin_if_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_router_001:router_001\|internal_pin_if_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_2_avalon_ip_master_limiter\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "jtag_2_avalon_ip_master_limiter" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_cmd_demux pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"internal_pin_if_mm_interconnect_0_cmd_demux\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_cmd_mux pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"internal_pin_if_mm_interconnect_0_cmd_mux\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_rsp_demux pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"internal_pin_if_mm_interconnect_0_rsp_demux\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_rsp_mux pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"internal_pin_if_mm_interconnect_0_rsp_mux\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175540960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_avalon_st_adapter pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"internal_pin_if_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_mm_interconnect_0:mm_interconnect_0\|internal_pin_if_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|internal_pin_if_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/submodules/internal_pin_if_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/internal_pin_if/internal_pin_if.v" "rst_controller_002" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/internal_pin_if/internal_pin_if.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175541179 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608175542191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.16.19:25:47 Progress: Loading sldb61d00c0/alt_sld_fab_wrapper_hw.tcl " "2020.12.16.19:25:47 Progress: Loading sldb61d00c0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175547700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175551861 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175552039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175556935 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175557100 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175557260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175557451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175557460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175557461 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608175558159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb61d00c0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb61d00c0/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558747 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/ip/sldb61d00c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175558827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175558827 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM_S:memS_u\|Smem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM_S:memS_u\|Smem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RemoteLab.ram0_ROM_S_58e5cdb.hdl.mif " "Parameter INIT_FILE set to db/RemoteLab.ram0_ROM_S_58e5cdb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ROM_R:memR_u\|Rmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ROM_R:memR_u\|Rmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RemoteLab.ram0_ROM_R_58e5cd8.hdl.mif " "Parameter INIT_FILE set to db/RemoteLab.ram0_ROM_R_58e5cd8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608175561679 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608175561679 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608175561679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_S:memS_u\|altsyncram:Smem_rtl_0 " "Elaborated megafunction instantiation \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175561904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_S:memS_u\|altsyncram:Smem_rtl_0 " "Instantiated megafunction \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RemoteLab.ram0_ROM_S_58e5cdb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RemoteLab.ram0_ROM_S_58e5cdb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175561904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175561904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9du1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9du1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9du1 " "Found entity 1: altsyncram_9du1" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175561994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175561994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0 " "Elaborated megafunction instantiation \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175562122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0 " "Instantiated megafunction \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RemoteLab.ram0_ROM_R_58e5cd8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RemoteLab.ram0_ROM_R_58e5cd8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562122 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175562122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pc1 " "Found entity 1: altsyncram_5pc1" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175562198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175562198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175562275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"pin_ip:platform_designer_pin_ip\|internal_pin_if:i1\|internal_pin_if_JTAG_2_Avalon_IP:jtag_2_avalon_ip\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608175562275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608175562275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608175562347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175562347 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM_R:memR_u\|altsyncram:Rmem_rtl_0\|altsyncram_5pc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_5pc1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_R:memR_u|altsyncram:Rmem_rtl_0|altsyncram_5pc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 138 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM_S:memS_u\|altsyncram:Smem_rtl_0\|altsyncram_9du1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_9du1.tdf" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/db/altsyncram_9du1.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../hdl/top.v" "" { Text "C:/intelFPGA_lite/18.1/378/ENGR852/hdl/top.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608175562459 "|top|ROM_S:memS_u|altsyncram:Smem_rtl_0|altsyncram_9du1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1608175562459 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1608175562459 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608175562605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175563395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "340 " "340 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608175564247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/378/ENGR852/quartus/output_files/RemoteLab.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/378/ENGR852/quartus/output_files/RemoteLab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175564827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608175566231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608175566231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1257 " "Implemented 1257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608175566508 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608175566508 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1243 " "Implemented 1243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608175566508 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608175566508 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608175566508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608175566559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 19:26:06 2020 " "Processing ended: Wed Dec 16 19:26:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608175566559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608175566559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608175566559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608175566559 ""}
