// Seed: 2487973667
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_6;
  pmos (id_4, id_3, id_5);
  type_8(
      id_5, 1, id_1
  );
  assign id_1 = 1;
endmodule
