$date
	Sun Oct 23 01:24:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#659170
b1101 &
b1101 %
1$
b1101 !
1"
#659171
0"
#659174
b101000 &
b101000 %
#659178
b10100 &
b10100 %
#659182
b1010 &
b1010 %
#659186
b101 &
b101 %
#659190
b10000 &
b10000 %
#659194
b1000 &
b1000 %
#659198
b100 &
b100 %
#659202
b10 &
b10 %
#659206
b1 &
1#
b1 %
#659210
b0 &
b0 %
0#
0$
#1734958
b1011 &
b1011 %
1$
b1011 !
1"
#1734959
0"
#1734962
b100010 &
b100010 %
#1734966
b10001 &
b10001 %
#1734970
b110100 &
b110100 %
#1734974
b11010 &
b11010 %
#1734978
b1101 &
b1101 %
#1734982
b101000 &
b101000 %
#1734986
b10100 &
b10100 %
#1734990
b1010 &
b1010 %
#1734994
b101 &
b101 %
#1734998
b10000 &
b10000 %
#1735002
b1000 &
b1000 %
#1735006
b100 &
b100 %
#1735010
b10 &
b10 %
#1735014
b1 &
1#
b1 %
#1735018
b0 &
b0 %
0#
0$
#2686500
b1100 !
1"
#2686502
b1100 &
b1100 %
1$
#2686503
0"
#2686506
b110 &
b110 %
#2686510
b11 &
b11 %
#2686514
b1010 &
b1010 %
#2686518
b101 &
b101 %
#2686522
b10000 &
b10000 %
#2686526
b1000 &
b1000 %
#2686530
b100 &
b100 %
#2686534
b10 &
b10 %
#2686538
b1 &
b1 %
1#
#2686542
b0 &
0#
b0 %
0$
#4500012
