

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:42:01 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_25 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       88|       88|  0.880 us|  0.880 us|   89|   89|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 42 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 43 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add8118_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add8118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 45 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 46 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 47 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 48 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 51 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 52 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 54 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 55 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 56 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 58 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 59 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 60 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 62 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 64 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 65 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 66 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 67 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 67 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 68 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_13 : Operation 68 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 68 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_addr_2 = getelementptr i32 %arg1_r, i64 0, i64 8"   --->   Operation 71 'getelementptr' 'arg1_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [2/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_2"   --->   Operation 72 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 73 [1/2] (0.67ns)   --->   "%arg1_r_load_1 = load i4 %arg1_r_addr_2"   --->   Operation 73 'load' 'arg1_r_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 74 '%mul45 = mul i32 %arg1_r_load_1, i32 19'
ST_17 : Operation 74 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_1, i32 19"   --->   Operation 74 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 77 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 78 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 21 <SV = 20> <Delay = 1.10>
ST_21 : Operation 79 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 79 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 80 [2/2] (0.42ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r, i64 %add8118_loc" [d3.cpp:50]   --->   Operation 80 'call' 'call_ln50' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.09>
ST_22 : Operation 81 [1/2] (1.09ns)   --->   "%call_ln50 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, i64 %arr_1_load, i32 %arg1_r, i64 %add8118_loc" [d3.cpp:50]   --->   Operation 81 'call' 'call_ln50' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:60]   --->   Operation 82 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 83 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:60]   --->   Operation 83 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:61]   --->   Operation 84 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 85 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:61]   --->   Operation 85 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 0.67>
ST_24 : Operation 86 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_3" [d3.cpp:60]   --->   Operation 86 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 87 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_4" [d3.cpp:61]   --->   Operation 87 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:62]   --->   Operation 88 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:62]   --->   Operation 89 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:64]   --->   Operation 90 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 91 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:64]   --->   Operation 91 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 4.09>
ST_25 : Operation 92 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 92 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 93 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 93 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 94 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 94 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 95 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_5" [d3.cpp:62]   --->   Operation 95 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 96 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_6" [d3.cpp:64]   --->   Operation 96 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 97 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:60]   --->   Operation 97 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 98 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:60]   --->   Operation 98 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:64]   --->   Operation 99 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 100 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:64]   --->   Operation 100 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : [1/1] (0.57ns)   --->   Input mux for Operation 101 '%mul316 = mul i32 %arg1_r_load_6, i32 38'
ST_25 : Operation 101 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_6, i32 38" [d3.cpp:64]   --->   Operation 101 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 102 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 102 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 103 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 103 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 104 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 104 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 26 <SV = 25> <Delay = 4.50>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 105 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %arg1_r_load_3" [d3.cpp:60]   --->   Operation 106 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_7" [d3.cpp:60]   --->   Operation 107 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 108 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_8" [d3.cpp:64]   --->   Operation 108 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:60]   --->   Operation 109 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 110 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:64]   --->   Operation 111 'getelementptr' 'arg1_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [2/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_10" [d3.cpp:64]   --->   Operation 112 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_26 : [1/1] (0.57ns)   --->   Input mux for Operation 113 '%mul219 = mul i32 %arg1_r_load_4, i32 38'
ST_26 : Operation 113 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_4, i32 38" [d3.cpp:61]   --->   Operation 113 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (0.57ns)   --->   Input mux for Operation 114 '%mul244 = mul i32 %arg1_r_load_5, i32 19'
ST_26 : Operation 114 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_5, i32 19" [d3.cpp:62]   --->   Operation 114 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 115 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_load_6" [d3.cpp:64]   --->   Operation 116 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 117 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 117 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 118 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 118 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:64]   --->   Operation 119 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_26 : [1/1] (0.78ns)   --->   Input mux for Operation 120 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_26 : Operation 120 [1/1] (2.63ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266" [d3.cpp:64]   --->   Operation 120 'mul' 'mul318' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (0.78ns)   --->   Input mux for Operation 121 '%mul325 = mul i64 %zext_ln60, i64 %zext_ln60'
ST_26 : Operation 121 [1/1] (2.63ns)   --->   "%mul325 = mul i64 %zext_ln60, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 121 'mul' 'mul325' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 122 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 122 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %arr_load" [d3.cpp:78]   --->   Operation 123 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 124 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 125 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 125 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i64 %arr_load_1" [d3.cpp:62]   --->   Operation 126 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 127 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_1_load_2" [d3.cpp:64]   --->   Operation 128 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:86]   --->   Operation 129 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 130 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:92]   --->   Operation 130 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 131 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:97]   --->   Operation 131 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 132 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul318, i64 %mul325" [d3.cpp:97]   --->   Operation 132 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln97" [d3.cpp:98]   --->   Operation 133 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 7.08>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 134 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 135 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load_1"   --->   Operation 136 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 137 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_27 : Operation 137 [1/1] (2.63ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 137 'mul' 'mul157' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_1, i32 1" [d3.cpp:60]   --->   Operation 138 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 139 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 140 '%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1'
ST_27 : Operation 140 [1/1] (2.63ns)   --->   "%mul_ln60 = mul i64 %zext_ln60, i64 %zext_ln60_1" [d3.cpp:60]   --->   Operation 140 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln61 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:61]   --->   Operation 141 'shl' 'shl_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %shl_ln61" [d3.cpp:61]   --->   Operation 142 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 143 '%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60'
ST_27 : Operation 143 [1/1] (2.63ns)   --->   "%mul_ln61 = mul i64 %zext_ln61, i64 %zext_ln60" [d3.cpp:61]   --->   Operation 143 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:62]   --->   Operation 144 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d3.cpp:62]   --->   Operation 145 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 146 '%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60'
ST_27 : Operation 146 [1/1] (2.63ns)   --->   "%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln60" [d3.cpp:62]   --->   Operation 146 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:64]   --->   Operation 147 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 148 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 149 '%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60'
ST_27 : Operation 149 [1/1] (2.63ns)   --->   "%mul_ln64 = mul i64 %zext_ln64, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 149 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i32 %arg1_r_load_7" [d3.cpp:60]   --->   Operation 150 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_4, i32 2" [d3.cpp:60]   --->   Operation 151 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln60_3 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 152 'zext' 'zext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 153 '%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3'
ST_27 : Operation 153 [1/1] (2.63ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60_2, i64 %zext_ln60_3" [d3.cpp:60]   --->   Operation 153 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 154 '%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62'
ST_27 : Operation 154 [1/1] (2.63ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln60_2, i64 %zext_ln62" [d3.cpp:61]   --->   Operation 154 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln64" [d3.cpp:62]   --->   Operation 155 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln62_2 = zext i32 %arg1_r_load_7" [d3.cpp:62]   --->   Operation 156 'zext' 'zext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 157 '%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2'
ST_27 : Operation 157 [1/1] (2.74ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62_1, i63 %zext_ln62_2" [d3.cpp:62]   --->   Operation 157 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln62_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 158 'bitconcatenate' 'shl_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_8, i32 1" [d3.cpp:64]   --->   Operation 159 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 160 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 161 '%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_2'
ST_27 : Operation 161 [1/1] (2.63ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64_1, i64 %zext_ln60_2" [d3.cpp:64]   --->   Operation 161 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 162 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_9" [d3.cpp:60]   --->   Operation 162 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln60_4 = zext i32 %arg1_r_load_9" [d3.cpp:60]   --->   Operation 163 'zext' 'zext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 164 '%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62'
ST_27 : Operation 164 [1/1] (2.63ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln60_4, i64 %zext_ln62" [d3.cpp:60]   --->   Operation 164 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 165 '%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64'
ST_27 : Operation 165 [1/1] (2.63ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln60_4, i64 %zext_ln64" [d3.cpp:61]   --->   Operation 165 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 166 '%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1'
ST_27 : Operation 166 [1/1] (2.63ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln60_4, i64 %zext_ln64_1" [d3.cpp:62]   --->   Operation 166 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_10" [d3.cpp:64]   --->   Operation 167 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln64_2 = shl i32 %arg1_r_load_10, i32 1" [d3.cpp:64]   --->   Operation 168 'shl' 'shl_ln64_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i32 %shl_ln64_2" [d3.cpp:64]   --->   Operation 169 'zext' 'zext_ln64_2' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 170 '%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4'
ST_27 : Operation 170 [1/1] (2.63ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_2, i64 %zext_ln60_4" [d3.cpp:64]   --->   Operation 170 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln60_5 = zext i32 %arg1_r_load_10" [d3.cpp:60]   --->   Operation 171 'zext' 'zext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln60_2 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:60]   --->   Operation 172 'shl' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln60_6 = zext i32 %shl_ln60_2" [d3.cpp:60]   --->   Operation 173 'zext' 'zext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 174 '%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6'
ST_27 : Operation 174 [1/1] (2.63ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_5, i64 %zext_ln60_6" [d3.cpp:60]   --->   Operation 174 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 175 '%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1'
ST_27 : Operation 175 [1/1] (2.63ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln60_5, i64 %zext_ln64_1" [d3.cpp:61]   --->   Operation 175 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 176 '%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5'
ST_27 : Operation 176 [1/1] (2.63ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_2, i64 %zext_ln60_5" [d3.cpp:62]   --->   Operation 176 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "%conv199 = zext i32 %arg1_r_load_8" [d3.cpp:64]   --->   Operation 177 'zext' 'conv199' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 178 '%mul202 = mul i64 %conv199, i64 %conv199'
ST_27 : Operation 178 [1/1] (2.63ns)   --->   "%mul202 = mul i64 %conv199, i64 %conv199" [d3.cpp:64]   --->   Operation 178 'mul' 'mul202' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 179 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 180 '%mul211 = mul i64 %zext_ln30_1, i64 %conv206'
ST_27 : Operation 180 [1/1] (2.63ns)   --->   "%mul211 = mul i64 %zext_ln30_1, i64 %conv206" [d3.cpp:30]   --->   Operation 180 'mul' 'mul211' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_load_5" [d3.cpp:62]   --->   Operation 181 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:61]   --->   Operation 182 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 183 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_27 : Operation 183 [1/1] (2.63ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220" [d3.cpp:62]   --->   Operation 183 'mul' 'mul221' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 184 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 185 '%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60'
ST_27 : Operation 185 [1/1] (2.63ns)   --->   "%mul229 = mul i64 %zext_ln64_2, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 185 'mul' 'mul229' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %arg1_r_load_9, i32 1" [d3.cpp:60]   --->   Operation 186 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_26" [d3.cpp:60]   --->   Operation 187 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 188 '%mul237 = mul i64 %conv236, i64 %zext_ln60_2'
ST_27 : Operation 188 [1/1] (2.63ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 188 'mul' 'mul237' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:62]   --->   Operation 189 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 190 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_27 : Operation 190 [1/1] (2.63ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216" [d3.cpp:62]   --->   Operation 190 'mul' 'mul246' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 191 '%mul254 = mul i64 %conv236, i64 %zext_ln60'
ST_27 : Operation 191 [1/1] (2.63ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 191 'mul' 'mul254' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:60]   --->   Operation 192 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_27" [d3.cpp:60]   --->   Operation 193 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 194 '%mul262 = mul i64 %conv261, i64 %zext_ln60_2'
ST_27 : Operation 194 [1/1] (2.63ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln60_2" [d3.cpp:60]   --->   Operation 194 'mul' 'mul262' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:61]   --->   Operation 195 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns)   --->   "%arg1_r_load_8_cast = zext i32 %arg1_r_load_6" [d3.cpp:64]   --->   Operation 196 'zext' 'arg1_r_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 197 '%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast'
ST_27 : Operation 197 [1/1] (2.74ns)   --->   "%mul2721018 = mul i63 %mul219_cast, i63 %arg1_r_load_8_cast" [d3.cpp:61]   --->   Operation 197 'mul' 'mul2721018' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721018, i1 0" [d3.cpp:61]   --->   Operation 198 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:62]   --->   Operation 199 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 200 '%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_8_cast'
ST_27 : Operation 200 [1/1] (2.74ns)   --->   "%mul282916 = mul i63 %mul244_cast, i63 %arg1_r_load_8_cast" [d3.cpp:62]   --->   Operation 200 'mul' 'mul282916' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul282916, i1 0" [d3.cpp:62]   --->   Operation 201 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 202 '%mul290 = mul i64 %conv261, i64 %zext_ln60'
ST_27 : Operation 202 [1/1] (2.63ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln60" [d3.cpp:60]   --->   Operation 202 'mul' 'mul290' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 203 '%mul299 = mul i64 %conv199, i64 %conv220'
ST_27 : Operation 203 [1/1] (2.63ns)   --->   "%mul299 = mul i64 %conv199, i64 %conv220" [d3.cpp:64]   --->   Operation 203 'mul' 'mul299' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%arg1_r_load_10_cast = zext i32 %arg1_r_load_8" [d3.cpp:64]   --->   Operation 204 'zext' 'arg1_r_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 205 '%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast'
ST_27 : Operation 205 [1/1] (2.74ns)   --->   "%mul309814 = mul i63 %mul244_cast, i63 %arg1_r_load_10_cast" [d3.cpp:62]   --->   Operation 205 'mul' 'mul309814' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul309814, i1 0" [d3.cpp:62]   --->   Operation 206 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%arg1_r_load_12_cast = zext i32 %arg1_r_load_10" [d3.cpp:64]   --->   Operation 207 'zext' 'arg1_r_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.67ns)   --->   Input mux for Operation 208 '%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_12_cast'
ST_27 : Operation 208 [1/1] (2.74ns)   --->   "%mul335712 = mul i63 %mul219_cast, i63 %arg1_r_load_12_cast" [d3.cpp:61]   --->   Operation 208 'mul' 'mul335712' <Predicate = true> <Delay = 2.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul335712, i1 0" [d3.cpp:61]   --->   Operation 209 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 210 '%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60'
ST_27 : Operation 210 [1/1] (2.63ns)   --->   "%mul344 = mul i64 %zext_ln64_1, i64 %zext_ln60" [d3.cpp:64]   --->   Operation 210 'mul' 'mul344' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 211 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "%empty_28 = shl i32 %arg1_r_load_10, i32 2" [d3.cpp:64]   --->   Operation 212 'shl' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_28" [d3.cpp:64]   --->   Operation 213 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 214 '%mul353 = mul i64 %conv352, i64 %zext_ln60_2'
ST_27 : Operation 214 [1/1] (2.63ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln60_2" [d3.cpp:64]   --->   Operation 214 'mul' 'mul353' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 215 '%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4'
ST_27 : Operation 215 [1/1] (2.63ns)   --->   "%mul360 = mul i64 %zext_ln60_4, i64 %zext_ln60_4" [d3.cpp:60]   --->   Operation 215 'mul' 'mul360' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_load_4" [d3.cpp:61]   --->   Operation 216 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_27 : [1/1] (0.78ns)   --->   Input mux for Operation 217 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_27 : Operation 217 [1/1] (2.63ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364" [d3.cpp:61]   --->   Operation 217 'mul' 'mul369' <Predicate = true> <Delay = 2.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_1 = add i64 %mul_ln60_2, i64 %mul_ln60_1" [d3.cpp:77]   --->   Operation 218 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 219 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln77_2 = add i64 %add_ln77_1, i64 %mul202" [d3.cpp:77]   --->   Operation 219 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_3 = add i64 %mul_ln60, i64 %mul_ln60_3" [d3.cpp:77]   --->   Operation 220 'add' 'add_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 221 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln77_4 = add i64 %add_ln77_3, i64 %mul211" [d3.cpp:77]   --->   Operation 221 'add' 'add_ln77_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i64 %add_ln77_2" [d3.cpp:77]   --->   Operation 222 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i64 %add_ln77_4" [d3.cpp:77]   --->   Operation 223 'trunc' 'trunc_ln77_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77 = add i64 %add_ln77_4, i64 %add_ln77_2" [d3.cpp:77]   --->   Operation 224 'add' 'add_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 225 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %arr_load, i64 %add_ln77" [d3.cpp:78]   --->   Operation 225 'add' 'add_ln78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 226 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 226 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 227 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 227 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 228 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 229 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 230 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 231 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_1" [d3.cpp:61]   --->   Operation 232 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_1, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 233 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 234 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %shl_ln62_1, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 234 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_1 = add i64 %mul_ln62, i64 %mul_ln62_3" [d3.cpp:62]   --->   Operation 235 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 236 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_4 = add i64 %add_ln62_1, i64 %mul157" [d3.cpp:62]   --->   Operation 236 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 237 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_4" [d3.cpp:62]   --->   Operation 238 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_2 = add i64 %add_ln62_4, i64 %add_ln62" [d3.cpp:62]   --->   Operation 239 'add' 'add_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %arr_load_1, i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 240 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64, i64 %mul_ln64_2" [d3.cpp:64]   --->   Operation 241 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 242 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 242 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 243 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_1_load_2, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 244 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 245 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:81]   --->   Operation 245 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i64 %mul221, i64 %mul229" [d3.cpp:82]   --->   Operation 246 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 247 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i64 %add_ln82_1, i64 %mul237" [d3.cpp:82]   --->   Operation 247 'add' 'add_ln82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln82" [d3.cpp:83]   --->   Operation 248 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:86]   --->   Operation 249 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 250 [1/1] (1.08ns)   --->   "%add_ln88_1 = add i64 %mul246, i64 %mul262" [d3.cpp:88]   --->   Operation 250 'add' 'add_ln88_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln88_2 = add i64 %mul2, i64 %mul254" [d3.cpp:88]   --->   Operation 251 'add' 'add_ln88_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i64 %add_ln88_1" [d3.cpp:88]   --->   Operation 252 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i64 %add_ln88_2" [d3.cpp:88]   --->   Operation 253 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i64 %add_ln88_2, i64 %add_ln88_1" [d3.cpp:88]   --->   Operation 254 'add' 'add_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_2" [d3.cpp:89]   --->   Operation 255 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 256 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %arr_load_2, i64 %add_ln88" [d3.cpp:89]   --->   Operation 256 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 257 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:92]   --->   Operation 257 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln93_1 = add i64 %mul3, i64 %mul299" [d3.cpp:93]   --->   Operation 258 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 259 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln93 = add i64 %add_ln93_1, i64 %mul290" [d3.cpp:93]   --->   Operation 259 'add' 'add_ln93' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %arr_1_load_4" [d3.cpp:94]   --->   Operation 260 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln94_1 = trunc i64 %add_ln93" [d3.cpp:94]   --->   Operation 261 'trunc' 'trunc_ln94_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 262 [1/1] (1.08ns)   --->   "%add_ln94 = add i64 %arr_1_load_4, i64 %add_ln93" [d3.cpp:94]   --->   Operation 262 'add' 'add_ln94' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 263 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:97]   --->   Operation 263 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i63 %mul309814" [d3.cpp:98]   --->   Operation 264 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln98, i1 0" [d3.cpp:98]   --->   Operation 265 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i63 %mul335712" [d3.cpp:99]   --->   Operation 266 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln99, i1 0" [d3.cpp:99]   --->   Operation 267 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %arr_load_3" [d3.cpp:100]   --->   Operation 268 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %arr_load_3, i64 %mul4" [d3.cpp:100]   --->   Operation 269 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 270 [1/1] (1.08ns)   --->   "%add_ln100_2 = add i64 %mul5, i64 %add_ln97" [d3.cpp:100]   --->   Operation 270 'add' 'add_ln100_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %add_ln100_2, i64 %add_ln100_1" [d3.cpp:100]   --->   Operation 271 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 272 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:103]   --->   Operation 272 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 273 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul369, i64 %mul360" [d3.cpp:105]   --->   Operation 273 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (1.08ns)   --->   "%add_ln105_2 = add i64 %mul344, i64 %mul353" [d3.cpp:105]   --->   Operation 274 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 275 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d3.cpp:105]   --->   Operation 276 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i3 %arr_addr_1" [d3.cpp:63]   --->   Operation 277 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 278 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 278 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i26 %trunc_ln1, i26 %trunc_ln2" [d3.cpp:113]   --->   Operation 279 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 280 [1/1] (0.95ns)   --->   "%add_ln113_12 = add i26 %trunc_ln98_1, i26 %trunc_ln100" [d3.cpp:113]   --->   Operation 280 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %add_ln113_12, i26 %add_ln113_11" [d3.cpp:113]   --->   Operation 281 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 282 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 282 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 283 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 284 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add_ln94" [d3.cpp:113]   --->   Operation 285 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 286 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 286 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 287 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_3 = add i25 %trunc_ln94, i25 %trunc_ln3" [d3.cpp:114]   --->   Operation 288 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 289 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln114_3, i25 %trunc_ln94_1" [d3.cpp:114]   --->   Operation 289 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 7.18>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%add8118_loc_load = load i64 %add8118_loc"   --->   Operation 290 'load' 'add8118_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 291 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 292 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:81]   --->   Operation 292 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %arr_1_load_3" [d3.cpp:83]   --->   Operation 293 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 294 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %arr_1_load_3, i64 %add_ln82" [d3.cpp:83]   --->   Operation 294 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i26 %trunc_ln88_1, i26 %trunc_ln88" [d3.cpp:89]   --->   Operation 295 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 296 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:103]   --->   Operation 296 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i64 %add_ln105_2, i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 297 'add' 'add_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_load_4" [d3.cpp:106]   --->   Operation 298 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i26 %trunc_ln105_1, i26 %trunc_ln105" [d3.cpp:106]   --->   Operation 299 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %arr_load_4, i64 %add_ln105" [d3.cpp:106]   --->   Operation 300 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 301 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add8118_loc_load, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 301 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 302 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 302 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 303 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i3 %arr_addr" [d3.cpp:78]   --->   Operation 303 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 304 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 304 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 305 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 306 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 306 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 307 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 307 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 308 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 309 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 310 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 310 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 311 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 312 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 313 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 314 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 314 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 315 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 316 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 317 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 317 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 318 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 319 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 320 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 321 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 322 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 322 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 323 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 323 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 324 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 325 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 326 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 327 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 328 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add8118_loc_load" [d3.cpp:113]   --->   Operation 329 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 330 [1/1] (0.95ns)   --->   "%add_ln115_3 = add i26 %trunc_ln89, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 330 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %add_ln115_3, i26 %add_ln89_1" [d3.cpp:115]   --->   Operation 331 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i25 %trunc_ln83, i25 %trunc_ln113_3" [d3.cpp:116]   --->   Operation 332 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 333 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %add_ln116_1, i25 %trunc_ln83_1" [d3.cpp:116]   --->   Operation 333 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 334 [1/1] (0.95ns)   --->   "%add_ln117_1 = add i26 %trunc_ln106, i26 %trunc_ln113_4" [d3.cpp:117]   --->   Operation 334 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %add_ln117_1, i26 %add_ln106_1" [d3.cpp:117]   --->   Operation 335 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_5" [d3.cpp:118]   --->   Operation 336 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 337 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 337 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 338 [1/1] (0.95ns)   --->   "%add_ln119_1 = add i26 %trunc_ln62_2, i26 %trunc_ln113_6" [d3.cpp:119]   --->   Operation 338 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 339 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_1, i26 %add_ln62_5" [d3.cpp:119]   --->   Operation 339 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 340 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_7" [d3.cpp:120]   --->   Operation 340 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_1 = add i26 %trunc_ln77_1, i26 %trunc_ln77" [d3.cpp:78]   --->   Operation 341 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 342 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 343 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 343 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 344 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 344 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 345 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 345 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_29 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 346 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 347 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 347 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 348 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 349 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 350 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add8118_loc_load" [d3.cpp:113]   --->   Operation 351 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 352 'partselect' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_1" [d3.cpp:113]   --->   Operation 353 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 354 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 354 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 355 'trunc' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 356 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_9, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 356 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 357 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 358 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 358 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 359 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 359 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 360 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 361 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 361 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 362 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 363 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 363 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 364 [1/1] (0.95ns)   --->   "%add_ln121_1 = add i26 %trunc_ln78, i26 %trunc_ln113_8" [d3.cpp:121]   --->   Operation 364 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 365 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %add_ln121_1, i26 %add_ln78_1" [d3.cpp:121]   --->   Operation 365 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 366 [1/1] (0.94ns)   --->   "%add_ln122 = add i25 %trunc_ln113_s, i25 %trunc_ln113" [d3.cpp:122]   --->   Operation 366 'add' 'add_ln122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.57>
ST_30 : Operation 367 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 367 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 368 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 369 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 370 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 370 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 371 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 372 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 372 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 373 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 373 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 374 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 375 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 375 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 376 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 376 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 377 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 378 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 379 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 379 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 380 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 380 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 381 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 381 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 0.67>
ST_31 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 382 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 383 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 384 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 385 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 386 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 387 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 0.67>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 388 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 389 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 390 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 391 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 392 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 393 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 33 <SV = 32> <Delay = 0.67>
ST_33 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 394 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 395 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 395 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 396 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 396 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_33 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 397 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 398 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 398 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 399 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 399 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 400 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 401 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 402 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln4" [d3.cpp:126]   --->   Operation 403 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 404 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 405 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 406 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln4, i27 %out1_w" [d3.cpp:126]   --->   Operation 406 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln4, i27 %out1_w" [d3.cpp:126]   --->   Operation 407 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 408 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 408 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 409 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 409 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 410 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 410 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 411 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 411 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 412 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 412 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 413 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 413 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 414 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 414 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 415 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 415 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 416 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 416 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 418 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 418 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 420 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 420 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 421 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [24]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [25]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [27]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [28]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [28]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [29]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_2') [32]  (0.000 ns)
	'load' operation ('arg1_r_load_1') on array 'arg1_r', d3.cpp:11 [33]  (0.677 ns)

 <State 17>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_1') on array 'arg1_r', d3.cpp:11 [33]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [34]  (2.846 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_1_addr_1') [37]  (0.000 ns)
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [38]  (0.677 ns)

 <State 21>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [38]  (0.677 ns)
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [39]  (0.427 ns)

 <State 22>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln50', d3.cpp:50) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5' [39]  (1.100 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_3', d3.cpp:60) [45]  (0.000 ns)
	'load' operation ('arg1_r_load_3', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [46]  (0.677 ns)

 <State 24>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_3', d3.cpp:60) on array 'arg1_r', d3.cpp:11 [46]  (0.677 ns)

 <State 25>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_6', d3.cpp:64) on array 'arg1_r', d3.cpp:11 [62]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul316', d3.cpp:64) [135]  (2.846 ns)

 <State 26>: 4.505ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.789 ns)
'mul' operation ('mul325', d3.cpp:60) [138]  (2.631 ns)
	'add' operation ('add_ln97', d3.cpp:97) [208]  (1.085 ns)

 <State 27>: 7.086ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_10', d3.cpp:64) on array 'arg1_r', d3.cpp:11 [89]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul335712', d3.cpp:61) [140]  (2.748 ns)
	'add' operation ('add_ln100_2', d3.cpp:100) [216]  (1.085 ns)
	'add' operation ('add_ln100', d3.cpp:100) [217]  (0.819 ns)
	'add' operation ('add_ln113', d3.cpp:113) [243]  (1.085 ns)

 <State 28>: 7.187ns
The critical path consists of the following:
	'load' operation ('arr_1_load_3', d3.cpp:81) on array 'arr', d3.cpp:13 [186]  (0.677 ns)
	'add' operation ('add_ln83', d3.cpp:83) [191]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [251]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [255]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [259]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [263]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [267]  (1.085 ns)

 <State 29>: 7.257ns
The critical path consists of the following:
	'add' operation ('add_ln113_7', d3.cpp:113) [271]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [276]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [279]  (3.455 ns)
	'add' operation ('add_ln113_9', d3.cpp:113) [281]  (0.955 ns)
	'store' operation ('store_ln113', d3.cpp:113) of variable 'zext_ln113_1', d3.cpp:113 on array 'out1_w', d3.cpp:12 [284]  (0.677 ns)

 <State 30>: 2.577ns
The critical path consists of the following:
	'add' operation ('add_ln115', d3.cpp:115) [297]  (0.945 ns)
	'add' operation ('add_ln115_1', d3.cpp:115) [303]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [305]  (0.677 ns)

 <State 31>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln116', d3.cpp:116) of variable 'zext_ln116', d3.cpp:116 on array 'out1_w', d3.cpp:12 [310]  (0.677 ns)

 <State 32>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln118', d3.cpp:118) of variable 'zext_ln118', d3.cpp:118 on array 'out1_w', d3.cpp:12 [320]  (0.677 ns)

 <State 33>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln120', d3.cpp:120) of variable 'zext_ln120', d3.cpp:120 on array 'out1_w', d3.cpp:12 [330]  (0.677 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [342]  (0.000 ns)
	bus request operation ('empty_29', d3.cpp:126) on port 'mem' (d3.cpp:126) [343]  (7.300 ns)

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [345]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [345]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [345]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [345]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_30', d3.cpp:131) on port 'mem' (d3.cpp:131) [345]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
