ADVANCE_RING,FUNC_0
BEGIN_RING,FUNC_1
CP_PACKET3,FUNC_2
DRM_ERROR,FUNC_3
EINVAL,VAR_0
OUT_RING_DRM_BUFFER,FUNC_4
R300_CMD_PACKET3,VAR_1
R300_CMD_PACKET3_RAW,VAR_2
R300_VAP_VF_CNTL__INDEX_SIZE_32bit,VAR_3
RADEON_CP_INDX_BUFFER,VAR_4
RADEON_CP_PACKET_COUNT_MASK,VAR_5
RING_LOCALS,VAR_6
drm_buffer_pointer_to_dword,FUNC_5
drm_buffer_read_object,FUNC_6
drm_buffer_unprocessed,FUNC_7
radeon_check_offset,FUNC_8
r300_emit_draw_indx_2,FUNC_9
dev_priv,VAR_7
cmdbuf,VAR_8
cmd,VAR_9
cmd1,VAR_10
count,VAR_11
expected_count,VAR_12
stack_header,VAR_13
header,VAR_14
cmd1,VAR_15
cmd2,VAR_16
cmd3,VAR_17
