# âš¡ QUICK REFERENCE - CHáº Y OPENLANE

## ðŸš€ CÃ¡ch nhanh nháº¥t Ä‘á»ƒ báº¯t Ä‘áº§u

### Option 1: Sá»­ dá»¥ng Script tá»± Ä‘á»™ng (Khuyáº¿n nghá»‹)

```bash
cd /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification

# Cháº¡y menu tÆ°Æ¡ng tÃ¡c
./run_openlane.sh

# Hoáº·c cháº¡y tá»± Ä‘á»™ng toÃ n bá»™
./run_openlane.sh auto
```

### Option 2: Cháº¡y thá»§ cÃ´ng tá»«ng bÆ°á»›c

```bash
# BÆ°á»›c 1: Kiá»ƒm tra mÃ´i trÆ°á»ng
./run_openlane.sh check

# BÆ°á»›c 2: Chuáº©n bá»‹ design
./run_openlane.sh prepare

# BÆ°á»›c 3: Cháº¡y OpenLane
./run_openlane.sh run

# BÆ°á»›c 4: Xem káº¿t quáº£
./run_openlane.sh results
```

### Option 3: Cháº¡y trá»±c tiáº¿p OpenLane (KhÃ´ng dÃ¹ng script)

```bash
# Di chuyá»ƒn Ä‘áº¿n OpenLane
cd ~/OpenLane

# Táº¡o symbolic link (chá»‰ cáº§n lÃ m 1 láº§n)
ln -s /home/iot/Study/VLSI/Open_Lane/Viterbi-Decoder-Implementation-and-Verification/OpenLane/designs/viterbi ~/OpenLane/designs/viterbi

# Cháº¡y automatic flow
make mount
# Trong container:
./flow.tcl -design viterbi

# Hoáº·c cháº¡y interactive mode
make mount
# Trong container:
./flow.tcl -design viterbi -interactive
```

---

## ðŸ“Š CÃ¡c lá»‡nh quan trá»ng trong Interactive Mode

```tcl
# 1. Load package
package require openlane 0.9

# 2. Chuáº©n bá»‹ design
prep -design viterbi

# 3. Cháº¡y tá»«ng bÆ°á»›c
run_synthesis          # Tá»•ng há»£p RTL â†’ Netlist
run_floorplan          # Láº­p káº¿ hoáº¡ch máº·t báº±ng
run_placement          # Äáº·t cÃ¡c cell
run_cts                # Táº¡o cÃ¢y clock
run_routing            # Äá»‹nh tuyáº¿n dÃ¢y ná»‘i
run_magic              # DRC check
run_lvs                # Layout vs Schematic
run_antenna_check      # Kiá»ƒm tra antenna

# 4. Táº¡o GDSII
run_magic_spice_export
run_magic_drc
```

---

## ðŸ” Kiá»ƒm tra káº¿t quáº£ nhanh

```bash
# TÃ¬m run directory má»›i nháº¥t
cd ~/OpenLane/designs/viterbi
ls -lt runs/

# Giáº£ sá»­ run má»›i nháº¥t lÃ  RUN_2026.01.21_02.51.09
cd runs/RUN_2026.01.21_02.51.09

# Xem synthesis stats
cat reports/synthesis/1-synthesis.stat.rpt | grep "Chip area"

# Xem timing summary
cat reports/signoff/system_top-sta-rcx_nom/summary.rpt

# Kiá»ƒm tra DRC
cat reports/signoff/system_top-drc.rpt | grep -i violation

# Kiá»ƒm tra LVS
cat reports/signoff/system_top-lvs.rpt | grep -i "match"

# Xem táº¥t cáº£ metrics
cat reports/metrics.csv

# Má»Ÿ layout
klayout results/final/gds/system_top.gds
```

---

## âš™ï¸ CÃ¡c tham sá»‘ quan trá»ng trong config.tcl

```tcl
# TÃªn design
set ::env(DESIGN_NAME) "system_top"

# Clock (50 MHz = 20ns)
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "20.0"

# Diá»‡n tÃ­ch
set ::env(DIE_AREA) "0 0 400 400"        # 400Î¼m x 400Î¼m
set ::env(FP_CORE_UTIL) 40               # 40% utilization

# Tá»‘i Æ°u hÃ³a
set ::env(SYNTH_STRATEGY) "AREA 0"       # AREA 0-3 hoáº·c DELAY 0-4
set ::env(PL_TARGET_DENSITY) 0.45        # Placement density
```

---

## ðŸ› Xá»­ lÃ½ lá»—i nhanh

| Lá»—i | Giáº£i phÃ¡p nhanh |
|-----|-----------------|
| **Timing violation** | TÄƒng `CLOCK_PERIOD` tá»« 20.0 â†’ 25.0 |
| **DRC violations** | TÄƒng `DIE_AREA` tá»« 400x400 â†’ 500x500 |
| **Module not found** | Kiá»ƒm tra file .v trong `src/`, comment `include` |
| **Clock not found** | Kiá»ƒm tra `CLOCK_PORT` khá»›p vá»›i RTL |
| **Docker error** | `sudo systemctl start docker` |

---

## ðŸ“ˆ Metrics quan trá»ng cáº§n kiá»ƒm tra

âœ… **Setup Slack** > 0 (timing OK)  
âœ… **Hold Slack** > 0 (timing OK)  
âœ… **DRC Violations** = 0  
âœ… **LVS** = "Circuits match uniquely"  
âœ… **Chip Area** < DIE_AREA  
âœ… **Core Utilization** â‰ˆ FP_CORE_UTIL  

---

## ðŸŽ¯ Workflow Ä‘á» xuáº¥t cho láº§n Ä‘áº§u

1. **Cháº¡y script tá»± Ä‘á»™ng**
   ```bash
   ./run_openlane.sh auto
   ```

2. **Náº¿u thÃ nh cÃ´ng** â†’ Xem káº¿t quáº£, phÃ¢n tÃ­ch metrics

3. **Náº¿u cÃ³ lá»—i** â†’ Äá»c log, sá»­a config.tcl, cháº¡y láº¡i

4. **Tá»‘i Æ°u hÃ³a** â†’ Äiá»u chá»‰nh tham sá»‘, so sÃ¡nh runs

---

## ðŸ“ Cáº¥u trÃºc thÆ° má»¥c káº¿t quáº£

```
runs/RUN_YYYY.MM.DD_HH.MM.SS/
â”œâ”€â”€ logs/                    # Log files cá»§a tá»«ng bÆ°á»›c
â”œâ”€â”€ reports/                 # Reports (synthesis, timing, DRC, LVS)
â”‚   â”œâ”€â”€ synthesis/
â”‚   â”œâ”€â”€ signoff/
â”‚   â””â”€â”€ metrics.csv         # â­ Táº¥t cáº£ metrics á»Ÿ Ä‘Ã¢y
â”œâ”€â”€ results/
â”‚   â”œâ”€â”€ final/
â”‚   â”‚   â”œâ”€â”€ gds/           # â­ GDSII file
â”‚   â”‚   â”œâ”€â”€ def/
â”‚   â”‚   â”œâ”€â”€ lef/
â”‚   â”‚   â””â”€â”€ verilog/       # Netlist cuá»‘i cÃ¹ng
â”‚   â””â”€â”€ ...
â””â”€â”€ tmp/                    # Temporary files
```

---

## ðŸ’¡ Tips

- âœ… LuÃ´n cháº¡y **interactive mode** cho láº§n Ä‘áº§u Ä‘á»ƒ dá»… debug
- âœ… **Backup config.tcl** trÆ°á»›c khi thay Ä‘á»•i
- âœ… So sÃ¡nh **metrics.csv** giá»¯a cÃ¡c runs
- âœ… Äá»c **logs/** náº¿u gáº·p lá»—i
- âœ… Tham kháº£o design máº«u: `~/OpenLane/designs/spm/`

---

## ðŸ†˜ Cáº§n trá»£ giÃºp?

1. Äá»c file `HUONG_DAN_CHAY_OPENLANE.md` (hÆ°á»›ng dáº«n chi tiáº¿t)
2. Xem log files trong `runs/*/logs/`
3. Kiá»ƒm tra [OpenLane Docs](https://openlane.readthedocs.io/)
4. TÃ¬m kiáº¿m lá»—i trÃªn [GitHub Issues](https://github.com/The-OpenROAD-Project/OpenLane/issues)

---

**ChÃºc báº¡n thÃ nh cÃ´ng! ðŸš€**
