# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:58 on Sep 11,2023
# vcom -reportprogress 300 -93 -work work ../../src/full_adder_single_bit_beh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder_single_bit_beh
# -- Compiling architecture beh of full_adder_single_bit_beh
# End time: 20:12:05 on Sep 11,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:10 on Sep 11,2023
# vcom -reportprogress 300 -93 -work work ../src/full_adder_single_bit_beh_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_single_bit_beh_tb
# -- Compiling architecture arch of full_adder_single_bit_beh_tb
# End time: 20:12:17 on Sep 11,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" full_adder_single_bit_beh_tb 
# Start time: 20:12:18 on Sep 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.full_adder_single_bit_beh_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.full_adder_single_bit_beh(beh)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mc5823  Hostname: GOL-1360-04  ProcessID: 10144
#           Attempting to use alternate WLF file "./wlftr63e60".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr63e60
# End time: 20:12:37 on Sep 11,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
