// Seed: 1812813854
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    output uwire id_4,
    input wire id_5,
    output tri id_6,
    output wor id_7,
    output tri0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    input supply0 id_13,
    output wor id_14,
    output wor id_15,
    output supply0 id_16,
    input tri1 id_17,
    input tri0 id_18,
    output tri1 id_19
);
  wire id_21;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output wand id_3,
    output wire id_4
);
  assign id_4 = id_1;
  module_0(
      id_3,
      id_2,
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_4,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4,
      id_3,
      id_2,
      id_0,
      id_4
  );
endmodule
