module NV_CLK_gate_power(clk, reset_, clk_en, clk_gated);
  input clk;
  input clk_en;
  output clk_gated;
  input reset_;
  CKLNQD12 p_clkgate (
    .CP(clk),
    .E(clk_en),
    .Q(clk_gated),
    .TE(1'b0)
  );
endmodule
