<stg><name>decision_function.24</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:1  %x_V_addr = getelementptr [12 x i12]* %x_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="x_V_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:4  %x_V_addr_94 = getelementptr [12 x i12]* %x_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="x_V_addr_94"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:5  %x_V_load_1 = load i12* %x_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:2  %x_V_load = load i12* %x_V_addr, align 2

]]></Node>
<StgValue><ssdm name="x_V_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:3  %icmp_ln1497 = icmp slt i12 %x_V_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:5  %x_V_load_1 = load i12* %x_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:6  %icmp_ln1497_1 = icmp slt i12 %x_V_load_1, -1535

]]></Node>
<StgValue><ssdm name="icmp_ln1497_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:7  %x_V_addr_95 = getelementptr [12 x i12]* %x_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="x_V_addr_95"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:8  %x_V_load_2 = load i12* %x_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:10  %x_V_addr_96 = getelementptr [12 x i12]* %x_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="x_V_addr_96"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:11  %x_V_load_5 = load i12* %x_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:8  %x_V_load_2 = load i12* %x_V_addr_95, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_2"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:9  %icmp_ln1497_2 = icmp slt i12 %x_V_load_2, 641

]]></Node>
<StgValue><ssdm name="icmp_ln1497_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:11  %x_V_load_5 = load i12* %x_V_addr_96, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_5"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:12  %icmp_ln1497_5 = icmp slt i12 %x_V_load_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln1497_5"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:13  %x_V_addr_97 = getelementptr [12 x i12]* %x_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="x_V_addr_97"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:14  %x_V_load_9 = load i12* %x_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader_ifconv:0  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader_ifconv:14  %x_V_load_9 = load i12* %x_V_addr_97, align 2

]]></Node>
<StgValue><ssdm name="x_V_load_9"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:15  %icmp_ln1497_9 = icmp slt i12 %x_V_load_9, -1151

]]></Node>
<StgValue><ssdm name="icmp_ln1497_9"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:16  %and_ln73 = and i1 %icmp_ln1497_1, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:17  %and_ln73_106 = and i1 %icmp_ln1497_2, %and_ln73

]]></Node>
<StgValue><ssdm name="and_ln73_106"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:18  %xor_ln75 = xor i1 %icmp_ln1497_1, true

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:19  %and_ln73_110 = and i1 %icmp_ln1497_5, %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln73_110"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:20  %and_ln73_107 = and i1 %and_ln73_110, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="and_ln73_107"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:21  %xor_ln75_41 = xor i1 %icmp_ln1497, true

]]></Node>
<StgValue><ssdm name="xor_ln75_41"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:22  %and_ln73_108 = and i1 %icmp_ln1497_5, %xor_ln75_41

]]></Node>
<StgValue><ssdm name="and_ln73_108"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:23  %and_ln73_109 = and i1 %icmp_ln1497_9, %and_ln73_108

]]></Node>
<StgValue><ssdm name="and_ln73_109"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:24  %or_ln75 = or i1 %icmp_ln1497_5, %icmp_ln1497

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:25  %xor_ln75_42 = xor i1 %or_ln75, true

]]></Node>
<StgValue><ssdm name="xor_ln75_42"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:26  %or_ln88 = or i1 %and_ln73, %and_ln73_107

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:27  %or_ln88_62 = or i1 %icmp_ln1497, %and_ln73_109

]]></Node>
<StgValue><ssdm name="or_ln88_62"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:28  %or_ln88_63 = or i1 %icmp_ln1497, %and_ln73_108

]]></Node>
<StgValue><ssdm name="or_ln88_63"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:29  %or_ln88_64 = or i1 %or_ln88_63, %xor_ln75_42

]]></Node>
<StgValue><ssdm name="or_ln88_64"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:30  %xor_ln89 = xor i1 %and_ln73_106, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="1">
<![CDATA[
.preheader.preheader_ifconv:31  %zext_ln89 = zext i1 %xor_ln89 to i2

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader_ifconv:32  %select_ln89 = select i1 %and_ln73, i2 %zext_ln89, i2 -2

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader_ifconv:33  %select_ln89_107 = select i1 %or_ln88, i2 %select_ln89, i2 -1

]]></Node>
<StgValue><ssdm name="select_ln89_107"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="2">
<![CDATA[
.preheader.preheader_ifconv:34  %zext_ln89_22 = zext i2 %select_ln89_107 to i3

]]></Node>
<StgValue><ssdm name="zext_ln89_22"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:35  %select_ln89_108 = select i1 %icmp_ln1497, i3 %zext_ln89_22, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln89_108"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:36  %select_ln89_109 = select i1 %or_ln88_62, i3 %select_ln89_108, i3 -3

]]></Node>
<StgValue><ssdm name="select_ln89_109"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader_ifconv:37  %select_ln89_110 = select i1 %or_ln88_63, i3 %select_ln89_109, i3 -1

]]></Node>
<StgValue><ssdm name="select_ln89_110"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="3">
<![CDATA[
.preheader.preheader_ifconv:38  %tmp = call i12 @_ssdm_op_Mux.ap_auto.8i12.i3(i12 -31, i12 10, i12 29, i12 -10, i12 -27, i12 -29, i12 -14, i12 120, i3 %select_ln89_110)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:39  %select_ln88 = select i1 %or_ln88_64, i12 %tmp, i12 0

]]></Node>
<StgValue><ssdm name="select_ln88"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:40  ret i12 %select_ln88

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
