#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdd60f1a0 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7feb7cf70018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fffdd5ea370/d .functor BUFZ 1, o0x7feb7cf70018, C4<0>, C4<0>, C4<0>;
L_0x7fffdd5ea370 .delay 1 (4100,4100,4100) L_0x7fffdd5ea370/d;
v0x7fffdd615a00_0 .net "A", 0 0, o0x7feb7cf70018;  0 drivers
v0x7fffdd615f40_0 .net "Y", 0 0, L_0x7fffdd5ea370;  1 drivers
S_0x7fffdd60e9c0 .scope module, "BancoPruebas" "BancoPruebas" 3 8;
 .timescale 0 -3;
v0x7fffdd6487b0_0 .net "clk", 0 0, v0x7fffdd648050_0;  1 drivers
v0x7fffdd648870_0 .net "data_conductual", 1 0, v0x7fffdd60db70_0;  1 drivers
v0x7fffdd648930_0 .net "data_estructural", 1 0, L_0x7fffdd64b9a0;  1 drivers
v0x7fffdd648a20_0 .net "data_in0", 1 0, v0x7fffdd6482e0_0;  1 drivers
v0x7fffdd648ae0_0 .net "data_in1", 1 0, v0x7fffdd648380_0;  1 drivers
v0x7fffdd648bf0_0 .net "reset_L", 0 0, v0x7fffdd6484c0_0;  1 drivers
v0x7fffdd648c90_0 .net "selector", 0 0, v0x7fffdd6485f0_0;  1 drivers
S_0x7fffdd6324d0 .scope module, "p_conductual" "mux" 3 13, 4 1 0, S_0x7fffdd60e9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffdd6169c0_0 .net "clk", 0 0, v0x7fffdd648050_0;  alias, 1 drivers
v0x7fffdd616bb0_0 .net "data_in0", 1 0, v0x7fffdd6482e0_0;  alias, 1 drivers
v0x7fffdd611d60_0 .net "data_in1", 1 0, v0x7fffdd648380_0;  alias, 1 drivers
v0x7fffdd60db70_0 .var "data_out", 1 0;
v0x7fffdd6327e0_0 .net "reset_L", 0 0, v0x7fffdd6484c0_0;  alias, 1 drivers
v0x7fffdd6328f0_0 .var "salMux1", 1 0;
v0x7fffdd6329d0_0 .net "selector", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
E_0x7fffdd6012b0 .event posedge, v0x7fffdd6169c0_0;
E_0x7fffdd5bec50 .event edge, v0x7fffdd6329d0_0, v0x7fffdd616bb0_0, v0x7fffdd611d60_0;
S_0x7fffdd632b50 .scope module, "p_delay" "mux_delay" 3 24, 5 5 0, S_0x7fffdd60e9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out"
v0x7fffdd646de0_0 .net "_00_", 1 0, L_0x7fffdd64b690;  1 drivers
v0x7fffdd6470b0_0 .net "_01_", 0 0, L_0x7fffdd612d00;  1 drivers
v0x7fffdd6471c0_0 .net "_02_", 0 0, L_0x7fffdd649990;  1 drivers
v0x7fffdd6472b0_0 .net "_03_", 0 0, L_0x7fffdd649e40;  1 drivers
v0x7fffdd6473a0_0 .net "_04_", 0 0, L_0x7fffdd64a180;  1 drivers
v0x7fffdd6474e0_0 .net "_05_", 0 0, L_0x7fffdd64a830;  1 drivers
v0x7fffdd6475d0_0 .net "_06_", 0 0, L_0x7fffdd64acc0;  1 drivers
v0x7fffdd6476c0_0 .net "_07_", 0 0, L_0x7fffdd64b050;  1 drivers
v0x7fffdd6477b0_0 .net "_08_", 0 0, L_0x7fffdd612c90;  1 drivers
v0x7fffdd647850_0 .net "clk", 0 0, v0x7fffdd648050_0;  alias, 1 drivers
v0x7fffdd6478f0_0 .net "data_in0", 1 0, v0x7fffdd6482e0_0;  alias, 1 drivers
v0x7fffdd6479b0_0 .net "data_in1", 1 0, v0x7fffdd648380_0;  alias, 1 drivers
v0x7fffdd647a70_0 .net "data_out", 1 0, L_0x7fffdd64b9a0;  alias, 1 drivers
v0x7fffdd647b50_0 .net "reset_L", 0 0, v0x7fffdd6484c0_0;  alias, 1 drivers
v0x7fffdd647c10_0 .net "selector", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
L_0x7fffdd6494c0 .part v0x7fffdd648380_0, 0, 1;
L_0x7fffdd649810 .part v0x7fffdd648380_0, 1, 1;
L_0x7fffdd649c30 .part v0x7fffdd6482e0_0, 1, 1;
L_0x7fffdd64aad0 .part v0x7fffdd6482e0_0, 0, 1;
L_0x7fffdd64b690 .concat8 [ 1 1 0 0], L_0x7fffdd64b470, L_0x7fffdd64a5a0;
L_0x7fffdd64b7d0 .part L_0x7fffdd64b690, 0, 1;
L_0x7fffdd64b900 .part L_0x7fffdd64b690, 1, 1;
L_0x7fffdd64b9a0 .concat8 [ 1 1 0 0], v0x7fffdd646780_0, v0x7fffdd646cc0_0;
S_0x7fffdd642df0 .scope module, "_09_" "NOT" 5 32, 2 8 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdd612c90/d .functor NOT 1, L_0x7fffdd6494c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd612c90 .delay 1 (3500,3500,3500) L_0x7fffdd612c90/d;
v0x7fffdd643020_0 .net "A", 0 0, L_0x7fffdd6494c0;  1 drivers
v0x7fffdd643100_0 .net "Y", 0 0, L_0x7fffdd612c90;  alias, 1 drivers
S_0x7fffdd643220 .scope module, "_10_" "NOT" 5 36, 2 8 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x7fffdd612d00/d .functor NOT 1, L_0x7fffdd649810, C4<0>, C4<0>, C4<0>;
L_0x7fffdd612d00 .delay 1 (3500,3500,3500) L_0x7fffdd612d00/d;
v0x7fffdd643430_0 .net "A", 0 0, L_0x7fffdd649810;  1 drivers
v0x7fffdd643510_0 .net "Y", 0 0, L_0x7fffdd612d00;  alias, 1 drivers
S_0x7fffdd643630 .scope module, "_11_" "NOR" 5 40, 2 20 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd649900 .functor OR 1, v0x7fffdd6485f0_0, L_0x7fffdd649c30, C4<0>, C4<0>;
L_0x7fffdd649990/d .functor NOT 1, L_0x7fffdd649900, C4<0>, C4<0>, C4<0>;
L_0x7fffdd649990 .delay 1 (2100,2100,2100) L_0x7fffdd649990/d;
v0x7fffdd643850_0 .net "A", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
v0x7fffdd6438f0_0 .net "B", 0 0, L_0x7fffdd649c30;  1 drivers
v0x7fffdd643990_0 .net "Y", 0 0, L_0x7fffdd649990;  alias, 1 drivers
v0x7fffdd643a30_0 .net *"_s0", 0 0, L_0x7fffdd649900;  1 drivers
S_0x7fffdd643b90 .scope module, "_12_" "NAND" 5 45, 2 14 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd649d20 .functor AND 1, v0x7fffdd6485f0_0, L_0x7fffdd612d00, C4<1>, C4<1>;
L_0x7fffdd649e40/d .functor NOT 1, L_0x7fffdd649d20, C4<0>, C4<0>, C4<0>;
L_0x7fffdd649e40 .delay 1 (1600,1600,1600) L_0x7fffdd649e40/d;
v0x7fffdd643db0_0 .net "A", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
v0x7fffdd643ec0_0 .net "B", 0 0, L_0x7fffdd612d00;  alias, 1 drivers
v0x7fffdd643f80_0 .net "Y", 0 0, L_0x7fffdd649e40;  alias, 1 drivers
v0x7fffdd644050_0 .net *"_s0", 0 0, L_0x7fffdd649d20;  1 drivers
S_0x7fffdd644170 .scope module, "_13_" "NAND" 5 50, 2 14 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64a060 .functor AND 1, v0x7fffdd6484c0_0, L_0x7fffdd649e40, C4<1>, C4<1>;
L_0x7fffdd64a180/d .functor NOT 1, L_0x7fffdd64a060, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64a180 .delay 1 (1600,1600,1600) L_0x7fffdd64a180/d;
v0x7fffdd6443e0_0 .net "A", 0 0, v0x7fffdd6484c0_0;  alias, 1 drivers
v0x7fffdd6444a0_0 .net "B", 0 0, L_0x7fffdd649e40;  alias, 1 drivers
v0x7fffdd644570_0 .net "Y", 0 0, L_0x7fffdd64a180;  alias, 1 drivers
v0x7fffdd644640_0 .net *"_s0", 0 0, L_0x7fffdd64a060;  1 drivers
S_0x7fffdd644760 .scope module, "_14_" "NOR" 5 55, 2 20 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64a3f0 .functor OR 1, L_0x7fffdd649990, L_0x7fffdd64a180, C4<0>, C4<0>;
L_0x7fffdd64a5a0/d .functor NOT 1, L_0x7fffdd64a3f0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64a5a0 .delay 1 (2100,2100,2100) L_0x7fffdd64a5a0/d;
v0x7fffdd644980_0 .net "A", 0 0, L_0x7fffdd649990;  alias, 1 drivers
v0x7fffdd644a70_0 .net "B", 0 0, L_0x7fffdd64a180;  alias, 1 drivers
v0x7fffdd644b40_0 .net "Y", 0 0, L_0x7fffdd64a5a0;  1 drivers
v0x7fffdd644c10_0 .net *"_s0", 0 0, L_0x7fffdd64a3f0;  1 drivers
S_0x7fffdd644d30 .scope module, "_15_" "NOR" 5 60, 2 20 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64a7c0 .functor OR 1, L_0x7fffdd64aad0, v0x7fffdd6485f0_0, C4<0>, C4<0>;
L_0x7fffdd64a830/d .functor NOT 1, L_0x7fffdd64a7c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64a830 .delay 1 (2100,2100,2100) L_0x7fffdd64a830/d;
v0x7fffdd644f50_0 .net "A", 0 0, L_0x7fffdd64aad0;  1 drivers
v0x7fffdd645030_0 .net "B", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
v0x7fffdd6450f0_0 .net "Y", 0 0, L_0x7fffdd64a830;  alias, 1 drivers
v0x7fffdd6451c0_0 .net *"_s0", 0 0, L_0x7fffdd64a7c0;  1 drivers
S_0x7fffdd645300 .scope module, "_16_" "NAND" 5 65, 2 14 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64abc0 .functor AND 1, L_0x7fffdd612c90, v0x7fffdd6485f0_0, C4<1>, C4<1>;
L_0x7fffdd64acc0/d .functor NOT 1, L_0x7fffdd64abc0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64acc0 .delay 1 (1600,1600,1600) L_0x7fffdd64acc0/d;
v0x7fffdd645520_0 .net "A", 0 0, L_0x7fffdd612c90;  alias, 1 drivers
v0x7fffdd645610_0 .net "B", 0 0, v0x7fffdd6485f0_0;  alias, 1 drivers
v0x7fffdd6456b0_0 .net "Y", 0 0, L_0x7fffdd64acc0;  alias, 1 drivers
v0x7fffdd645780_0 .net *"_s0", 0 0, L_0x7fffdd64abc0;  1 drivers
S_0x7fffdd6458c0 .scope module, "_17_" "NAND" 5 70, 2 14 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64af30 .functor AND 1, v0x7fffdd6484c0_0, L_0x7fffdd64acc0, C4<1>, C4<1>;
L_0x7fffdd64b050/d .functor NOT 1, L_0x7fffdd64af30, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64b050 .delay 1 (1600,1600,1600) L_0x7fffdd64b050/d;
v0x7fffdd645a40_0 .net "A", 0 0, v0x7fffdd6484c0_0;  alias, 1 drivers
v0x7fffdd645b50_0 .net "B", 0 0, L_0x7fffdd64acc0;  alias, 1 drivers
v0x7fffdd645c10_0 .net "Y", 0 0, L_0x7fffdd64b050;  alias, 1 drivers
v0x7fffdd645ce0_0 .net *"_s0", 0 0, L_0x7fffdd64af30;  1 drivers
S_0x7fffdd645e00 .scope module, "_18_" "NOR" 5 75, 2 20 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x7fffdd64b2c0 .functor OR 1, L_0x7fffdd64a830, L_0x7fffdd64b050, C4<0>, C4<0>;
L_0x7fffdd64b470/d .functor NOT 1, L_0x7fffdd64b2c0, C4<0>, C4<0>, C4<0>;
L_0x7fffdd64b470 .delay 1 (2100,2100,2100) L_0x7fffdd64b470/d;
v0x7fffdd646020_0 .net "A", 0 0, L_0x7fffdd64a830;  alias, 1 drivers
v0x7fffdd646110_0 .net "B", 0 0, L_0x7fffdd64b050;  alias, 1 drivers
v0x7fffdd6461e0_0 .net "Y", 0 0, L_0x7fffdd64b470;  1 drivers
v0x7fffdd6462b0_0 .net *"_s0", 0 0, L_0x7fffdd64b2c0;  1 drivers
S_0x7fffdd6463d0 .scope module, "_19_" "DFF" 5 81, 2 26 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdd6465f0_0 .net "C", 0 0, v0x7fffdd648050_0;  alias, 1 drivers
v0x7fffdd6466e0_0 .net "D", 0 0, L_0x7fffdd64b7d0;  1 drivers
v0x7fffdd646780_0 .var "Q", 0 0;
S_0x7fffdd6468d0 .scope module, "_20_" "DFF" 5 87, 2 26 0, S_0x7fffdd632b50;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x7fffdd646af0_0 .net "C", 0 0, v0x7fffdd648050_0;  alias, 1 drivers
v0x7fffdd646c00_0 .net "D", 0 0, L_0x7fffdd64b900;  1 drivers
v0x7fffdd646cc0_0 .var "Q", 0 0;
S_0x7fffdd647dd0 .scope module, "probador" "probador" 3 35, 6 1 0, S_0x7fffdd60e9c0;
 .timescale 0 -3;
    .port_info 0 /INPUT 2 "data_conductual"
    .port_info 1 /INPUT 2 "data_estructural"
    .port_info 2 /OUTPUT 1 "reset_L"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /OUTPUT 1 "selector"
    .port_info 6 /OUTPUT 1 "clk"
v0x7fffdd648050_0 .var "clk", 0 0;
v0x7fffdd648180_0 .net "data_conductual", 0 1, v0x7fffdd60db70_0;  alias, 1 drivers
v0x7fffdd648240_0 .net "data_estructural", 0 1, L_0x7fffdd64b9a0;  alias, 1 drivers
v0x7fffdd6482e0_0 .var "data_in0", 0 1;
v0x7fffdd648380_0 .var "data_in1", 0 1;
v0x7fffdd6484c0_0 .var "reset_L", 0 0;
v0x7fffdd6485f0_0 .var "selector", 0 0;
S_0x7fffdd5f3f10 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 -3;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7feb7cf71158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd648d70_0 .net "C", 0 0, o0x7feb7cf71158;  0 drivers
o0x7feb7cf71188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd648e50_0 .net "D", 0 0, o0x7feb7cf71188;  0 drivers
v0x7fffdd648f10_0 .var "Q", 0 0;
o0x7feb7cf711e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd648fb0_0 .net "R", 0 0, o0x7feb7cf711e8;  0 drivers
o0x7feb7cf71218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffdd649070_0 .net "S", 0 0, o0x7feb7cf71218;  0 drivers
E_0x7fffdd617500 .event posedge, v0x7fffdd648fb0_0, v0x7fffdd649070_0, v0x7fffdd648d70_0;
    .scope S_0x7fffdd6324d0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdd6328f0_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_0x7fffdd6324d0;
T_1 ;
    %wait E_0x7fffdd5bec50;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdd6328f0_0, 0, 2;
    %load/vec4 v0x7fffdd6329d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fffdd616bb0_0;
    %store/vec4 v0x7fffdd6328f0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffdd611d60_0;
    %store/vec4 v0x7fffdd6328f0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffdd6324d0;
T_2 ;
    %wait E_0x7fffdd6012b0;
    %load/vec4 v0x7fffdd6327e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdd60db70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffdd6328f0_0;
    %assign/vec4 v0x7fffdd60db70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffdd6463d0;
T_3 ;
    %wait E_0x7fffdd6012b0;
    %delay 2400, 0;
    %load/vec4 v0x7fffdd6466e0_0;
    %assign/vec4 v0x7fffdd646780_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdd6468d0;
T_4 ;
    %wait E_0x7fffdd6012b0;
    %delay 2400, 0;
    %load/vec4 v0x7fffdd646c00_0;
    %assign/vec4 v0x7fffdd646cc0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffdd647dd0;
T_5 ;
    %vpi_call 6 9 "$dumpfile", "mux.vcd" {0 0 0};
    %vpi_call 6 10 "$dumpvars" {0 0 0};
    %vpi_call 6 11 "$display", "\011\011\011clk,\011data_in0,\011data_in1,\011data_conductual,\011reset_L ,\011selector" {0 0 0};
    %vpi_call 6 13 "$monitor", $time, "\011%b\011%b\011\011%b\011\011%b\011\011%b \011\011%b", v0x7fffdd648050_0, v0x7fffdd6482e0_0, v0x7fffdd648380_0, v0x7fffdd648180_0, v0x7fffdd6484c0_0, v0x7fffdd6485f0_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x7fffdd6484c0_0, 0;
    %assign/vec4 v0x7fffdd6485f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd6484c0_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd6485f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd6485f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd6485f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd6485f0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdd6482e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffdd648380_0, 0;
    %wait E_0x7fffdd6012b0;
    %wait E_0x7fffdd6012b0;
    %vpi_call 6 56 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffdd647dd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd648050_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffdd647dd0;
T_7 ;
    %delay 3300, 0;
    %load/vec4 v0x7fffdd648050_0;
    %inv;
    %assign/vec4 v0x7fffdd648050_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdd5f3f10;
T_8 ;
    %wait E_0x7fffdd617500;
    %load/vec4 v0x7fffdd649070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffdd648f10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffdd648fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffdd648f10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffdd648e50_0;
    %assign/vec4 v0x7fffdd648f10_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./cmos_cells_retardos.v";
    "BancoPruebaConductual_delay.v";
    "./mux.v";
    "./sintetizado_cmos_delay.v";
    "./probador.v";
