{
  "title": "RISC vs CISC",
  "slug": "risc-vs-cisc",
  "subject": "Computer Organization",
  "category": "Core Computer Science",
  "level": "Intermediate",
  "estimated_read_time": "30 mins",
  "prerequisites": [
    "Instruction Set Architecture (ISA)"
  ],
  "learning_objectives": [
    "Reduced Instruction Set",
    "Complex Instruction Set"
  ],
  "theory": "Design Philosophies. \n- **RISC (ARM, MIPS)**: Simple instructions. One cycle per inst. Hardwired. Load/Store arch. \n- **CISC (x86)**: Complex instructions. Multi-cycle. Microprogrammed. Memory operands allowed.",
  "syntax": "Philosophy",
  "examples": [],
  "common_mistakes": [],
  "interview_questions": [
    {
      "question": "Why dominates mobile?",
      "answer": "RISC (ARM). Power efficient. Simpler hardware.",
      "difficulty": "Medium"
    }
  ],
  "practice_problems": [],
  "real_world_use_cases": [],
  "exam_notes": [],
  "summary": "Less is More vs Do More."
}