,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/epsilon537/boxlambda.git,2022-03-24 10:49:49+00:00,FPGA based microcomputer sandbox for software and RTL experimentation,0,epsilon537/boxlambda,473564418,Verilog,boxlambda,23383,35,2024-03-18 16:02:14+00:00,"['fpga', 'rtl', 'microcomputer', 'retro']",https://api.github.com/licenses/mit
1,https://github.com/OpenPOWERFoundation/a2o.git,2022-03-25 16:56:18+00:00,"The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, using out-of-order execution (register renaming, reservation stations, completion buffer) and a store queue.  It is now being updated for compliancy and integration into open projects.",6,OpenPOWERFoundation/a2o,474094379,Verilog,a2o,25302,35,2024-04-08 14:54:37+00:00,"['power', 'openpower', 'softcpu', 'powerisa', 'a2o', 'a2']",
2,https://github.com/efabless/clear.git,2022-03-20 18:21:45+00:00,,2,efabless/clear,472066000,Verilog,clear,2341224,30,2024-03-28 22:29:55+00:00,[],https://api.github.com/licenses/apache-2.0
3,https://github.com/alknvl/axis_udp.git,2022-03-15 12:54:53+00:00,This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supported. The project was tested on Xilinx 7-series FPGA with 10G Ethernet MAC IP-core,18,alknvl/axis_udp,470158975,Verilog,axis_udp,140,25,2024-03-21 16:02:43+00:00,"['udp', 'axi-stream', 'fpga', 'verilog']",https://api.github.com/licenses/mit
4,https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge.git,2022-03-17 03:59:01+00:00,"AXI master to AHB slave, support INCR/WRAP, out of standing, do not  advanced feature such as support out of order, retry, split, etc",5,KasuganoSoraaa/simple-AXI2AHB-bridge,470841665,Verilog,simple-AXI2AHB-bridge,18,23,2024-03-31 13:32:10+00:00,[],None
5,https://github.com/Wren6991/TwoWireDebug.git,2022-03-13 14:29:45+00:00,Yet Another Debug Transport,0,Wren6991/TwoWireDebug,469395973,Verilog,TwoWireDebug,233,18,2022-06-05 08:25:49+00:00,[],https://api.github.com/licenses/cc0-1.0
6,https://github.com/JefferyLi0903/MMC.git,2022-03-21 05:38:13+00:00,MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计,5,JefferyLi0903/MMC,472200725,Verilog,MMC,53653,17,2024-04-07 06:59:21+00:00,[],None
7,https://github.com/farbius/dsp_xilinx_ip.git,2022-03-14 18:59:41+00:00,"Some basic DSP algorithms implemented with xilinx IP cores with explanation, Verilog testbenches and modelling in Python ",9,farbius/dsp_xilinx_ip,469867893,Verilog,dsp_xilinx_ip,10141,16,2024-02-12 10:36:41+00:00,[],None
8,https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw.git,2022-03-11 16:00:42+00:00,数字逻辑期末大作业，7k下落式音乐游戏,2,def-saizi-baka/Digital_Logic_FPGA_final_hw,468813844,Verilog,Digital_Logic_FPGA_final_hw,22,16,2024-04-03 15:59:24+00:00,[],None
9,https://github.com/Enter-tainer/simplerv.git,2022-03-11 15:09:21+00:00,,4,Enter-tainer/simplerv,468796522,Verilog,simplerv,156,14,2023-10-16 10:24:35+00:00,[],None
10,https://github.com/Milo-F/PCIe_AXI.git,2022-03-28 06:52:35+00:00,PCIe Memory R/W TLP与AXI总线桥,2,Milo-F/PCIe_AXI,474880865,Verilog,PCIe_AXI,1777,14,2024-04-01 15:00:18+00:00,[],None
11,https://github.com/q3k/qf100.git,2022-03-16 12:24:04+00:00,OpenMPW5/Sky130 tapeout of Lanai-based Microcontroller,0,q3k/qf100,470571815,Verilog,qf100,426043,13,2023-09-08 18:32:43+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch.git,2022-03-25 13:13:17+00:00,,1,Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch,474015133,Verilog,Pipelined_MIPS_32-bit_harvard-arch,744,13,2022-09-06 00:02:43+00:00,[],None
13,https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer.git,2022-03-26 10:41:12+00:00,This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer,1,SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer,474316680,Verilog,FPGA_Ultrasound_DAS_Beamformer,76,9,2024-03-08 07:35:23+00:00,"['ultrasound-imaging', 'fpga', 'rtl', 'beamformer']",https://api.github.com/licenses/mit
14,https://github.com/juj/HDMI_testikuva.git,2022-03-15 20:55:41+00:00,Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.,2,juj/HDMI_testikuva,470328960,Verilog,HDMI_testikuva,722,9,2024-01-08 07:17:45+00:00,[],None
15,https://github.com/ypctw/ICDC-undergrad.git,2022-03-20 17:43:16+00:00,Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽,0,ypctw/ICDC-undergrad,472056297,Verilog,ICDC-undergrad,7098,8,2024-03-20 18:01:00+00:00,"['verilog', 'icdc', 'contest-programming', 'simulation']",None
16,https://github.com/yxgi5/modbus_rtu_slave.git,2022-03-28 07:47:56+00:00,RTL modbus rtu slave for FPGA,1,yxgi5/modbus_rtu_slave,474898538,Verilog,modbus_rtu_slave,1397,8,2023-12-13 11:24:25+00:00,"['fpga', 'modbus', 'rtu', 'rtl']",None
17,https://github.com/Hagiwara-shc/marmot_asic.git,2022-03-16 02:21:07+00:00,,2,Hagiwara-shc/marmot_asic,470401923,Verilog,marmot_asic,1114917,8,2023-10-03 13:03:00+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/ENJOU1224/RV32I_Course_Design.git,2022-03-24 07:44:57+00:00,,0,ENJOU1224/RV32I_Course_Design,473504690,Verilog,RV32I_Course_Design,297,7,2022-08-09 10:18:16+00:00,[],None
19,https://github.com/JulienOury/ChristmasTreeController.git,2022-03-11 13:11:49+00:00,Christmas tree controller (ASIC),1,JulienOury/ChristmasTreeController,468755927,Verilog,ChristmasTreeController,223770,7,2023-08-28 05:29:41+00:00,['asic'],https://api.github.com/licenses/apache-2.0
20,https://github.com/flystandard1/CNN_hardware_ECE1718_UofT.git,2022-03-20 20:14:43+00:00,,1,flystandard1/CNN_hardware_ECE1718_UofT,472091983,Verilog,CNN_hardware_ECE1718_UofT,16668,7,2023-11-13 23:37:38+00:00,[],None
21,https://github.com/Tsai-Cheng-Hong/Verilog-ADPLL.git,2022-03-23 14:01:03+00:00,ADPLL 完成階段:Synthesis,1,Tsai-Cheng-Hong/Verilog-ADPLL,473213142,Verilog,Verilog-ADPLL,856,6,2023-12-16 07:37:59+00:00,[],None
22,https://github.com/nguyendao-uom/open_eFPGA.git,2022-03-10 14:44:36+00:00,,4,nguyendao-uom/open_eFPGA,468384194,Verilog,open_eFPGA,116370,6,2024-01-21 00:11:51+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/xinoip/verilog-atpg.git,2022-03-15 07:15:15+00:00,Generate ATPG for fault detection on Verilog circuits. C++/QT,0,xinoip/verilog-atpg,470045893,Verilog,verilog-atpg,3667,6,2024-02-06 05:23:33+00:00,"['atpg', 'verilog', 'fpga', 'cpp', 'qt', 'qt5', 'd-algorithm', 'digital-circuits']",https://api.github.com/licenses/gpl-3.0
24,https://github.com/OpenPOWERFoundation/a2p.git,2022-03-24 19:06:26+00:00,,5,OpenPOWERFoundation/a2p,473739313,Verilog,a2p,28323,5,2022-12-26 10:25:41+00:00,[],
25,https://github.com/Mast3rSoda/project_SalVal.git,2022-03-28 18:41:19+00:00,"""Tak jak na obrazku"" - 3/4 by SalVal",0,Mast3rSoda/project_SalVal,475134045,Verilog,project_SalVal,53,5,2022-12-07 19:17:05+00:00,[],None
26,https://github.com/mbalestrini/caravel_hack_soc.git,2022-03-17 02:09:49+00:00,,0,mbalestrini/caravel_hack_soc,470816788,Verilog,caravel_hack_soc,158269,5,2023-03-22 21:01:22+00:00,[],https://api.github.com/licenses/apache-2.0
27,https://github.com/themql/FPGA_MCU_SPI_COM.git,2022-03-24 16:27:54+00:00,"Simple SPI-based communication between FPGA and MCU, using EP4CE15 and STM32F407 as an example",2,themql/FPGA_MCU_SPI_COM,473686629,Verilog,FPGA_MCU_SPI_COM,16710,5,2024-02-09 14:55:10+00:00,['fpga'],https://api.github.com/licenses/mit
28,https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git,2022-03-28 03:54:43+00:00,Joust2 by darfpga ported to MiSTer,4,MiSTer-devel/Arcade-Joust2_MiSTer,474837611,Verilog,Arcade-Joust2_MiSTer,15566,5,2024-01-28 20:56:21+00:00,[],https://api.github.com/licenses/gpl-2.0
29,https://github.com/liangliang678/UCAS_NSCSCC.git,2022-03-16 12:54:56+00:00,第五届“龙芯杯”全国大学生计算机系统能力培养大赛中国科学院大学1队,0,liangliang678/UCAS_NSCSCC,470582568,Verilog,UCAS_NSCSCC,57146,4,2024-01-09 10:51:40+00:00,[],None
30,https://github.com/briankwon123/FPGA_2048_Game.git,2022-03-11 21:31:09+00:00,"2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.",1,briankwon123/FPGA_2048_Game,468905292,Verilog,FPGA_2048_Game,1100,4,2023-12-28 02:12:00+00:00,[],None
31,https://github.com/htfab/asicle.git,2022-03-16 14:28:57+00:00,,0,htfab/asicle,470619013,Verilog,asicle,446343,4,2022-09-21 09:58:00+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/felixchao/IC_Contest_University.git,2022-03-25 06:24:57+00:00,RTL Code,0,felixchao/IC_Contest_University,473893311,Verilog,IC_Contest_University,40662,4,2023-08-18 03:50:54+00:00,[],None
33,https://github.com/vsdevaraddi/caravel_user_project.git,2022-03-20 09:27:19+00:00,,0,vsdevaraddi/caravel_user_project,471933052,Verilog,caravel_user_project,33181,3,2022-07-31 15:53:38+00:00,[],https://api.github.com/licenses/apache-2.0
34,https://github.com/christianreivan/DQN-Accelerator.git,2022-03-19 20:17:49+00:00,This project consists of RTL codes which are designed using Verilog HDL.,0,christianreivan/DQN-Accelerator,471803549,Verilog,DQN-Accelerator,41,3,2024-01-15 16:23:49+00:00,[],None
35,https://github.com/hdlguy/arty_mac_test.git,2022-03-13 17:52:19+00:00,A test design to see how the Tri-mode Ethernet MAC can be used in a small FPGA design.,2,hdlguy/arty_mac_test,469449953,Verilog,arty_mac_test,11710,3,2024-01-21 15:54:00+00:00,[],https://api.github.com/licenses/mit
36,https://github.com/Milo-F/VLC_UOFDM_T.git,2022-03-21 04:28:01+00:00,基于UOFDM的可见光通信发送端设计,1,Milo-F/VLC_UOFDM_T,472185871,Verilog,VLC_UOFDM_T,49491,3,2023-05-29 13:08:08+00:00,[],None
37,https://github.com/Marianasls/SD-22.1.git,2022-03-25 15:53:41+00:00,Problema 1 - Linguagem Assembly,0,Marianasls/SD-22.1,474073346,Verilog,SD-22.1,5321,3,2022-04-29 17:25:14+00:00,[],None
38,https://github.com/uwsampl/lakeroad-evaluation.git,2022-03-16 18:28:18+00:00,,0,uwsampl/lakeroad-evaluation,470705698,Verilog,lakeroad-evaluation,4965,3,2023-09-11 19:33:58+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/darfpga/vhdl_joust2.git,2022-03-15 22:41:40+00:00,VHDL port of Joust2 arcade game for DE10_lite board (MAX10 FPGA),2,darfpga/vhdl_joust2,470353855,Verilog,vhdl_joust2,312,3,2023-03-23 13:28:18+00:00,[],None
40,https://github.com/vlsi-nanocomputing/risc-v-lim-architecture.git,2022-03-12 15:38:49+00:00,RISC-Vlim is a framework for Logic-in-Memory Architectures based on RI5CY from PULP-Platform,0,vlsi-nanocomputing/risc-v-lim-architecture,469124769,Verilog,risc-v-lim-architecture,25591,3,2023-01-04 05:10:22+00:00,"['risc-v', 'logic-in-memory', 'riscv', 'racetrack', 'memory-management', 'emerging-tech', 'von-neumann-architecture']",
41,https://github.com/steve-aurifexlabs/mpw5.git,2022-03-21 20:21:30+00:00,MPW5 - PSRAM interface with ACORN PRNG,1,steve-aurifexlabs/mpw5,472499258,Verilog,mpw5,73020,3,2024-03-12 06:34:56+00:00,[],https://api.github.com/licenses/apache-2.0
42,https://github.com/kyle65463/CA2021.git,2022-03-22 02:33:45+00:00,Assignments and labs of NTU Computer Architecture 2021 Fall.,1,kyle65463/CA2021,472588497,Verilog,CA2021,3338,3,2023-10-09 07:37:25+00:00,"['ntu', 'verilog']",None
43,https://github.com/a7med7asan15/usb_phy_verif.git,2022-03-22 17:56:56+00:00,,1,a7med7asan15/usb_phy_verif,472877876,Verilog,usb_phy_verif,187,3,2023-04-03 18:48:31+00:00,[],None
44,https://github.com/letyrsl/trabalho5-sistemas.git,2022-03-22 01:09:36+00:00,,0,letyrsl/trabalho5-sistemas,472568046,Verilog,trabalho5-sistemas,452,2,2022-07-03 18:13:27+00:00,[],None
45,https://github.com/xinzwang/pipline-cpu.git,2022-03-24 08:07:26+00:00,,0,xinzwang/pipline-cpu,473511254,Verilog,pipline-cpu,65015,2,2022-09-05 12:54:18+00:00,[],https://api.github.com/licenses/gpl-3.0
46,https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git,2022-03-28 17:11:53+00:00,,0,Howard-Liang/ICDC2019_univ_cell_based,475102684,Verilog,ICDC2019_univ_cell_based,487,2,2024-02-28 03:17:51+00:00,[],None
47,https://github.com/subhendudash02/EEE4019-Codes.git,2022-03-27 08:47:56+00:00,Verilog Code of all analog and digital circuits (FPGA),0,subhendudash02/EEE4019-Codes,474582223,Verilog,EEE4019-Codes,15,2,2023-03-04 09:25:55+00:00,[],https://api.github.com/licenses/mit
48,https://github.com/deepware-ai/SEAsynth.git,2022-03-26 12:53:19+00:00,A synthesize-able CNN accelerator based on systolic arrays 🌊,0,deepware-ai/SEAsynth,474346912,,SEAsynth,22,2,2023-11-29 16:06:19+00:00,[],None
49,https://github.com/christianreivan/Q-learning-Accelerator.git,2022-03-19 20:32:22+00:00,This project contains RTL codes of Q-learning Accelerator using Verilog HDL,0,christianreivan/Q-learning-Accelerator,471806202,Verilog,Q-learning-Accelerator,9,2,2022-03-31 08:31:33+00:00,[],None
50,https://github.com/stefaniaskorda/ntua-CMOS-VLSI-design.git,2022-03-17 13:13:02+00:00,"Exercises on the course ""Introduction to VLSI Systems Design"" at 7th Term in ECE NTUA",0,stefaniaskorda/ntua-CMOS-VLSI-design,471000910,Verilog,ntua-CMOS-VLSI-design,18241,2,2023-04-18 11:26:00+00:00,[],None
51,https://github.com/yxgi5/axis_passthrough_monitor.git,2022-03-24 01:23:47+00:00,"An axis monitor ip for width, height and framerate",0,yxgi5/axis_passthrough_monitor,473414894,Verilog,axis_passthrough_monitor,210,2,2023-09-03 09:46:06+00:00,"['axis', 'monitor', 'framerate']",None
52,https://github.com/dzx-dzx/ME_AB2.git,2022-03-22 18:46:29+00:00,,1,dzx-dzx/ME_AB2,472895292,Verilog,ME_AB2,16162,2,2023-03-10 07:15:09+00:00,[],None
53,https://github.com/RichardYann/eyeriss_v1-1.git,2022-03-23 03:00:05+00:00,A conv layer based on eyeriss v1 structure.,1,RichardYann/eyeriss_v1-1,473016942,,eyeriss_v1-1,1738,2,2024-03-19 17:44:24+00:00,[],https://api.github.com/licenses/mit
54,https://github.com/Bynaryman/wrapped_teras.git,2022-03-18 16:08:04+00:00,,1,Bynaryman/wrapped_teras,471433884,Verilog,wrapped_teras,17188,2,2023-09-26 09:27:01+00:00,[],https://api.github.com/licenses/apache-2.0
55,https://github.com/sivaramprasanth/Vector_coprocessor.git,2022-03-19 17:44:32+00:00,"This repo contains the PicoRV32, vector_alu and it's coprocessor files",1,sivaramprasanth/Vector_coprocessor,471769891,Verilog,Vector_coprocessor,120,2,2022-11-09 09:41:56+00:00,[],None
56,https://github.com/somhi/SRAM_tester_for_DECA.git,2022-03-27 19:41:44+00:00,,1,somhi/SRAM_tester_for_DECA,474741475,Verilog,SRAM_tester_for_DECA,1372,2,2022-05-14 19:26:47+00:00,[],None
57,https://github.com/oscar-shih/ICDLAB-final_project-Hash160.git,2022-03-24 08:49:55+00:00,"NTUEE IC Design Lab 2022spring Final Project-Hash160 prof.Tzi-Dar, Chiueh",0,oscar-shih/ICDLAB-final_project-Hash160,473524737,Verilog,ICDLAB-final_project-Hash160,20672,2,2022-06-27 01:47:32+00:00,[],None
58,https://github.com/yuyuranium/fpga-hw2.git,2022-03-24 16:14:08+00:00,Homework 2 of FPGA design,0,yuyuranium/fpga-hw2,473681660,Verilog,fpga-hw2,47,2,2022-03-26 18:11:22+00:00,[],None
59,https://github.com/xiupos/2bitcpu.git,2022-03-19 13:02:05+00:00,,0,xiupos/2bitcpu,471696962,Verilog,2bitcpu,5,2,2023-09-16 06:02:48+00:00,[],None
60,https://github.com/nikosevo/mighty_calculator.git,2022-03-11 15:05:41+00:00,simple calculator (sum and sub) for single digit decimal numbers using verilog. The code is ment to run on an FPGA board using a PS/2 keyboard.,0,nikosevo/mighty_calculator,468795281,Verilog,mighty_calculator,6,2,2024-02-20 16:25:21+00:00,[],None
61,https://github.com/AbdelazizMG/MIPS-Single-Cycle-Processor.git,2022-03-18 09:24:07+00:00,,0,AbdelazizMG/MIPS-Single-Cycle-Processor,471305847,Verilog,MIPS-Single-Cycle-Processor,13,2,2022-08-28 07:41:07+00:00,[],None
62,https://github.com/Daniel-Schultz-UFL/Homework-2-VLSI.git,2022-03-18 22:12:17+00:00,Development of Client + Source TCP controller in Verilog,0,Daniel-Schultz-UFL/Homework-2-VLSI,471530821,Verilog,Homework-2-VLSI,16,2,2023-03-27 07:38:24+00:00,[],None
63,https://github.com/insight2620/logisim_M60_bcd_counter.git,2022-03-21 09:40:58+00:00,logisim和quartus实现模为60的bcd码计数器,0,insight2620/logisim_M60_bcd_counter,472271595,Verilog,logisim_M60_bcd_counter,1082,2,2023-06-01 02:07:48+00:00,[],None
64,https://github.com/Howard-Liang/Verilog-RISC-V-Processor.git,2022-03-28 13:26:26+00:00,,0,Howard-Liang/Verilog-RISC-V-Processor,475013584,Verilog,Verilog-RISC-V-Processor,119,2,2022-06-03 13:22:26+00:00,[],None
65,https://github.com/machdyne/matrix.git,2022-03-22 14:44:17+00:00,Matrix LED Pmod-compatible module,0,machdyne/matrix,472811040,Verilog,matrix,37,2,2023-02-04 21:20:33+00:00,[],
66,https://github.com/sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187.git,2022-03-20 10:08:46+00:00,Lab projects using Verilog HDL,0,sidhantp1906/Adcanced_Digital_Logic_Design-01fe19bec187,471941633,Verilog,Adcanced_Digital_Logic_Design-01fe19bec187,9244,2,2023-08-28 20:41:51+00:00,"['verilog', 'digital-system-design', 'xilinx', 'xilinx-fpga', 'spartan-3']",https://api.github.com/licenses/apache-2.0
67,https://github.com/ThorKn/alu74181.git,2022-03-20 16:18:40+00:00,Rebuild of the 4-bit ALU 74181.,0,ThorKn/alu74181,472034220,Verilog,alu74181,1,2,2023-11-02 11:09:49+00:00,[],None
68,https://github.com/Mariamalaa015/PCI.git,2022-03-21 12:15:57+00:00,PCI using Verilog,0,Mariamalaa015/PCI,472322845,Verilog,PCI,2,1,2023-05-17 04:01:48+00:00,[],None
69,https://github.com/dyna-bytes/FISR.git,2022-03-21 05:00:48+00:00,Specialized FPU for Fast Inverse Square Root Algorithm,1,dyna-bytes/FISR,472192491,Verilog,FISR,1030,1,2023-09-22 18:08:13+00:00,"['fpu', 'verilog', 'floating-point', 'hardware-acceleration']",None
70,https://github.com/disaggr/ThymesisFlowHardware.git,2022-03-24 09:36:45+00:00,,1,disaggr/ThymesisFlowHardware,473540733,Verilog,ThymesisFlowHardware,4345,1,2022-06-04 12:11:36+00:00,[],https://api.github.com/licenses/apache-2.0
71,https://github.com/saikiranlade9/dram_controller.git,2022-03-23 18:58:38+00:00,A simple dram controller implementation for course work ,1,saikiranlade9/dram_controller,473321380,Verilog,dram_controller,58,1,2023-07-24 04:59:12+00:00,[],None
72,https://github.com/leihksk/MIPS_test.git,2022-03-14 13:34:18+00:00,,0,leihksk/MIPS_test,469747773,Verilog,MIPS_test,516,1,2022-03-16 16:08:20+00:00,[],None
73,https://github.com/SaiVardhan3/Parking-System-using-Verilog.git,2022-03-19 17:00:50+00:00,In this I have implemented Parking system using Verilog.,0,SaiVardhan3/Parking-System-using-Verilog,471759050,Verilog,Parking-System-using-Verilog,23,1,2022-03-25 11:22:10+00:00,[],None
74,https://github.com/Tsai-Cheng-Hong/Verilog-Normal.git,2022-03-25 13:39:09+00:00,Verilog-Normal,0,Tsai-Cheng-Hong/Verilog-Normal,474023949,Verilog,Verilog-Normal,422,1,2022-03-25 15:19:41+00:00,[],None
75,https://github.com/efabless/litex_ibex.git,2022-03-20 01:42:30+00:00,,1,efabless/litex_ibex,471853252,Verilog,litex_ibex,4341,1,2022-10-28 22:58:19+00:00,[],https://api.github.com/licenses/apache-2.0
76,https://github.com/muhammadusman7/example_codes.git,2022-03-13 04:51:59+00:00,,0,muhammadusman7/example_codes,469273213,Verilog,example_codes,1030,1,2023-09-19 11:15:21+00:00,[],https://api.github.com/licenses/apache-2.0
77,https://github.com/JJTsao/Computer-Organization.git,2022-03-15 14:08:37+00:00,NCTUCS-2018,0,JJTsao/Computer-Organization,470188244,Verilog,Computer-Organization,1834,1,2022-08-12 20:44:20+00:00,[],None
78,https://github.com/lsn42/rua.git,2022-03-14 07:28:19+00:00,A RISC-V implementation in verilog. R represents RISC-V，UA还没想好。,0,lsn42/rua,469624051,Verilog,rua,315,1,2022-04-09 11:34:54+00:00,"['verilog', 'risc-v']",None
79,https://github.com/SaiVardhan3/Full-Adder.git,2022-03-25 11:14:23+00:00,,0,SaiVardhan3/Full-Adder,473978620,Verilog,Full-Adder,61,1,2022-03-25 11:22:03+00:00,[],None
80,https://github.com/cam-n/median-filter.git,2022-03-19 10:52:37+00:00,Median Filter for Noisy Images.,0,cam-n/median-filter,471667191,Verilog,median-filter,3457,1,2023-06-04 09:55:20+00:00,[],None
81,https://github.com/Adarsh275/Project-Booths-Multiplier.git,2022-03-28 19:30:59+00:00,,0,Adarsh275/Project-Booths-Multiplier,475150805,Verilog,Project-Booths-Multiplier,672,1,2023-01-16 15:38:09+00:00,"['booth-multiplier', 'iverilog', 'mini-projects']",https://api.github.com/licenses/isc
82,https://github.com/lon5948/Computer-Organization.git,2022-03-22 16:54:31+00:00,NYCU 110 下 / professor: 陳添福,0,lon5948/Computer-Organization,472855443,Verilog,Computer-Organization,3237,1,2023-06-06 05:27:13+00:00,[],None
83,https://github.com/Xx-BHU1-xX/Verilog-HDL-SPI-master.git,2022-03-25 14:31:03+00:00,,0,Xx-BHU1-xX/Verilog-HDL-SPI-master,474043108,Verilog,Verilog-HDL-SPI-master,74,1,2022-09-10 18:03:59+00:00,[],None
84,https://github.com/zbigos/vgademo_on_fpga.git,2022-03-19 17:30:03+00:00,,0,zbigos/vgademo_on_fpga,471766415,Verilog,vgademo_on_fpga,337,1,2023-04-07 11:54:06+00:00,[],https://api.github.com/licenses/apache-2.0
85,https://github.com/jmlv929/Communication_IC_study.git,2022-03-21 07:40:11+00:00,Communication_IC_study,0,jmlv929/Communication_IC_study,472232543,Verilog,Communication_IC_study,39001,1,2022-05-14 12:46:11+00:00,[],None
86,https://github.com/ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog.git,2022-03-14 15:22:35+00:00,,0,ChaitanyaChhichhia/Arithmetic-Calculator-using-Verilog,469790960,Verilog,Arithmetic-Calculator-using-Verilog,5,1,2022-04-24 03:56:14+00:00,[],None
87,https://github.com/elvislzy/I-O-protocol.git,2022-03-14 07:13:09+00:00,,0,elvislzy/I-O-protocol,469619659,Verilog,I-O-protocol,53,1,2023-01-09 22:30:30+00:00,[],None
88,https://github.com/IObundle/iob-vexriscv.git,2022-03-25 17:26:48+00:00,,5,IObundle/iob-vexriscv,474104151,Verilog,iob-vexriscv,830,1,2022-09-15 19:43:00+00:00,[],None
89,https://github.com/stopaimme/Cache-Controller-for-TMS320C621xC671-DSP.git,2022-03-10 11:59:37+00:00,,0,stopaimme/Cache-Controller-for-TMS320C621xC671-DSP,468323898,Verilog,Cache-Controller-for-TMS320C621xC671-DSP,1376,1,2022-06-21 17:06:23+00:00,[],https://api.github.com/licenses/apache-2.0
90,https://github.com/mkelser/ECE-551-Quadcopter-Project.git,2022-03-17 00:34:39+00:00,A semester-long project for the design of an FPGA for a quadcopter drone during ECE 551 at UW Madison.,0,mkelser/ECE-551-Quadcopter-Project,470796291,Verilog,ECE-551-Quadcopter-Project,20681,1,2023-05-17 01:05:49+00:00,[],None
91,https://github.com/sicajc/Basic_Verilog_HW.git,2022-03-17 11:09:36+00:00,The HW for my undergraduate introductory verilog class,0,sicajc/Basic_Verilog_HW,470959597,Verilog,Basic_Verilog_HW,8185,1,2023-07-25 15:43:54+00:00,[],None
92,https://github.com/ZhenleC/wrapped_acorn_prng.git,2022-03-20 15:44:23+00:00,"ACORN (Additive Congruential Random Number) generator, a pseudo random number generator made for the ZerotoASIC course to be taped out on SkyWater Open Source PDK SKY130 process. Design inspired from: http://acorn.wikramaratna.org/  (Invented by R.S.Wikramaratna). Huge shoutout and appreciation to Steven Goldsmith for his invaluable assistance with Caravel. Much thanks to Matt Venn for his patience and supporting + creating this course!",1,ZhenleC/wrapped_acorn_prng,472025119,Verilog,wrapped_acorn_prng,5164,1,2022-03-22 13:39:51+00:00,['asic'],https://api.github.com/licenses/apache-2.0
93,https://github.com/ThorKn/wrapped_alu74181.git,2022-03-20 16:16:23+00:00,Rebuild of the 4-bit Arithmetic Logic Unit (ALU) 74181.,2,ThorKn/wrapped_alu74181,472033638,Verilog,wrapped_alu74181,700,1,2022-05-04 11:37:40+00:00,[],https://api.github.com/licenses/apache-2.0
94,https://github.com/Shahzaib2028/SoC-Now-Generator.git,2022-03-21 07:04:12+00:00,,4,Shahzaib2028/SoC-Now-Generator,472222355,Verilog,SoC-Now-Generator,282,1,2022-04-29 15:33:25+00:00,[],None
95,https://github.com/peacefulotter/Mintel.git,2022-03-15 15:32:49+00:00,A 5-stage pipelined RISC microprocessor written in Scala using Chisel,0,peacefulotter/Mintel,470222649,Verilog,Mintel,501,1,2022-05-23 08:52:19+00:00,"['chisel', 'microprocessor', 'mips', 'risc', 'pipeline', 'fpga', 'risc-v']",None
96,https://github.com/1sand0s-git/FPGAEncoderExample.git,2022-03-15 22:01:03+00:00,,0,1sand0s-git/FPGAEncoderExample,470344843,Verilog,FPGAEncoderExample,1,1,2022-11-21 02:28:15+00:00,[],None
97,https://github.com/jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm.git,2022-03-14 15:57:22+00:00,,0,jogeshsingh/Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm,469804105,Verilog,Unsigned-Binary-Divison-Implementation-at-RTL-Level-using-Booth-s-Algorithm,51,1,2022-07-20 18:59:47+00:00,[],https://api.github.com/licenses/mit
98,https://github.com/Ikarthikmb/i2c_ctrl2202.git,2022-03-22 09:07:40+00:00,I2C Controller ,0,Ikarthikmb/i2c_ctrl2202,472688398,Verilog,i2c_ctrl2202,198816,1,2023-11-06 02:33:40+00:00,[],https://api.github.com/licenses/apache-2.0
99,https://github.com/kieranross02/verilog-projects.git,2022-03-18 07:06:11+00:00,,1,kieranross02/verilog-projects,471268271,Verilog,verilog-projects,46850,1,2022-03-18 09:07:24+00:00,[],None
100,https://github.com/mamuneeb/RISC-V-Semi-Core.git,2022-03-22 09:41:11+00:00,A Simple RISC V Semi-Core Implemented in Verilog,1,mamuneeb/RISC-V-Semi-Core,472699914,Verilog,RISC-V-Semi-Core,824,1,2022-03-30 00:30:28+00:00,[],None
101,https://github.com/brandon9838/MIPS_project.git,2022-03-20 16:55:53+00:00,,0,brandon9838/MIPS_project,472043866,Verilog,MIPS_project,14805,1,2023-03-08 05:22:48+00:00,[],None
102,https://github.com/jogeshsingh/Timer-Unit-Down-counting-operation-.git,2022-03-25 13:10:32+00:00,The above project is basically a timer circuit which counts the particular count value and decrements and enables the output to go high as soon as the timer finishes counting the required counter sequence.,0,jogeshsingh/Timer-Unit-Down-counting-operation-,474014178,Verilog,Timer-Unit-Down-counting-operation-,15,1,2022-08-27 15:36:27+00:00,[],https://api.github.com/licenses/bsd-3-clause
103,https://github.com/nippur72/CreatiVision_MiST.git,2022-03-23 09:08:27+00:00,,0,nippur72/CreatiVision_MiST,473111807,Verilog,CreatiVision_MiST,135,1,2022-03-31 00:36:41+00:00,[],None
104,https://github.com/ChiaYi-LIN/RISCV-pipelined-CPU-with-cache.git,2022-03-23 03:49:49+00:00,,0,ChiaYi-LIN/RISCV-pipelined-CPU-with-cache,473027989,Verilog,RISCV-pipelined-CPU-with-cache,1710,1,2023-05-04 09:45:50+00:00,[],None
105,https://github.com/Wonderchild10/Wonderchild10.git,2022-03-27 15:22:23+00:00,Config files for my GitHub profile.,0,Wonderchild10/Wonderchild10,474676748,Verilog,Wonderchild10,19,1,2022-04-18 09:16:09+00:00,"['config', 'github-config']",None
106,https://github.com/Percilot/CPU.git,2022-03-10 12:33:51+00:00,,0,Percilot/CPU,468335220,Verilog,CPU,54,1,2022-06-05 16:01:37+00:00,[],None
107,https://github.com/xunthi2710/Advanced-Digital-Techniques.git,2022-03-19 02:50:58+00:00,BTL Kĩ thuật số nâng cao HK202,0,xunthi2710/Advanced-Digital-Techniques,471575812,Verilog,Advanced-Digital-Techniques,5249,1,2022-04-03 16:17:57+00:00,[],None
108,https://github.com/Tsai-Cheng-Hong/Verilog-Basic.git,2022-03-23 16:07:45+00:00,My code when I first time to learn Verilog,1,Tsai-Cheng-Hong/Verilog-Basic,473263157,Verilog,Verilog-Basic,48,1,2022-03-25 15:19:47+00:00,[],None
109,https://github.com/KonXiong/DET-Experiment.git,2022-03-25 04:59:27+00:00,数电实验,0,KonXiong/DET-Experiment,473874190,Verilog,DET-Experiment,8057,1,2023-10-24 13:02:57+00:00,[],None
110,https://github.com/Christy-lau/FPGA-16-bit-ALU.git,2022-03-15 14:46:52+00:00,For 50.002 1D Project,0,Christy-lau/FPGA-16-bit-ALU,470204141,Verilog,FPGA-16-bit-ALU,11021,1,2022-03-16 03:32:12+00:00,[],None
111,https://github.com/SaiVardhan3/Half-Adder.git,2022-03-25 11:11:01+00:00,,0,SaiVardhan3/Half-Adder,473977631,Verilog,Half-Adder,61,1,2022-03-25 11:22:05+00:00,[],None
112,https://github.com/SaiVardhan3/Sequence-Detector.git,2022-03-25 10:17:55+00:00,,0,SaiVardhan3/Sequence-Detector,473961833,Verilog,Sequence-Detector,66,1,2022-03-25 11:22:08+00:00,[],None
113,https://github.com/catvw/ece251-computer.git,2022-03-27 18:15:45+00:00,"Small, simple computer written in Verilog. Made for my comparch class.",0,catvw/ece251-computer,474721296,Verilog,ece251-computer,476,1,2022-03-30 19:25:25+00:00,[],https://api.github.com/licenses/gpl-3.0
114,https://github.com/Tsai-Cheng-Hong/FPGA-Based-System-Design.git,2022-03-23 16:52:54+00:00,FPGA-Based-System-Design,0,Tsai-Cheng-Hong/FPGA-Based-System-Design,473278755,Verilog,FPGA-Based-System-Design,21157,1,2022-03-24 15:23:41+00:00,[],None
115,https://github.com/AlPrime2k1/Combinational-Logic-Circuits.git,2022-03-21 15:49:50+00:00,Verilog fiiles for Arithmetic and Logic Combinational Circuits,0,AlPrime2k1/Combinational-Logic-Circuits,472406701,Verilog,Combinational-Logic-Circuits,13,1,2023-11-20 07:25:28+00:00,[],None
116,https://github.com/dgutierrezATC/neumoco.git,2022-03-21 15:17:45+00:00,Neuromorphic motor control module for FPGAs,0,dgutierrezATC/neumoco,472393790,Verilog,neumoco,1324,1,2023-12-27 11:10:29+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation.git,2022-03-23 17:28:46+00:00,傳輸系統電路設計與模擬 E2Frame Format 、 DS3 Signal Format G.752,0,Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation,473291287,Verilog,Transmission-System-Circuit-Design-and-Simulation,2801,1,2022-03-24 15:23:50+00:00,[],None
118,https://github.com/SR-Madsen/HWSWCoDesign.git,2022-03-22 12:53:55+00:00,Repository used for storing projects from Vivado for the Hardware/Software Co-Design of Embedded Systems course on the 3rd semester of the Master in Electronics at the University of Southern Denmark. ,0,SR-Madsen/HWSWCoDesign,472766636,Verilog,HWSWCoDesign,916,1,2022-12-14 05:42:09+00:00,[],None
119,https://github.com/xvnyv/Beat-City.git,2022-03-20 19:42:47+00:00,An arcade-style game powered by an FPGA created for the 50.002 course in Fall 2020,0,xvnyv/Beat-City,472084937,Verilog,Beat-City,2197,1,2022-05-02 23:16:33+00:00,[],None
120,https://github.com/KyleLiuSi5/CIC_verilog.git,2022-03-17 14:58:02+00:00,Practicing of CIC verilog course,0,KyleLiuSi5/CIC_verilog,471029974,Verilog,CIC_verilog,69,1,2022-12-08 07:55:23+00:00,[],None
121,https://github.com/Hemant2001-hsy/Half_Adder.git,2022-03-20 16:47:43+00:00,Half_Adder verilog code with testbench,0,Hemant2001-hsy/Half_Adder,472041843,Verilog,Half_Adder,64,1,2023-12-26 17:14:38+00:00,[],None
122,https://github.com/Hemant2001-hsy/GCD-using-datapath-and-controller-unit.git,2022-03-20 17:09:45+00:00,GCD using datapath and controller unit verilog code with testbench,0,Hemant2001-hsy/GCD-using-datapath-and-controller-unit,472047587,Verilog,GCD-using-datapath-and-controller-unit,70,1,2024-02-08 11:34:24+00:00,[],None
123,https://github.com/TomSawyer2/Digital_Lab.git,2022-03-23 15:46:42+00:00,Digital Lab for EIC HUST | 华中科技大学电信学院数电实验,0,TomSawyer2/Digital_Lab,473255455,Verilog,Digital_Lab,13,1,2024-03-25 13:27:50+00:00,"['verilog', 'hust']",None
124,https://github.com/holyuming/Computer-Organization-Processor.git,2022-03-23 06:44:59+00:00,"國立交通大學 電機系 計算機組織 劉志尉教授 期末專題: R type, I type instructions, processor",0,holyuming/Computer-Organization-Processor,473067344,Verilog,Computer-Organization-Processor,485,1,2023-08-29 21:18:21+00:00,[],None
125,https://github.com/yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog.git,2022-03-23 00:48:42+00:00,,0,yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog,472987296,Verilog,Tutorial_VideoGameHardware_Verilog,2323,1,2022-06-01 00:09:29+00:00,[],None
126,https://github.com/proppy/wrapped_hls_mixer.git,2022-03-17 18:52:03+00:00,,0,proppy/wrapped_hls_mixer,471105089,Verilog,wrapped_hls_mixer,7,1,2022-05-25 00:55:42+00:00,[],https://api.github.com/licenses/apache-2.0
127,https://github.com/mattvenn/caravel_rgb_mixer.git,2022-03-12 16:06:15+00:00,,0,mattvenn/caravel_rgb_mixer,469131800,Verilog,caravel_rgb_mixer,52762,1,2022-03-17 00:17:24+00:00,[],https://api.github.com/licenses/apache-2.0
128,https://github.com/phong2372/Huffman-Coding-VerilogHDL.git,2022-03-16 12:54:40+00:00,Implement the Huffman Coding image compression algorithm in Hardware description language.,1,phong2372/Huffman-Coding-VerilogHDL,470582467,Verilog,Huffman-Coding-VerilogHDL,2351,1,2022-11-03 09:56:42+00:00,[],None
129,https://github.com/bat52/cryptech_ecdsa256.git,2022-03-12 17:14:15+00:00,,0,bat52/cryptech_ecdsa256,469149147,Verilog,cryptech_ecdsa256,151,1,2023-08-08 03:56:47+00:00,[],None
130,https://github.com/inderjit303/digital_sine_wave_generator.git,2022-03-10 10:50:22+00:00,This repository contains an attempt to mixed signal design of a 8-bit Digital Sine wave generator using eSim,0,inderjit303/digital_sine_wave_generator,468301915,Verilog,digital_sine_wave_generator,8184,1,2023-04-11 10:02:27+00:00,[],None
131,https://github.com/chuchunchi/Computer-Organization.git,2022-03-26 13:02:05+00:00,"Computer-Organization, Spring 22'",0,chuchunchi/Computer-Organization,474349275,Verilog,Computer-Organization,2116,1,2023-09-11 16:48:24+00:00,[],None
132,https://github.com/djmorvay/FPGA-Breakout-Game.git,2022-03-13 01:13:12+00:00,Atari Breakout Style Game using a Basys 3 FPGA and Verilog,0,djmorvay/FPGA-Breakout-Game,469238986,Verilog,FPGA-Breakout-Game,44,1,2022-11-07 20:21:35+00:00,[],None
133,https://github.com/bat52/cryptech_ecdsalib.git,2022-03-12 18:00:38+00:00,,0,bat52/cryptech_ecdsalib,469160612,Verilog,cryptech_ecdsalib,118,1,2023-08-08 04:00:57+00:00,[],None
134,https://github.com/komalkrishna5/dynamic-comparator.git,2022-03-19 11:39:23+00:00,,0,komalkrishna5/dynamic-comparator,471677942,Verilog,dynamic-comparator,1073,1,2022-05-23 09:49:49+00:00,[],https://api.github.com/licenses/apache-2.0
135,https://github.com/leonardocattarin/Mock8080.git,2022-03-20 08:42:37+00:00,Mock-up of Intel 8080 Microprocessor developed for the laboratory of advanced electronics course,0,leonardocattarin/Mock8080,471923698,Verilog,Mock8080,3161,1,2023-01-27 22:53:21+00:00,[],None
136,https://github.com/mananmehta02/Floating-Point-Multiplier.git,2022-03-20 12:28:23+00:00,Floating Point Multiplier of 8 bit,0,mananmehta02/Floating-Point-Multiplier,471973166,Verilog,Floating-Point-Multiplier,6,1,2023-08-29 12:01:05+00:00,[],None
137,https://github.com/KonXiong/DET-Creator.git,2022-03-25 05:03:49+00:00,数字系统设计工程实践 ,0,KonXiong/DET-Creator,473875069,Verilog,DET-Creator,39910,1,2023-10-24 13:02:53+00:00,[],None
138,https://github.com/mattvenn/wrapped_rgb_mixer_walkthrough.git,2022-03-16 10:52:51+00:00,,0,mattvenn/wrapped_rgb_mixer_walkthrough,470541864,Verilog,wrapped_rgb_mixer_walkthrough,7,1,2022-03-17 00:17:15+00:00,[],https://api.github.com/licenses/apache-2.0
139,https://github.com/Kshreenath/FPGAROBOT_SankatMochanBot.git,2022-03-24 11:35:57+00:00,,0,Kshreenath/FPGAROBOT_SankatMochanBot,473579234,Verilog,FPGAROBOT_SankatMochanBot,1815,1,2023-02-01 16:21:56+00:00,[],https://api.github.com/licenses/mit
140,https://github.com/SM2A/Computer_Architecture_Lab_Course_Projects.git,2022-03-11 08:23:56+00:00,🎓💻University of Tehran Computer Architecture Lab Course Projects - Spring 2022,1,SM2A/Computer_Architecture_Lab_Course_Projects,468667148,Verilog,Computer_Architecture_Lab_Course_Projects,1352,1,2022-07-28 14:19:58+00:00,"['arm', 'cache', 'pipeline', 'sram']",None
141,https://github.com/windgod31202/Decoder3_8.git,2022-03-27 12:08:15+00:00,,0,windgod31202/Decoder3_8,474626198,Verilog,Decoder3_8,4,1,2022-05-02 19:35:04+00:00,[],None
142,https://github.com/MIKEHHQ/sm4_flow.git,2022-03-15 12:09:57+00:00,,0,MIKEHHQ/sm4_flow,470143141,Verilog,sm4_flow,137,1,2024-02-02 09:31:58+00:00,[],None
143,https://github.com/Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design.git,2022-03-23 17:22:09+00:00,通信網路積體電路設計,0,Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design,473289074,Verilog,Communication-Network-Integrated-Circuit-Design,2986,1,2022-03-24 15:23:44+00:00,[],None
144,https://github.com/mjalvar/ucr-verif-public.git,2022-03-28 03:38:51+00:00,,1,mjalvar/ucr-verif-public,474834075,Verilog,ucr-verif-public,28062,1,2022-06-21 05:55:55+00:00,[],None
145,https://github.com/gzzyyxh/riscv-core_temp.git,2022-03-28 14:10:54+00:00,,0,gzzyyxh/riscv-core_temp,475031893,Verilog,riscv-core_temp,647882,1,2022-05-01 11:01:17+00:00,[],None
146,https://github.com/alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor.git,2022-03-10 07:43:37+00:00,,0,alyaamoh/32-bit-single-cycle-microarchitecture-MIPS-processor,468242352,Verilog,32-bit-single-cycle-microarchitecture-MIPS-processor,114,1,2022-07-17 13:15:05+00:00,[],None
147,https://github.com/mehmetsakiraslan/Branch-Predictor.git,2022-03-12 13:41:27+00:00,,0,mehmetsakiraslan/Branch-Predictor,469093675,Verilog,Branch-Predictor,27,1,2023-05-24 12:13:53+00:00,[],None
148,https://github.com/yuanpeihuang/FastFourierTransform-chip-design.git,2022-03-14 10:05:31+00:00,,0,yuanpeihuang/FastFourierTransform-chip-design,469676422,Verilog,FastFourierTransform-chip-design,7413,1,2022-05-10 11:41:34+00:00,[],None
149,https://github.com/mattvenn/project5-walkthrough.git,2022-03-15 11:41:47+00:00,,0,mattvenn/project5-walkthrough,470133755,Verilog,project5-walkthrough,53000,1,2022-03-17 00:17:16+00:00,[],https://api.github.com/licenses/apache-2.0
150,https://github.com/ali-mehrabi/Neuromorphic-Electronic-Class.git,2022-03-22 02:46:17+00:00,,0,ali-mehrabi/Neuromorphic-Electronic-Class,472591489,Verilog,Neuromorphic-Electronic-Class,81300,1,2023-12-27 11:10:18+00:00,[],None
151,https://github.com/MasterPu2020/Coast_ISC_CPU.git,2022-03-20 09:04:41+00:00,A multicycle CPU used a self-defined ISC named by 'Coast'.,0,MasterPu2020/Coast_ISC_CPU,471928356,Verilog,Coast_ISC_CPU,29,1,2022-03-21 08:21:06+00:00,[],None
152,https://github.com/hoanglong2000tc/ZF_Detector_for_2x2MIMO.git,2022-03-24 08:45:04+00:00,,0,hoanglong2000tc/ZF_Detector_for_2x2MIMO,473523060,Verilog,ZF_Detector_for_2x2MIMO,2176,1,2022-08-20 06:01:14+00:00,[],None
153,https://github.com/onurkrts/RNG.git,2022-03-15 10:42:33+00:00,,0,onurkrts/RNG,470113990,Verilog,RNG,91244,1,2022-06-05 18:59:54+00:00,[],https://api.github.com/licenses/apache-2.0
154,https://github.com/mattvenn/rgb_mixer_walkthrough.git,2022-03-16 13:12:11+00:00,,0,mattvenn/rgb_mixer_walkthrough,470589025,Verilog,rgb_mixer_walkthrough,1551,1,2022-03-17 00:17:13+00:00,[],https://api.github.com/licenses/apache-2.0
155,https://github.com/Binvention/BinventionProcessor1.0.git,2022-03-18 05:06:06+00:00,My own implimentation of a basic pipelined processor,0,Binvention/BinventionProcessor1.0,471242277,Verilog,BinventionProcessor1.0,30,1,2022-04-05 21:05:47+00:00,[],https://api.github.com/licenses/mit
156,https://github.com/SaiVardhan3/SR-flipflop.git,2022-03-25 11:20:22+00:00,,0,SaiVardhan3/SR-flipflop,473980321,Verilog,SR-flipflop,19,1,2022-03-25 11:22:00+00:00,[],None
157,https://github.com/01FE19BEC294/ADLD.git,2022-03-26 12:35:24+00:00,Adld ,0,01FE19BEC294/ADLD,474342563,Verilog,ADLD,7122,1,2022-04-04 11:58:59+00:00,[],None
158,https://github.com/GJigar/FPGA_learning.git,2022-03-24 14:09:38+00:00,cordic,0,GJigar/FPGA_learning,473633775,Verilog,FPGA_learning,4,1,2022-06-09 06:07:05+00:00,[],None
159,https://github.com/acmachado14/tp2-isl.git,2022-03-15 23:56:12+00:00,,0,acmachado14/tp2-isl,470369434,Verilog,tp2-isl,301,1,2023-11-29 18:48:54+00:00,[],None
160,https://github.com/veliming/FPGA_Learn.git,2022-03-10 17:05:22+00:00,FPGA课程学习,0,veliming/FPGA_Learn,468437506,Verilog,FPGA_Learn,12296,1,2023-01-28 02:28:15+00:00,[],https://api.github.com/licenses/gpl-3.0
161,https://github.com/Ahmed-nour1/Single-Cycle-MIPS-Processor.git,2022-03-11 12:01:14+00:00,,0,Ahmed-nour1/Single-Cycle-MIPS-Processor,468733981,Verilog,Single-Cycle-MIPS-Processor,135,1,2022-03-11 13:37:07+00:00,[],None
162,https://github.com/KarthikeyaSharma16/VERILOG-CODES.git,2022-03-20 12:29:39+00:00,IMPLEMENTATION OF DIGITAL CIRCUITS USING VERILOG HDL,0,KarthikeyaSharma16/VERILOG-CODES,471973459,Verilog,VERILOG-CODES,276,1,2022-06-26 17:21:15+00:00,[],None
163,https://github.com/Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier.git,2022-03-24 19:42:46+00:00,大學畢業專題:以 PWM 實現動力調節之智慧型空氣清淨機,0,Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier,473750413,Verilog,Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier,4619,1,2022-03-24 19:49:51+00:00,[],None
164,https://github.com/COMPUBRODY/DDS.git,2022-03-26 21:17:44+00:00,"The DDS signal generator uses Direct Digital Synthesis (Direct Digital Synthesis, DDS for short), the signal source designed by this method comes from a matlab script that generates the signal and call it from a specified source.",1,COMPUBRODY/DDS,474468447,Verilog,DDS,945,1,2022-11-08 08:15:34+00:00,[],https://api.github.com/licenses/mit
165,https://github.com/SaiVardhan3/Decoder.git,2022-03-25 11:17:00+00:00,,0,SaiVardhan3/Decoder,473979383,Verilog,Decoder,61,1,2022-03-25 11:22:02+00:00,[],None
166,https://github.com/efabless/sram_macro_16KB.git,2022-03-24 22:07:09+00:00,,1,efabless/sram_macro_16KB,473787826,Verilog,sram_macro_16KB,11713,1,2024-03-27 14:09:30+00:00,[],https://api.github.com/licenses/apache-2.0
167,https://github.com/WorkkoutHW/HDL_Before_the_foramt.git,2022-03-16 13:14:38+00:00,,0,WorkkoutHW/HDL_Before_the_foramt,470590016,Verilog,HDL_Before_the_foramt,17337,0,2022-03-16 13:22:33+00:00,[],None
168,https://github.com/01FE20BEC414/Ripple-Adder.git,2022-03-21 17:33:10+00:00,,0,01FE20BEC414/Ripple-Adder,472444440,Verilog,Ripple-Adder,29,0,2022-03-21 17:34:49+00:00,[],None
169,https://github.com/hhj1107/junga_soc_mpw5.git,2022-03-19 19:26:31+00:00,,0,hhj1107/junga_soc_mpw5,471792996,Verilog,junga_soc_mpw5,172646,0,2022-03-19 19:51:28+00:00,[],https://api.github.com/licenses/apache-2.0
170,https://github.com/01fe19bec085/Assignments.git,2022-03-20 12:32:49+00:00,TIC_TAC,0,01fe19bec085/Assignments,471974196,Verilog,Assignments,38,0,2022-03-20 12:33:52+00:00,[],None
171,https://github.com/VigneshKPoojari/sequence-detector-using-verilog.git,2022-03-21 14:58:40+00:00,,0,VigneshKPoojari/sequence-detector-using-verilog,472386358,Verilog,sequence-detector-using-verilog,12,0,2022-03-21 14:59:46+00:00,[],None
172,https://github.com/santoshmudenur/Multiplexer-verilog-code.git,2022-03-20 19:18:04+00:00,Repository contains verilog code for 2 to 1 multiplexer with testbench.,0,santoshmudenur/Multiplexer-verilog-code,472079382,Verilog,Multiplexer-verilog-code,1,0,2022-03-20 19:18:49+00:00,[],None
173,https://github.com/01fe20bec403/Sequence-Detector.git,2022-03-24 17:04:17+00:00,,0,01fe20bec403/Sequence-Detector,473699256,Verilog,Sequence-Detector,268,0,2022-03-24 17:04:57+00:00,[],None
174,https://github.com/qqo60710/hw.git,2022-03-24 07:27:56+00:00,,0,qqo60710/hw,473499675,Verilog,hw,3,0,2022-03-25 15:20:53+00:00,[],None
175,https://github.com/HanaYuki399/ADSP_Labs.git,2022-03-24 18:09:09+00:00,Second semester ADSP labs Masters IC design,0,HanaYuki399/ADSP_Labs,473721043,Verilog,ADSP_Labs,384,0,2022-03-24 18:33:17+00:00,[],None
176,https://github.com/SaiVardhan3/JK_Flipflop.git,2022-03-25 17:22:37+00:00,,0,SaiVardhan3/JK_Flipflop,474102859,Verilog,JK_Flipflop,20,0,2022-03-25 17:25:21+00:00,[],None
177,https://github.com/01fe20bec413/MUL_DATAPATH.git,2022-03-25 10:26:03+00:00,,0,01fe20bec413/MUL_DATAPATH,473964242,Verilog,MUL_DATAPATH,71,0,2022-03-25 10:26:50+00:00,[],None
178,https://github.com/tejsudarshan/Rams.git,2022-03-25 16:47:35+00:00,,0,tejsudarshan/Rams,474091483,Verilog,Rams,116,0,2022-03-25 17:04:32+00:00,[],None
179,https://github.com/01fe20bec426/pipeline.git,2022-03-28 13:25:13+00:00,,0,01fe20bec426/pipeline,475013098,Verilog,pipeline,196,0,2022-03-28 13:26:20+00:00,[],None
180,https://github.com/mzmdirfan/Mixed-signal-2-1-Multipler.git,2022-03-10 12:14:41+00:00,,0,mzmdirfan/Mixed-signal-2-1-Multipler,468328832,Verilog,Mixed-signal-2-1-Multipler,672,0,2022-03-10 16:37:53+00:00,[],None
181,https://github.com/PriyanshJaiswal/Booth-Multiplier.git,2022-03-11 17:50:59+00:00,,0,PriyanshJaiswal/Booth-Multiplier,468848941,Verilog,Booth-Multiplier,79,0,2022-03-11 17:52:16+00:00,[],None
182,https://github.com/AdrianValentin04/RISCV.git,2022-03-11 13:12:01+00:00,,0,AdrianValentin04/RISCV,468756000,Verilog,RISCV,10,0,2022-03-11 13:29:00+00:00,[],None
183,https://github.com/sturzucosmin/Baggage-Drop.git,2022-03-11 21:56:14+00:00,,0,sturzucosmin/Baggage-Drop,468910654,Verilog,Baggage-Drop,4,0,2022-03-11 21:56:52+00:00,[],None
184,https://github.com/RuiZhangHIT/HIT_Digital_Logic_Design_lab.git,2022-03-13 11:02:43+00:00,,0,RuiZhangHIT/HIT_Digital_Logic_Design_lab,469345270,Verilog,HIT_Digital_Logic_Design_lab,2272,0,2022-03-13 11:15:00+00:00,[],None
185,https://github.com/qaz159qaz159/NTUEE_Digital_System_Design.git,2022-03-16 20:52:33+00:00,,0,qaz159qaz159/NTUEE_Digital_System_Design,470748001,Verilog,NTUEE_Digital_System_Design,44,0,2022-03-16 20:58:13+00:00,[],None
186,https://github.com/joebaarath/T4_CS_1D_ALU.git,2022-03-15 17:22:36+00:00,Comp Struct 1D ALU code,0,joebaarath/T4_CS_1D_ALU,470262436,Verilog,T4_CS_1D_ALU,3850,0,2022-03-15 18:02:55+00:00,[],None
187,https://github.com/GumGun-misc/riscv.git,2022-03-19 16:22:36+00:00,,0,GumGun-misc/riscv,471749377,Verilog,riscv,2,0,2022-03-19 16:35:23+00:00,[],None
188,https://github.com/zhouliang-yu/ALU.git,2022-03-28 02:17:36+00:00,This repo contains my implementation of ALU,0,zhouliang-yu/ALU,474815838,Verilog,ALU,100,0,2022-04-15 06:28:15+00:00,[],None
189,https://github.com/Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture.git,2022-03-28 11:42:40+00:00,,0,Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture,474976218,Verilog,Single_Cycle_32_MIPS_Processor_Harvard_Archeticture,1728,0,2022-03-28 11:44:33+00:00,[],None
190,https://github.com/lsn42/bf-verilog.git,2022-03-15 08:33:14+00:00,a bf interpreter make with verilog,0,lsn42/bf-verilog,470069646,Verilog,bf-verilog,57,0,2022-03-15 08:43:15+00:00,"['verilog', 'brainfuck', 'brainfuck-interpreter']",None
191,https://github.com/Palacios1337/Lab5Attempt2.git,2022-03-24 20:56:34+00:00,,0,Palacios1337/Lab5Attempt2,473770867,Verilog,Lab5Attempt2,2,0,2022-03-24 20:57:06+00:00,[],None
192,https://github.com/01fe20bec408/repmul.git,2022-03-25 11:46:10+00:00,,0,01fe20bec408/repmul,473987997,Verilog,repmul,71,0,2022-03-25 11:47:49+00:00,[],None
193,https://github.com/ShinChoon/VHDLExercise2.git,2022-03-25 22:32:17+00:00,ALU exercise,0,ShinChoon/VHDLExercise2,474181532,Verilog,VHDLExercise2,30621,0,2023-04-19 11:04:50+00:00,[],None
194,https://github.com/Prajwalsn17/RAM.git,2022-03-25 13:59:06+00:00,,0,Prajwalsn17/RAM,474031118,Verilog,RAM,70,0,2022-03-25 14:00:12+00:00,[],None
195,https://github.com/shenttt123/FPGA_RLE.git,2022-03-27 18:48:16+00:00,Write Verilog for custom designs. Implement hardware for Run-Length Encoding,0,shenttt123/FPGA_RLE,474729082,Verilog,FPGA_RLE,24,0,2022-03-28 04:02:21+00:00,[],None
196,https://github.com/Bynaryman/teras.git,2022-03-17 18:01:21+00:00,,0,Bynaryman/teras,471089853,Verilog,teras,25387,0,2022-03-17 18:14:43+00:00,[],https://api.github.com/licenses/apache-2.0
197,https://github.com/gustavoSo3/ac_risc_c_single_cycle.git,2022-03-21 18:47:23+00:00,,0,gustavoSo3/ac_risc_c_single_cycle,472469504,Verilog,ac_risc_c_single_cycle,555,0,2022-08-26 19:13:47+00:00,[],https://api.github.com/licenses/apache-2.0
198,https://github.com/537Cheese/LAB5.git,2022-03-23 01:44:36+00:00,,0,537Cheese/LAB5,472999744,Verilog,LAB5,1,0,2022-03-23 01:45:34+00:00,[],None
199,https://github.com/01FE20BEC420/sequence_detection.git,2022-03-22 14:46:30+00:00,,0,01FE20BEC420/sequence_detection,472811972,Verilog,sequence_detection,71,0,2022-03-22 14:48:00+00:00,[],None
200,https://github.com/diegonagai/SAP-1.git,2022-03-17 01:10:53+00:00,Minha versão do processador SAP-1 (Malvino) em Verilog HDL,0,diegonagai/SAP-1,470803657,Verilog,SAP-1,59,0,2022-08-24 21:15:39+00:00,"['verilog', 'fpga', 'architecture']",https://api.github.com/licenses/gpl-3.0
201,https://github.com/Oliverz1206/UG_Y3_LAB_Verilog-HDL_Code.git,2022-03-22 11:17:09+00:00,Backup for Verilog Code,0,Oliverz1206/UG_Y3_LAB_Verilog-HDL_Code,472733184,Verilog,UG_Y3_LAB_Verilog-HDL_Code,17,0,2023-09-17 20:14:56+00:00,[],None
202,https://github.com/preston-1/8-Bit-ALU.git,2022-03-16 11:32:34+00:00,,0,preston-1/8-Bit-ALU,470555336,Verilog,8-Bit-ALU,2,0,2022-03-16 11:34:03+00:00,[],None
203,https://github.com/jwredhead/Matrix-Multiplier.git,2022-03-18 22:25:41+00:00,,0,jwredhead/Matrix-Multiplier,471533249,Verilog,Matrix-Multiplier,173,0,2022-03-18 22:27:32+00:00,[],https://api.github.com/licenses/gpl-3.0
204,https://github.com/junli929/dsp-lab.git,2022-03-20 10:01:03+00:00,,0,junli929/dsp-lab,471939944,Verilog,dsp-lab,6550,0,2022-03-20 11:09:37+00:00,[],None
205,https://github.com/santoshmudenur/Half-adder-verilog-code.git,2022-03-20 17:56:13+00:00,Repository contains verilog code for half adder with test bench.,0,santoshmudenur/Half-adder-verilog-code,472059688,Verilog,Half-adder-verilog-code,67,0,2022-03-25 14:59:22+00:00,[],None
206,https://github.com/01fe20bec404/MULTIPLIER.git,2022-03-25 09:58:42+00:00,MULTIPLICATION USING REPEATED ADDITION,0,01fe20bec404/MULTIPLIER,473955615,Verilog,MULTIPLIER,71,0,2022-03-25 09:59:15+00:00,[],None
207,https://github.com/01fe20bec426/RAM.git,2022-03-25 11:35:24+00:00,,0,01fe20bec426/RAM,473985005,Verilog,RAM,47,0,2022-03-25 11:36:11+00:00,[],None
208,https://github.com/01fe20bec408/halfadder.git,2022-03-25 11:54:10+00:00,,0,01fe20bec408/halfadder,473990215,Verilog,halfadder,53,0,2022-03-25 11:55:10+00:00,[],None
209,https://github.com/Prajwalsn17/Ripple_Adder.git,2022-03-25 14:09:42+00:00,,0,Prajwalsn17/Ripple_Adder,474035133,Verilog,Ripple_Adder,65,0,2022-03-25 14:10:03+00:00,[],None
210,https://github.com/AbhishekSawkar1/Assignment2-verilog-.git,2022-03-27 07:30:06+00:00,,0,AbhishekSawkar1/Assignment2-verilog-,474566424,Verilog,Assignment2-verilog-,107,0,2022-04-04 16:14:26+00:00,[],None
211,https://github.com/varunvp25/01FE19BEC214.git,2022-03-26 16:08:54+00:00,,0,varunvp25/01FE19BEC214,474398443,Verilog,01FE19BEC214,429,0,2022-03-26 16:15:44+00:00,[],None
212,https://github.com/ZHE202107/NUTC_DLDP.git,2022-03-27 22:34:47+00:00,,0,ZHE202107/NUTC_DLDP,474776265,Verilog,NUTC_DLDP,15,0,2022-03-27 22:47:11+00:00,[],None
213,https://github.com/01fe20bec408/Ripple-adder.git,2022-03-26 14:16:42+00:00,,0,01fe20bec408/Ripple-adder,474368550,Verilog,Ripple-adder,143,0,2022-03-26 14:17:42+00:00,[],None
214,https://github.com/engeeinfo/DATA-PATH-EXAMPLES.git,2022-03-23 11:02:03+00:00,,0,engeeinfo/DATA-PATH-EXAMPLES,473149542,Verilog,DATA-PATH-EXAMPLES,102,0,2022-03-23 11:08:44+00:00,[],None
215,https://github.com/01fe20bec415/sequence_detector.git,2022-03-24 15:10:55+00:00,,0,01fe20bec415/sequence_detector,473657854,Verilog,sequence_detector,71,0,2022-03-24 15:13:35+00:00,[],None
216,https://github.com/tejsudarshan/ParkingSystem.git,2022-03-25 17:21:27+00:00,,0,tejsudarshan/ParkingSystem,474102501,Verilog,ParkingSystem,129,0,2022-03-25 17:21:59+00:00,[],None
217,https://github.com/Hemant2001-hsy/Full_Substractor.git,2022-03-25 17:34:19+00:00,Full substractor verilog code with testbench,0,Hemant2001-hsy/Full_Substractor,474106485,Verilog,Full_Substractor,66,0,2022-03-25 17:34:52+00:00,[],None
218,https://github.com/ninadshenvi/Tic_tac_toe_using_verilog.git,2022-03-25 17:22:04+00:00,,0,ninadshenvi/Tic_tac_toe_using_verilog,474102688,Verilog,Tic_tac_toe_using_verilog,96,0,2022-03-25 17:25:30+00:00,[],None
219,https://github.com/suwesh/simple-alu-in-verilog.git,2022-03-16 18:18:36+00:00,a simple 8 bit alu in verilog,0,suwesh/simple-alu-in-verilog,470702582,Verilog,simple-alu-in-verilog,7,0,2022-03-16 18:24:16+00:00,[],None
220,https://github.com/RBY822/FPGA.git,2022-03-18 08:46:47+00:00,,0,RBY822/FPGA,471294931,Verilog,FPGA,24737,0,2022-03-18 08:53:21+00:00,[],None
221,https://github.com/krssg-embedded/fpga-module.git,2022-03-24 13:12:19+00:00,Verilog files for programming Main board of SSL bot.,1,krssg-embedded/fpga-module,473611975,Verilog,fpga-module,10,0,2022-11-06 13:26:32+00:00,"['fpga', 'verilog']",None
222,https://github.com/blablabla888/blablabla564.git,2022-03-24 14:10:54+00:00,,0,blablabla888/blablabla564,473634250,Verilog,blablabla564,2,0,2022-03-24 14:23:06+00:00,[],None
223,https://github.com/Tann1/cmpe140.git,2022-03-17 10:23:16+00:00,,0,Tann1/cmpe140,470944873,Verilog,cmpe140,156,0,2022-03-17 10:28:26+00:00,[],None
224,https://github.com/hunson89123/DLDP_Homework1.git,2022-03-21 13:48:45+00:00,,0,hunson89123/DLDP_Homework1,472357739,Verilog,DLDP_Homework1,4,0,2022-03-21 13:53:06+00:00,[],None
225,https://github.com/01FE20BEC414/ASSIGNMENT1.git,2022-03-21 18:36:06+00:00,,0,01FE20BEC414/ASSIGNMENT1,472465703,Verilog,ASSIGNMENT1,246,0,2022-04-04 16:22:33+00:00,[],None
226,https://github.com/MIKEHHQ/HDLbits.git,2022-03-15 02:36:56+00:00,,0,MIKEHHQ/HDLbits,469979476,Verilog,HDLbits,15,0,2022-03-15 03:32:23+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/GuangG8763/Verilog_PWM.git,2022-03-23 15:24:57+00:00,,0,GuangG8763/Verilog_PWM,473247118,Verilog,Verilog_PWM,7,0,2022-03-23 15:26:20+00:00,[],None
228,https://github.com/yanggengchen/Ve370-FA2020.git,2022-03-24 00:41:42+00:00,,0,yanggengchen/Ve370-FA2020,473405827,Verilog,Ve370-FA2020,1987,0,2022-03-24 00:44:53+00:00,[],None
229,https://github.com/mixchel/TP2ISL.git,2022-03-18 13:16:30+00:00,,0,mixchel/TP2ISL,471374738,Verilog,TP2ISL,11,0,2022-03-21 02:04:22+00:00,[],None
230,https://github.com/abob208/computer-organization.git,2022-03-19 06:04:32+00:00,,0,abob208/computer-organization,471607025,Verilog,computer-organization,7713,0,2022-03-19 06:14:17+00:00,[],None
231,https://github.com/01FE20BEC420/full_adder.git,2022-03-22 14:58:48+00:00,,0,01FE20BEC420/full_adder,472817070,Verilog,full_adder,12,0,2022-03-22 15:00:16+00:00,[],None
232,https://github.com/01FE20BEC420/multiplication.git,2022-03-22 14:51:09+00:00,,0,01FE20BEC420/multiplication,472813861,Verilog,multiplication,19,0,2022-03-22 14:51:59+00:00,[],None
233,https://github.com/gbrrrl-no/ProjetoHW-2021.2.git,2022-03-22 22:09:56+00:00,,2,gbrrrl-no/ProjetoHW-2021.2,472953165,Verilog,ProjetoHW-2021.2,1871,0,2022-04-02 04:09:36+00:00,[],None
234,https://github.com/andars/spoke.git,2022-03-14 03:17:10+00:00,uart<->wishbone interface to poke wishbone devices over serial,0,andars/spoke,469564986,Verilog,spoke,32,0,2022-03-14 16:40:27+00:00,[],None
235,https://github.com/MostafaMahmoud54/MIPS.git,2022-03-14 19:07:05+00:00,,0,MostafaMahmoud54/MIPS,469870250,Verilog,MIPS,5,0,2022-03-14 19:08:23+00:00,[],None
236,https://github.com/SamAgarwal20/FloatingPointArithmetics.git,2022-03-13 05:53:11+00:00,,0,SamAgarwal20/FloatingPointArithmetics,469283246,Verilog,FloatingPointArithmetics,9,0,2022-03-13 05:58:04+00:00,[],None
237,https://github.com/neil-lukowski/RTL_Counter.git,2022-03-11 09:30:00+00:00,A Verilog counter that pulses high after a number of clock pulses and a testbench,0,neil-lukowski/RTL_Counter,468687287,Verilog,RTL_Counter,2,0,2022-03-11 09:30:22+00:00,[],None
238,https://github.com/SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-.git,2022-03-10 14:09:19+00:00,,0,SamyukthaShrruthiKR-2907/3-bit-FLASH-ADC-using-eSim-,468369716,Verilog,3-bit-FLASH-ADC-using-eSim-,993,0,2022-03-10 14:25:28+00:00,[],None
239,https://github.com/AlexandruTurcu12/Maze-Runner.git,2022-03-14 20:38:13+00:00,,0,AlexandruTurcu12/Maze-Runner,469896835,Verilog,Maze-Runner,2,0,2022-03-14 20:38:19+00:00,[],None
240,https://github.com/gvin773/CSED311_Computer_Architecture.git,2022-03-21 09:19:04+00:00,Lab Source Code of  CSED311_Computer_Architecture (Spring 2022),0,gvin773/CSED311_Computer_Architecture,472264491,Verilog,CSED311_Computer_Architecture,79,0,2022-06-05 11:46:37+00:00,[],None
241,https://github.com/Sohan-MH/project.git,2022-03-26 09:59:48+00:00,,0,Sohan-MH/project,474307362,Verilog,project,3030,0,2022-03-26 10:24:26+00:00,[],None
242,https://github.com/Prafful1999/Seven-Segment-on-BASYS3.git,2022-03-20 14:12:13+00:00,,0,Prafful1999/Seven-Segment-on-BASYS3,471999996,Verilog,Seven-Segment-on-BASYS3,2,0,2022-03-20 14:16:05+00:00,[],None
243,https://github.com/andars/caravel-4ft4.git,2022-03-20 20:38:24+00:00,4ft4 in Caravel for OpenMPW,0,andars/caravel-4ft4,472097099,Verilog,caravel-4ft4,167214,0,2022-11-05 19:08:49+00:00,[],https://api.github.com/licenses/apache-2.0
244,https://github.com/jeevaka0/ElbertV2Verilog.git,2022-03-20 20:40:20+00:00,,0,jeevaka0/ElbertV2Verilog,472097485,Verilog,ElbertV2Verilog,34,0,2022-05-05 02:48:01+00:00,[],https://api.github.com/licenses/mit
245,https://github.com/inQuitiVe/ICDLAB.git,2022-03-14 08:08:03+00:00,,1,inQuitiVe/ICDLAB,469636096,Verilog,ICDLAB,1023,0,2022-03-14 08:10:26+00:00,[],None
246,https://github.com/SmbatDavtyan/Mux.git,2022-03-10 12:55:28+00:00,,0,SmbatDavtyan/Mux,468342501,Verilog,Mux,0,0,2022-03-10 12:56:43+00:00,[],None
247,https://github.com/giminose/verilog.git,2022-03-11 05:17:20+00:00,,0,giminose/verilog,468618221,Verilog,verilog,85,0,2022-03-11 05:20:20+00:00,[],None
248,https://github.com/CSIE523/ICDesign-Homework.git,2022-03-12 09:06:41+00:00,,0,CSIE523/ICDesign-Homework,469032684,Verilog,ICDesign-Homework,4775,0,2022-03-12 09:09:13+00:00,[],None
249,https://github.com/ChenxiLiao/3-8-decoder.git,2022-03-24 07:57:56+00:00,,0,ChenxiLiao/3-8-decoder,473508457,Verilog,3-8-decoder,3,0,2022-05-17 17:26:58+00:00,[],None
250,https://github.com/jason902020/jason.git,2022-03-24 11:56:18+00:00,,0,jason902020/jason,473585726,Verilog,jason,3,0,2022-03-24 12:01:10+00:00,[],None
251,https://github.com/01fe20bec403/Ripple-adder.git,2022-03-24 04:37:52+00:00,,0,01fe20bec403/Ripple-adder,473458347,Verilog,Ripple-adder,170,0,2022-03-24 04:39:14+00:00,[],None
252,https://github.com/Fukuanchih/3to8.git,2022-03-24 16:40:15+00:00,,0,Fukuanchih/3to8,473690967,Verilog,3to8,4,0,2022-03-25 05:53:38+00:00,[],None
253,https://github.com/vinayakkp2000/Half-Adder.git,2022-03-25 16:41:02+00:00,,0,vinayakkp2000/Half-Adder,474089331,Verilog,Half-Adder,1,0,2022-03-25 16:41:38+00:00,[],None
254,https://github.com/Prajwalsn17/Car_Parking_System.git,2022-03-25 10:00:44+00:00,,0,Prajwalsn17/Car_Parking_System,473956304,Verilog,Car_Parking_System,67,0,2022-03-25 10:02:22+00:00,[],None
255,https://github.com/choucl/FPGA-BreathingLight.git,2022-03-25 12:07:33+00:00,,0,choucl/FPGA-BreathingLight,473994226,Verilog,FPGA-BreathingLight,94,0,2022-03-27 15:43:57+00:00,[],None
256,https://github.com/VigneshKPoojari/Assignment-2.git,2022-03-25 14:04:09+00:00,,0,VigneshKPoojari/Assignment-2,474033064,Verilog,Assignment-2,46,0,2022-03-25 14:06:32+00:00,[],None
257,https://github.com/01fe20bec403/Pipeline.git,2022-03-24 15:27:52+00:00,,0,01fe20bec403/Pipeline,473664461,Verilog,Pipeline,139,0,2022-03-24 15:29:01+00:00,[],None
258,https://github.com/Arexh/EDA2022S-Assignment.git,2022-03-27 05:43:36+00:00,,0,Arexh/EDA2022S-Assignment,474546315,Verilog,EDA2022S-Assignment,111513,0,2022-09-01 10:14:58+00:00,[],None
259,https://github.com/Midorante/3_8decode.git,2022-03-27 05:47:59+00:00,3 to 8 decoder,0,Midorante/3_8decode,474547092,Verilog,3_8decode,3,0,2022-03-27 05:49:00+00:00,[],None
260,https://github.com/AbhishekSawkar1/Assignment1-verilog-.git,2022-03-27 07:25:03+00:00,,0,AbhishekSawkar1/Assignment1-verilog-,474565413,Verilog,Assignment1-verilog-,92,0,2022-04-04 16:12:35+00:00,[],None
261,https://github.com/KaivinC/Pikachu-volleyball.git,2022-03-28 07:54:40+00:00,,0,KaivinC/Pikachu-volleyball,474900780,Verilog,Pikachu-volleyball,9716,0,2022-03-28 07:56:17+00:00,[],None
262,https://github.com/nayiri-k/hardware-examples.git,2022-03-23 04:05:54+00:00,a set of Chisel generators and associated testbenches to generate hardware designs + associated simulation waveforms,0,nayiri-k/hardware-examples,473031509,Verilog,hardware-examples,644,0,2022-03-29 04:46:59+00:00,[],None
263,https://github.com/armanramiz/Computer-Architecture-Pipelined-Processor.git,2022-03-23 06:15:33+00:00,,0,armanramiz/Computer-Architecture-Pipelined-Processor,473059552,Verilog,Computer-Architecture-Pipelined-Processor,5982,0,2022-03-23 06:19:12+00:00,[],None
264,https://github.com/01fe20bec415/GCD.git,2022-03-23 05:44:35+00:00,Greatest Common Divisor,0,01fe20bec415/GCD,473052224,Verilog,GCD,65,0,2022-03-23 05:46:14+00:00,[],None
265,https://github.com/Wwtfly89/main.git,2022-03-22 11:14:40+00:00,,0,Wwtfly89/main,472732287,Verilog,main,7,0,2022-03-23 11:09:38+00:00,[],None
266,https://github.com/sunidhi07/adld.git,2022-03-21 15:00:26+00:00,,0,sunidhi07/adld,472387000,Verilog,adld,682,0,2022-04-04 13:35:32+00:00,[],None
267,https://github.com/Sumith-Dandgall/RIPPLE_ADDER.git,2022-03-22 10:12:28+00:00,,0,Sumith-Dandgall/RIPPLE_ADDER,472710781,Verilog,RIPPLE_ADDER,28,0,2022-03-22 10:13:26+00:00,[],None
268,https://github.com/naiyu0609/PipelineCPU.git,2022-03-11 12:54:35+00:00,NTUST Computer Architecture,0,naiyu0609/PipelineCPU,468750263,Verilog,PipelineCPU,8506,0,2022-03-11 12:55:41+00:00,[],None
269,https://github.com/jiangaihui75/SDRAM_CONTROLL.git,2022-03-11 12:21:43+00:00,,0,jiangaihui75/SDRAM_CONTROLL,468740232,Verilog,SDRAM_CONTROLL,86,0,2022-03-11 12:28:25+00:00,[],None
270,https://github.com/yttyan/test.git,2022-03-14 02:48:13+00:00,just for test,0,yttyan/test,469558568,Verilog,test,88,0,2022-03-14 07:37:29+00:00,[],None
271,https://github.com/Hsu0623/PIC16F1826-architecture.git,2022-03-17 04:54:27+00:00,,0,Hsu0623/PIC16F1826-architecture,470852728,Verilog,PIC16F1826-architecture,108,0,2022-03-17 04:59:19+00:00,[],None
272,https://github.com/Kutk/2018-NCTU-Digital-Design.git,2022-03-10 11:44:07+00:00,,0,Kutk/2018-NCTU-Digital-Design,468319006,Verilog,2018-NCTU-Digital-Design,4688,0,2022-03-10 11:45:00+00:00,[],None
273,https://github.com/Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP.git,2022-03-10 03:11:21+00:00,,0,Elavarasan0702/UNIVERSAL-TRIGERING-FLIP-FLOP,468176095,Verilog,UNIVERSAL-TRIGERING-FLIP-FLOP,1383,0,2022-03-10 17:39:40+00:00,[],None
274,https://github.com/cduong203/caravel_wireless.git,2022-03-10 18:58:06+00:00,,0,cduong203/caravel_wireless,468474264,Verilog,caravel_wireless,4147,0,2022-03-10 19:12:29+00:00,[],https://api.github.com/licenses/apache-2.0
275,https://github.com/jlebental/Verilog_Mips_SC_Processor.git,2022-03-10 20:55:46+00:00,A Single Cycle Processor for MIPS Assembly language programs written in Verilog,0,jlebental/Verilog_Mips_SC_Processor,468507598,Verilog,Verilog_Mips_SC_Processor,15,0,2023-01-28 02:27:57+00:00,[],None
276,https://github.com/21madanputlekar/Multiplication_FSM_using-verilog.git,2022-03-27 06:34:02+00:00,,0,21madanputlekar/Multiplication_FSM_using-verilog,474555434,Verilog,Multiplication_FSM_using-verilog,239,0,2022-04-04 11:01:38+00:00,[],None
277,https://github.com/21madanputlekar/GCD_FSM_using-verilog.git,2022-03-27 06:32:53+00:00,,0,21madanputlekar/GCD_FSM_using-verilog,474555212,Verilog,GCD_FSM_using-verilog,19,0,2022-04-04 16:43:46+00:00,[],None
278,https://github.com/AbhishekSawkar1/TicTakToe-verilog-.git,2022-03-27 07:19:37+00:00,,0,AbhishekSawkar1/TicTakToe-verilog-,474564308,Verilog,TicTakToe-verilog-,258,0,2022-04-04 16:03:39+00:00,[],None
279,https://github.com/windgod31202/test0002.git,2022-03-27 11:38:59+00:00,,0,windgod31202/test0002,474619592,Verilog,test0002,2,0,2022-03-27 12:01:32+00:00,[],None
280,https://github.com/01fe20bec408/Assignment-2.git,2022-03-26 14:01:45+00:00,,0,01fe20bec408/Assignment-2,474364567,Verilog,Assignment-2,29,0,2022-03-26 14:04:02+00:00,[],None
281,https://github.com/BobLouis/2016_LBP_reduce_area.git,2022-03-26 10:38:32+00:00,,0,BobLouis/2016_LBP_reduce_area,474316087,Verilog,2016_LBP_reduce_area,7311,0,2022-03-26 10:44:12+00:00,[],None
282,https://github.com/Armychais902/CA2021-Pipelined-CPU-with-Cache.git,2022-03-23 08:39:07+00:00,"Computer Architecture, Fall 2021, combined version of HW4, Lab1 & 2",0,Armychais902/CA2021-Pipelined-CPU-with-Cache,473101704,Verilog,CA2021-Pipelined-CPU-with-Cache,1232,0,2022-03-23 08:58:51+00:00,[],None
283,https://github.com/01fe20bec415/Pipeline.git,2022-03-23 06:07:33+00:00,,0,01fe20bec415/Pipeline,473057578,Verilog,Pipeline,180,0,2022-03-23 06:09:35+00:00,[],None
284,https://github.com/wkn20040405/EE260B.git,2022-03-15 02:23:52+00:00,,0,wkn20040405/EE260B,469976350,Verilog,EE260B,82564,0,2022-03-28 17:11:43+00:00,[],None
285,https://github.com/leo6121/22S-COD.git,2022-03-14 12:56:33+00:00,,0,leo6121/22S-COD,469733575,Verilog,22S-COD,4149,0,2023-01-10 19:25:42+00:00,[],None
286,https://github.com/mikhailkhokhlov/FPGA-UART.git,2022-03-14 14:27:47+00:00,,0,mikhailkhokhlov/FPGA-UART,469769074,Verilog,FPGA-UART,8,0,2022-03-14 14:30:17+00:00,[],None
287,https://github.com/SamySam0/MyCPU.git,2022-03-11 20:04:34+00:00,Functional 16-bit CPU made in Verilog,0,SamySam0/MyCPU,468885083,Verilog,MyCPU,20,0,2022-05-21 15:57:11+00:00,[],None
288,https://github.com/Hemant2001-hsy/RAM-3.git,2022-03-20 17:11:54+00:00,RAM verilog code with testbench,0,Hemant2001-hsy/RAM-3,472048151,Verilog,RAM-3,70,0,2022-04-25 10:23:16+00:00,[],None
289,https://github.com/Zach-Bravo/Lab6_CompArch.git,2022-03-22 20:31:10+00:00,,0,Zach-Bravo/Lab6_CompArch,472928055,Verilog,Lab6_CompArch,1,0,2022-03-22 20:32:24+00:00,[],None
290,https://github.com/RameenAnwar/azadiwithqspi.git,2022-03-21 19:18:18+00:00,,0,RameenAnwar/azadiwithqspi,472479720,Verilog,azadiwithqspi,114417,0,2022-03-22 03:19:51+00:00,[],https://api.github.com/licenses/apache-2.0
291,https://github.com/01FE20BEC414/Full-adder.git,2022-03-21 17:14:44+00:00,,0,01FE20BEC414/Full-adder,472438250,Verilog,Full-adder,64,0,2022-03-21 17:15:34+00:00,[],None
292,https://github.com/VigneshKPoojari/GCD-fsm-using-verilog.git,2022-03-21 15:20:54+00:00,,0,VigneshKPoojari/GCD-fsm-using-verilog,472395034,Verilog,GCD-fsm-using-verilog,24,0,2022-03-21 15:21:58+00:00,[],None
293,https://github.com/homway2016/ece154b_proj.git,2022-03-21 14:57:30+00:00,fix some bug . orig code copy from https://www.cnblogs.com/AAgnosticEngineer/p/11651313.html. ,0,homway2016/ece154b_proj,472385934,Verilog,ece154b_proj,187,0,2022-03-21 15:15:13+00:00,[],https://api.github.com/licenses/mit
294,https://github.com/01fe20bec408/Pipeline.git,2022-03-25 10:55:04+00:00,,0,01fe20bec408/Pipeline,473973051,Verilog,Pipeline,1,0,2022-03-25 11:01:40+00:00,[],None
295,https://github.com/01fe20bec403/Ram.git,2022-03-24 17:12:04+00:00,,0,01fe20bec403/Ram,473702015,Verilog,Ram,58,0,2022-03-24 17:12:39+00:00,[],None
296,https://github.com/Selina29409/FIR_EchoMachine.git,2022-03-24 20:49:06+00:00,,0,Selina29409/FIR_EchoMachine,473768751,Verilog,FIR_EchoMachine,46548,0,2022-03-26 18:05:42+00:00,[],None
297,https://github.com/01fe20bec404/HALF_ADDER.git,2022-03-25 10:06:02+00:00,,0,01fe20bec404/HALF_ADDER,473957978,Verilog,HALF_ADDER,53,0,2022-03-25 10:06:35+00:00,[],None
298,https://github.com/ratnabai/ratnabai.git,2022-03-25 10:48:19+00:00,Config files for my GitHub profile.,0,ratnabai/ratnabai,473971075,Verilog,ratnabai,2720,0,2022-04-08 09:36:19+00:00,"['config', 'github-config']",None
299,https://github.com/Prajwalsn17/Decoder.git,2022-03-25 13:40:56+00:00,,0,Prajwalsn17/Decoder,474024586,Verilog,Decoder,64,0,2022-03-25 13:42:57+00:00,[],None
300,https://github.com/thewayof/life.git,2022-03-25 13:34:46+00:00,It's the way,0,thewayof/life,474022447,Verilog,life,9,0,2022-03-25 13:39:41+00:00,[],None
301,https://github.com/01FE20BEC423/ADLD.git,2022-03-25 14:14:42+00:00,,0,01FE20BEC423/ADLD,474036897,Verilog,ADLD,3140,0,2022-03-25 14:47:59+00:00,[],None
302,https://github.com/Prajwalsn17/SR_Flip_Flop.git,2022-03-25 14:12:53+00:00,,0,Prajwalsn17/SR_Flip_Flop,474036251,Verilog,SR_Flip_Flop,1,0,2022-03-25 14:13:11+00:00,[],None
303,https://github.com/01fe20bec413/rippleadder.git,2022-03-25 09:47:52+00:00,,0,01fe20bec413/rippleadder,473952051,Verilog,rippleadder,171,0,2022-03-25 10:17:28+00:00,[],None
304,https://github.com/ninadshenvi/ASSIGNMENT_2.git,2022-03-25 17:35:52+00:00,,0,ninadshenvi/ASSIGNMENT_2,474107064,Verilog,ASSIGNMENT_2,69,0,2022-03-25 17:36:36+00:00,[],None
305,https://github.com/zbigos/spgpu.git,2022-03-18 15:50:00+00:00,,0,zbigos/spgpu,471427882,Verilog,spgpu,552,0,2022-03-18 16:23:46+00:00,[],None
306,https://github.com/arjufarraj96/arjufarraj96.git,2022-03-19 13:28:05+00:00,Config files for my GitHub profile.,0,arjufarraj96/arjufarraj96,471703253,Verilog,arjufarraj96,5,0,2022-03-19 16:01:42+00:00,"['config', 'github-config']",None
307,https://github.com/ryanlin727/verilog.git,2022-03-20 09:17:32+00:00,verilog homework,0,ryanlin727/verilog,471930996,Verilog,verilog,5,0,2022-03-20 09:18:58+00:00,[],None
308,https://github.com/YinChian/Normal_HW1.git,2022-03-20 09:31:37+00:00,,0,YinChian/Normal_HW1,471933913,Verilog,Normal_HW1,3693,0,2022-03-28 14:14:10+00:00,[],None
309,https://github.com/lvyingnan1208/git_test.git,2022-03-17 03:50:09+00:00,,0,lvyingnan1208/git_test,470839764,Verilog,git_test,5,0,2022-03-17 07:31:03+00:00,[],https://api.github.com/licenses/apache-2.0
310,https://github.com/abob208/Logic_experiment.git,2022-03-19 06:28:13+00:00,,0,abob208/Logic_experiment,471611600,Verilog,Logic_experiment,346,0,2022-03-19 06:28:34+00:00,[],None
311,https://github.com/BingQZh/Lab4-VideoController.git,2022-03-18 23:27:35+00:00,,1,BingQZh/Lab4-VideoController,471544000,Verilog,Lab4-VideoController,961,0,2022-08-18 18:58:48+00:00,[],None
312,https://github.com/abob208/Convolution-Accelerator-for-VGG-16.git,2022-03-20 06:18:27+00:00,,0,abob208/Convolution-Accelerator-for-VGG-16,471896203,Verilog,Convolution-Accelerator-for-VGG-16,1328,0,2022-03-20 06:21:30+00:00,[],None
313,https://github.com/santoshmudenur/SR-flipflop-verilog-code.git,2022-03-20 19:15:11+00:00,Repository contains verilog code for SR flipflop with testbench.,0,santoshmudenur/SR-flipflop-verilog-code,472078703,Verilog,SR-flipflop-verilog-code,3,0,2022-03-25 15:13:46+00:00,[],None
314,https://github.com/santoshmudenur/Decoder-verilog-code.git,2022-03-20 19:07:39+00:00,Repository contains verilog code for decoder with testbench.,0,santoshmudenur/Decoder-verilog-code,472076984,Verilog,Decoder-verilog-code,72,0,2022-03-25 15:09:20+00:00,[],None
315,https://github.com/Prafful1999/Partial-Reconfiguration-of-Counter.git,2022-03-20 14:19:41+00:00,,0,Prafful1999/Partial-Reconfiguration-of-Counter,472002018,Verilog,Partial-Reconfiguration-of-Counter,1976,0,2022-03-20 14:20:18+00:00,[],None
316,https://github.com/Ranji1226/Astable-Multivibrator-with-Decade-Counter.git,2022-03-10 03:08:29+00:00,,0,Ranji1226/Astable-Multivibrator-with-Decade-Counter,468175383,Verilog,Astable-Multivibrator-with-Decade-Counter,6826,0,2022-03-10 16:29:28+00:00,[],None
317,https://github.com/emineedagulsen/VSCPU.git,2022-03-15 20:14:41+00:00,,0,emineedagulsen/VSCPU,470317765,Verilog,VSCPU,4,0,2022-03-15 20:15:11+00:00,[],None
318,https://github.com/HoChuanYu/Computer_Organization.git,2022-03-16 13:08:49+00:00,,0,HoChuanYu/Computer_Organization,470587802,Verilog,Computer_Organization,1763,0,2022-03-16 13:09:47+00:00,[],None
319,https://github.com/Justin5567/AIC_TPU.git,2022-03-16 15:43:24+00:00,,0,Justin5567/AIC_TPU,470647669,Verilog,AIC_TPU,3251,0,2022-03-16 15:45:11+00:00,[],None
320,https://github.com/jlebental/Verilog_UART.git,2022-03-10 20:37:28+00:00,Basys3 FPGA Verilog UART machine,0,jlebental/Verilog_UART,468502834,Verilog,Verilog_UART,9,0,2023-01-28 02:27:57+00:00,[],None
321,https://github.com/AbdulSami-07/uart.git,2022-03-11 07:19:15+00:00,,0,AbdulSami-07/uart,468648852,Verilog,uart,3,0,2022-03-11 07:42:09+00:00,[],None
322,https://github.com/gustavolopes1/processor_in_verilog.git,2022-03-11 19:16:24+00:00,,0,gustavolopes1/processor_in_verilog,468872348,Verilog,processor_in_verilog,49,0,2022-03-11 19:17:22+00:00,[],None
323,https://github.com/RameenAnwar/Experiment3.git,2022-03-16 15:46:50+00:00,change pin Location i0_in[37],0,RameenAnwar/Experiment3,470648986,Verilog,Experiment3,26182,0,2022-03-16 15:53:02+00:00,[],https://api.github.com/licenses/apache-2.0
324,https://github.com/phong2372/Matrix-Divider-Circuit.git,2022-03-16 15:57:10+00:00,Design an 4x4 matrix divider circuit using Verilog.,0,phong2372/Matrix-Divider-Circuit,470652871,Verilog,Matrix-Divider-Circuit,48,0,2022-03-16 16:24:17+00:00,[],None
325,https://github.com/Hanamantm/Hanamantm.git,2022-03-16 05:12:37+00:00,Config files for my GitHub profile.,0,Hanamantm/Hanamantm,470441069,Verilog,Hanamantm,5426,0,2022-06-08 05:06:16+00:00,"['config', 'github-config']",https://api.github.com/licenses/apache-2.0
326,https://github.com/DemonSunDa/DSL_Processor.git,2022-03-17 20:48:54+00:00,,0,DemonSunDa/DSL_Processor,471138027,Verilog,DSL_Processor,127,0,2023-09-12 07:09:27+00:00,[],None
327,https://github.com/damyan-p/460m-4.git,2022-03-17 17:57:42+00:00,Implementing an egg timer on the Basys3 Artix-7. Built in Verilog.,0,damyan-p/460m-4,471088735,Verilog,460m-4,58,0,2022-03-17 18:57:32+00:00,[],None
328,https://github.com/eliteTian/IcarusVerilogGTKwave.git,2022-03-14 03:52:15+00:00,Demo Projects I created for youtube,0,eliteTian/IcarusVerilogGTKwave,469572392,Verilog,IcarusVerilogGTKwave,9,0,2022-03-14 04:00:08+00:00,[],None
329,https://github.com/01FE20BEC414/Pipeline.git,2022-03-21 18:41:01+00:00,,0,01FE20BEC414/Pipeline,472467439,Verilog,Pipeline,107,0,2022-03-21 18:42:34+00:00,[],None
330,https://github.com/mactaviish/gex606-sistemas-digitais.git,2022-03-21 11:28:34+00:00,,0,mactaviish/gex606-sistemas-digitais,472307579,Verilog,gex606-sistemas-digitais,3,0,2022-03-21 11:29:32+00:00,[],None
331,https://github.com/connormurphy798/ECE350-Final-Project.git,2022-03-24 03:05:06+00:00,,0,connormurphy798/ECE350-Final-Project,473438227,Verilog,ECE350-Final-Project,60288,0,2022-03-24 05:07:25+00:00,[],None
332,https://github.com/jackndelee/sa_vortex_jack.git,2022-03-24 02:00:03+00:00,,0,jackndelee/sa_vortex_jack,473423187,Verilog,sa_vortex_jack,38608,0,2022-03-24 04:45:44+00:00,[],https://api.github.com/licenses/bsd-3-clause
333,https://github.com/01fe20bec415/ripple_adder.git,2022-03-24 15:48:42+00:00,,0,01fe20bec415/ripple_adder,473672224,Verilog,ripple_adder,142,0,2022-03-24 15:49:41+00:00,[],None
334,https://github.com/01fe20bec408/SEQUENCE-DETECTOR.git,2022-03-25 11:32:01+00:00,,0,01fe20bec408/SEQUENCE-DETECTOR,473983942,Verilog,SEQUENCE-DETECTOR,66,0,2022-03-25 11:34:44+00:00,[],None
335,https://github.com/01fe20bec403/Full-Adder.git,2022-03-24 17:13:39+00:00,,0,01fe20bec403/Full-Adder,473702536,Verilog,Full-Adder,52,0,2022-03-24 17:14:29+00:00,[],None
336,https://github.com/hhuynh000/FIR_Filter.git,2022-03-25 05:33:27+00:00,FIR Filter with configurable tap size implemented on FPGA,1,hhuynh000/FIR_Filter,473881092,Verilog,FIR_Filter,1185,0,2022-03-25 06:31:43+00:00,[],None
337,https://github.com/Ellen7ions/conv-fpga.git,2022-03-14 06:11:15+00:00,,0,Ellen7ions/conv-fpga,469602821,Verilog,conv-fpga,234,0,2022-03-14 06:11:43+00:00,[],None
338,https://github.com/RameenAnwar/new.git,2022-03-12 13:33:29+00:00,newww,0,RameenAnwar/new,469091651,Verilog,new,166661,0,2022-03-15 15:29:31+00:00,[],https://api.github.com/licenses/apache-2.0
339,https://github.com/sabinaradu/RISC-V.git,2022-03-11 15:23:47+00:00,,0,sabinaradu/RISC-V,468801224,Verilog,RISC-V,841,0,2022-03-11 15:29:24+00:00,[],None
340,https://github.com/shubhamsavita98/pipelineProcessor32Bit.git,2022-03-18 00:46:36+00:00,32 bit pipeline MIPS processor ,0,shubhamsavita98/pipelineProcessor32Bit,471189013,Verilog,pipelineProcessor32Bit,92,0,2023-02-18 03:17:29+00:00,[],None
341,https://github.com/Wavepool-Liu/ZynqForStudy.git,2022-03-18 05:36:31+00:00,Zynq project for study,0,Wavepool-Liu/ZynqForStudy,471248180,Verilog,ZynqForStudy,42348,0,2022-03-27 13:29:35+00:00,[],None
342,https://github.com/C-Vaishnavi/ADLD.git,2022-03-19 17:29:51+00:00,,0,C-Vaishnavi/ADLD,471766369,Verilog,ADLD,3839,0,2022-04-04 08:19:43+00:00,[],None
343,https://github.com/01fe20bec404/ASSIGNMENT2.git,2022-03-26 16:26:27+00:00,FOUR STAGE PIPELINE,0,01fe20bec404/ASSIGNMENT2,474403035,Verilog,ASSIGNMENT2,80,0,2022-03-26 16:27:51+00:00,[],None
344,https://github.com/guanwei-wu/Switching-Circuit-and-Logic-Design.git,2022-03-27 08:10:29+00:00,交換電路與邏輯設計,0,guanwei-wu/Switching-Circuit-and-Logic-Design,474574452,Verilog,Switching-Circuit-and-Logic-Design,9059,0,2022-03-27 08:15:23+00:00,[],None
345,https://github.com/seankwon7/computer_architecture_lab.git,2022-03-26 10:38:38+00:00,,1,seankwon7/computer_architecture_lab,474316106,Verilog,computer_architecture_lab,686,0,2022-04-16 13:42:18+00:00,[],None
346,https://github.com/01fe20bec413/ass_2.git,2022-03-26 13:33:06+00:00,,0,01fe20bec413/ass_2,474357104,Verilog,ass_2,295,0,2022-03-26 13:34:34+00:00,[],None
347,https://github.com/SaiVardhan3/Upcounter.git,2022-03-25 17:26:38+00:00,,0,SaiVardhan3/Upcounter,474104087,Verilog,Upcounter,17,0,2022-03-25 17:28:07+00:00,[],None
348,https://github.com/santoshmudenur/Half-subtractor-verilog-code.git,2022-03-25 15:02:41+00:00,This repository contains verilog code for 'Half subtractor' along with testbench,0,santoshmudenur/Half-subtractor-verilog-code,474055058,Verilog,Half-subtractor-verilog-code,65,0,2022-03-25 15:03:21+00:00,[],None
349,https://github.com/mariamaliezzat/Moore-Finite-State-Machine.git,2022-03-22 07:24:28+00:00,,0,mariamaliezzat/Moore-Finite-State-Machine,472656074,Verilog,Moore-Finite-State-Machine,28,0,2022-03-22 07:25:27+00:00,[],None
350,https://github.com/cuesta22/Lab_5.git,2022-03-23 03:17:23+00:00,256X32 bit RAM,0,cuesta22/Lab_5,473020787,Verilog,Lab_5,7,0,2022-03-23 04:36:43+00:00,[],None
351,https://github.com/Entropy-xcy/composer-lite.git,2022-03-22 15:14:02+00:00,,1,Entropy-xcy/composer-lite,472823279,Verilog,composer-lite,6,0,2022-03-22 19:07:24+00:00,[],None
352,https://github.com/touchspeed/ReduceNoiseUse2Mic.git,2022-03-22 06:09:49+00:00,Programming by Verilog,0,touchspeed/ReduceNoiseUse2Mic,472635984,,ReduceNoiseUse2Mic,18074,0,2022-11-19 11:22:17+00:00,[],None
353,https://github.com/jmkim0514/tool_core_top_gen.git,2022-03-21 22:36:07+00:00,,0,jmkim0514/tool_core_top_gen,472534679,Verilog,tool_core_top_gen,1841,0,2022-03-21 22:38:48+00:00,[],None
354,https://github.com/foura1201/risc-v-custom-instruction.git,2022-03-22 12:46:57+00:00,,1,foura1201/risc-v-custom-instruction,472764223,Verilog,risc-v-custom-instruction,3171,0,2022-03-22 12:50:44+00:00,[],None
355,https://github.com/01FE20BEC420/ASSIGNMENT1.git,2022-03-22 14:18:58+00:00,,0,01FE20BEC420/ASSIGNMENT1,472800313,Verilog,ASSIGNMENT1,16,0,2022-04-05 06:43:16+00:00,[],None
356,https://github.com/franGuindon/taller_digital_s2_2021.git,2022-03-22 03:19:56+00:00,,0,franGuindon/taller_digital_s2_2021,472599485,Verilog,taller_digital_s2_2021,18486,0,2022-03-22 03:45:15+00:00,[],None
357,https://github.com/zbigos/sky130_canvas.git,2022-03-22 00:26:44+00:00,,0,zbigos/sky130_canvas,472558895,Verilog,sky130_canvas,6,0,2022-03-22 00:29:54+00:00,[],https://api.github.com/licenses/apache-2.0
358,https://github.com/ajebec33/Lab6.git,2022-03-22 21:05:50+00:00,,0,ajebec33/Lab6,472937604,Verilog,Lab6,3,0,2022-03-22 21:06:40+00:00,[],None
359,https://github.com/ymingX/FPGA-frec-measure.git,2022-03-23 14:12:48+00:00,,0,ymingX/FPGA-frec-measure,473218052,Verilog,FPGA-frec-measure,15876,0,2022-03-24 10:13:45+00:00,[],None
360,https://github.com/01fe20bec415/Parking_system.git,2022-03-23 06:30:58+00:00,,0,01fe20bec415/Parking_system,473063630,Verilog,Parking_system,57,0,2022-03-23 06:32:53+00:00,[],None
361,https://github.com/KevinMano/COMPENG3DQ5_2017.git,2022-03-23 18:11:24+00:00,Implementation of the image decompression system in System Verilog for the COMPENG3DQ5 Final project.,0,KevinMano/COMPENG3DQ5_2017,473305849,Verilog,COMPENG3DQ5_2017,310,0,2022-03-23 18:13:39+00:00,[],None
362,https://github.com/cbohra00627/Verilog.git,2022-03-24 06:26:27+00:00,Verilog Codes,0,cbohra00627/Verilog,473482744,Verilog,Verilog,54,0,2022-03-28 06:53:21+00:00,[],None
363,https://github.com/DesSlayer/0325HW.git,2022-03-24 07:19:16+00:00,,0,DesSlayer/0325HW,473497080,Verilog,0325HW,1,0,2022-03-24 07:34:41+00:00,[],None
364,https://github.com/Hanson-Tsai/Systolic-array.git,2022-03-23 03:35:12+00:00,,0,Hanson-Tsai/Systolic-array,473024682,Verilog,Systolic-array,3,0,2022-03-23 03:36:53+00:00,[],None
365,https://github.com/iulianaralucamihaila/Baggage-Drop.git,2022-03-23 21:25:25+00:00,,0,iulianaralucamihaila/Baggage-Drop,473363095,Verilog,Baggage-Drop,131,0,2022-04-01 21:49:15+00:00,[],https://api.github.com/licenses/mit
366,https://github.com/zzzzzec/dualissue.git,2022-03-16 11:35:00+00:00,,0,zzzzzec/dualissue,470556060,Verilog,dualissue,66,0,2022-03-16 11:37:49+00:00,[],None
367,https://github.com/preston-1/2-to-1-MUX.git,2022-03-16 11:28:53+00:00,,0,preston-1/2-to-1-MUX,470554191,Verilog,2-to-1-MUX,1,0,2022-03-16 11:31:46+00:00,[],None
368,https://github.com/jmlv929/MDY_FPGA_study.git,2022-03-16 12:22:34+00:00,明德扬—大道至简的学习方法 自学,0,jmlv929/MDY_FPGA_study,470571324,Verilog,MDY_FPGA_study,1112,0,2022-03-16 12:24:10+00:00,[],None
369,https://github.com/alift99/Group-21-ALU-Prototype.git,2022-03-15 14:29:19+00:00,,0,alift99/Group-21-ALU-Prototype,470196899,Verilog,Group-21-ALU-Prototype,4031,0,2022-03-15 20:00:23+00:00,[],None
370,https://github.com/alerner-6502/NIOS_NoC.git,2022-03-15 18:05:07+00:00,3x3 mesh NoC with NiosII cores,0,alerner-6502/NIOS_NoC,470277355,Verilog,NIOS_NoC,1815,0,2022-03-15 18:13:22+00:00,[],None
371,https://github.com/RameenAnwar/MPW5-Files.git,2022-03-16 14:58:33+00:00,,0,RameenAnwar/MPW5-Files,470630642,Verilog,MPW5-Files,30319,0,2022-03-16 15:02:35+00:00,[],https://api.github.com/licenses/apache-2.0
372,https://github.com/he1k/wishbone-slave.git,2022-03-17 16:28:23+00:00,,0,he1k/wishbone-slave,471058580,Verilog,wishbone-slave,6,0,2022-04-01 10:43:11+00:00,[],None
373,https://github.com/AnuragDhungel/test.git,2022-03-17 19:58:52+00:00,,0,AnuragDhungel/test,471124393,Verilog,test,0,0,2022-03-17 20:00:43+00:00,[],None
374,https://github.com/Hemant2001-hsy/Assignment-1_Car_Parking.git,2022-03-20 16:59:55+00:00,Car_Parking verilog code with testbench,0,Hemant2001-hsy/Assignment-1_Car_Parking,472044900,Verilog,Assignment-1_Car_Parking,70,0,2022-04-24 17:25:09+00:00,[],None
375,https://github.com/TzuHaoLi/my-file.git,2022-03-20 13:03:59+00:00,,0,TzuHaoLi/my-file,471981980,Verilog,my-file,7,0,2022-03-20 14:23:44+00:00,[],None
376,https://github.com/charan8095181918/GCD.git,2022-03-20 18:38:46+00:00,,0,charan8095181918/GCD,472070166,Verilog,GCD,2,0,2022-04-04 06:37:39+00:00,[],None
377,https://github.com/luke-mckay/fluffy-octo-umbrella.git,2022-03-20 17:36:04+00:00,cr_cpu65xx,0,luke-mckay/fluffy-octo-umbrella,472054487,Verilog,fluffy-octo-umbrella,28,0,2022-04-14 01:13:20+00:00,[],https://api.github.com/licenses/apache-2.0
378,https://github.com/VigneshKPoojari/Tic-Tac-Toe-using-verilog.git,2022-03-21 14:21:44+00:00,,0,VigneshKPoojari/Tic-Tac-Toe-using-verilog,472371458,Verilog,Tic-Tac-Toe-using-verilog,54,0,2022-03-21 14:42:56+00:00,[],None
379,https://github.com/01fe20bec404/GCD.git,2022-03-25 08:50:39+00:00,GCd,0,01fe20bec404/GCD,473934430,Verilog,GCD,71,0,2022-03-25 08:54:28+00:00,[],None
380,https://github.com/siriusm46/mystic_mpw5.git,2022-03-25 14:35:56+00:00,,0,siriusm46/mystic_mpw5,474044865,,mystic_mpw5,51833,0,2022-04-18 20:53:13+00:00,[],https://api.github.com/licenses/apache-2.0
381,https://github.com/Selina29409/Hardware_Interface.git,2022-03-26 21:55:42+00:00,,0,Selina29409/Hardware_Interface,474475344,Verilog,Hardware_Interface,36,0,2022-03-26 21:56:42+00:00,[],None
382,https://github.com/ANUPBENNI/Tic_tac_toe.git,2022-03-25 19:50:20+00:00,,0,ANUPBENNI/Tic_tac_toe,474145634,Verilog,Tic_tac_toe,155,0,2022-03-25 19:55:03+00:00,[],None
383,https://github.com/Prajwalsn17/Full_Adder.git,2022-03-25 14:01:31+00:00,,0,Prajwalsn17/Full_Adder,474032053,Verilog,Full_Adder,65,0,2022-03-25 14:01:51+00:00,[],None
384,https://github.com/Prajwalsn17/JK_Flip_Flop.git,2022-03-25 14:04:29+00:00,,0,Prajwalsn17/JK_Flip_Flop,474033176,Verilog,JK_Flip_Flop,66,0,2022-03-25 14:05:11+00:00,[],None
385,https://github.com/01fe20bec408/mul_datapath.git,2022-03-26 14:19:24+00:00,,0,01fe20bec408/mul_datapath,474369303,Verilog,mul_datapath,71,0,2022-03-26 14:21:04+00:00,[],None
386,https://github.com/vinayakkp2000/2-to-1-MUX.git,2022-03-26 04:30:24+00:00,,0,vinayakkp2000/2-to-1-MUX,474241339,Verilog,2-to-1-MUX,1,0,2022-03-26 04:33:22+00:00,[],None
387,https://github.com/ninadshenvi/sequence_detector_using_verilog.git,2022-03-25 17:05:50+00:00,,0,ninadshenvi/sequence_detector_using_verilog,474097610,Verilog,sequence_detector_using_verilog,39,0,2022-03-25 17:06:58+00:00,[],None
388,https://github.com/ANUPBENNI/GCD.git,2022-03-25 18:36:34+00:00,,0,ANUPBENNI/GCD,474125562,Verilog,GCD,65,0,2022-03-25 18:43:07+00:00,[],None
389,https://github.com/ninadshenvi/multipication_fsm_using_verilog.git,2022-03-25 17:29:40+00:00,,0,ninadshenvi/multipication_fsm_using_verilog,474105050,Verilog,multipication_fsm_using_verilog,70,0,2022-03-25 17:30:10+00:00,[],None
390,https://github.com/ShoReagan/TRISC.git,2022-03-27 17:39:55+00:00,,0,ShoReagan/TRISC,474712499,Verilog,TRISC,74539,0,2023-01-18 21:56:54+00:00,[],None
391,https://github.com/nevikw39/LogicDesign.git,2022-03-28 15:39:44+00:00,11020EECS101002,0,nevikw39/LogicDesign,475068166,Verilog,LogicDesign,1342,0,2023-01-16 09:59:21+00:00,"['digital-logic', 'digital-logic-design', 'logic-design', 'verilog']",None
392,https://github.com/mbkearton/school-FPGA.git,2022-03-28 03:50:02+00:00,,0,mbkearton/school-FPGA,474836507,Verilog,school-FPGA,65202,0,2022-03-28 03:54:44+00:00,[],None
393,https://github.com/jlebental/Verilog_MIPS_MC_Processor.git,2022-03-10 21:11:57+00:00,A MIPS Multicycle processor written in Verilog,0,jlebental/Verilog_MIPS_MC_Processor,468511979,Verilog,Verilog_MIPS_MC_Processor,24,0,2023-01-28 02:27:57+00:00,[],None
394,https://github.com/hohilwik/processor.git,2022-03-10 08:31:14+00:00,,0,hohilwik/processor,468256947,Verilog,processor,4715,0,2023-03-27 03:13:46+00:00,[],None
395,https://github.com/sturzucosmin/Maze-Wall-Follower-Algorithm.git,2022-03-11 21:47:26+00:00,,0,sturzucosmin/Maze-Wall-Follower-Algorithm,468908699,Verilog,Maze-Wall-Follower-Algorithm,139,0,2022-03-11 21:48:29+00:00,[],None
396,https://github.com/morteza-nouri/ARM-Processor.git,2022-03-11 17:38:33+00:00,Computer Architecture Lab-Spring 1401-University of Tehran,0,morteza-nouri/ARM-Processor,468845316,Verilog,ARM-Processor,52,0,2023-01-01 09:44:44+00:00,[],None
397,https://github.com/AlexandruTurcu12/Baggage-Drop.git,2022-03-14 20:26:51+00:00,,0,AlexandruTurcu12/Baggage-Drop,469893717,Verilog,Baggage-Drop,6,0,2022-03-14 20:26:56+00:00,[],None
398,https://github.com/inabaurora/16-bit-ALU-Test.git,2022-03-15 13:28:55+00:00,Implementation of an FSM to check for manual inputs and hardcoded values to test the output of the ALU.,0,inabaurora/16-bit-ALU-Test,470172103,Verilog,16-bit-ALU-Test,1649,0,2022-03-15 13:50:36+00:00,[],None
399,https://github.com/suwesh/Lock-system-in-verilog.git,2022-03-16 18:02:48+00:00,a lock system with 4 digit pin in verilog,0,suwesh/Lock-system-in-verilog,470697521,Verilog,Lock-system-in-verilog,70,0,2022-03-16 18:09:00+00:00,[],None
400,https://github.com/GitPancaked/NUS-EE2026-AY21-22-S2.git,2022-03-24 01:27:20+00:00,,0,GitPancaked/NUS-EE2026-AY21-22-S2,473415675,Verilog,NUS-EE2026-AY21-22-S2,49482,0,2022-04-05 08:05:19+00:00,[],None
401,https://github.com/jasteve4/ActuatorController.git,2022-03-13 07:28:49+00:00,,0,jasteve4/ActuatorController,469300759,Verilog,ActuatorController,79945,0,2022-03-13 11:44:18+00:00,[],https://api.github.com/licenses/apache-2.0
402,https://github.com/hiiask/rtldesign.git,2022-03-12 13:27:30+00:00,,0,hiiask/rtldesign,469090257,Verilog,rtldesign,105,0,2023-01-17 13:14:26+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/01FE20BEC414/TIC_TAC_TOE.git,2022-03-26 16:01:00+00:00,GAME,0,01FE20BEC414/TIC_TAC_TOE,474396230,Verilog,TIC_TAC_TOE,152,0,2022-03-26 16:05:50+00:00,[],None
404,https://github.com/01FE20BEC414/ASSIGNMENT2.git,2022-03-26 16:09:02+00:00,4 STAGE PIPELINE,0,01FE20BEC414/ASSIGNMENT2,474398486,Verilog,ASSIGNMENT2,139,0,2022-03-26 16:10:47+00:00,[],None
405,https://github.com/charan8095181918/sequence_detector.git,2022-03-20 18:41:36+00:00,,0,charan8095181918/sequence_detector,472070809,Verilog,sequence_detector,1,0,2022-04-04 06:37:37+00:00,[],None
406,https://github.com/charan8095181918/RAM.git,2022-03-20 18:46:16+00:00,,0,charan8095181918/RAM,472071856,Verilog,RAM,1,0,2022-04-04 06:37:32+00:00,[],None
407,https://github.com/santoshmudenur/JK-flipflop-verilog-code-.git,2022-03-20 19:10:41+00:00,Repositoryb contains verilog file for JK flipflop with testbench.,0,santoshmudenur/JK-flipflop-verilog-code-,472077641,Verilog,JK-flipflop-verilog-code-,3,0,2022-03-25 15:10:50+00:00,[],None
408,https://github.com/santoshmudenur/Sequence-detector-verilog-code-.git,2022-03-20 19:21:35+00:00,Repository contains verilog code for sequence detector wth testbench.,0,santoshmudenur/Sequence-detector-verilog-code-,472080152,Verilog,Sequence-detector-verilog-code-,1,0,2022-03-20 19:22:48+00:00,[],None
409,https://github.com/JunhyukBaik/SHA1.git,2022-03-22 07:11:31+00:00,SHA1 C & Verilog code,0,JunhyukBaik/SHA1,472652401,Verilog,SHA1,34,0,2022-03-24 09:38:40+00:00,[],None
410,https://github.com/Ronan-Harkins/CompArch_Lab6.git,2022-03-28 13:54:39+00:00,,0,Ronan-Harkins/CompArch_Lab6,475025156,Verilog,CompArch_Lab6,1,0,2022-03-28 13:55:59+00:00,[],None
411,https://github.com/lospo109/dldp_1.git,2022-03-24 12:06:28+00:00,,0,lospo109/dldp_1,473589065,Verilog,dldp_1,3,0,2022-03-24 12:08:13+00:00,[],None
412,https://github.com/SAMSONMENG/CFG_Extraction.git,2022-03-24 16:26:07+00:00,,0,SAMSONMENG/CFG_Extraction,473685960,Verilog,CFG_Extraction,534,0,2022-03-24 19:16:46+00:00,[],None
413,https://github.com/01fe20bec403/Half-Adder.git,2022-03-24 17:15:21+00:00,,0,01fe20bec403/Half-Adder,473703121,Verilog,Half-Adder,53,0,2022-03-24 17:16:07+00:00,[],None
414,https://github.com/sebasworld/Maze-Solver.git,2022-03-24 17:23:20+00:00,A Verilog synchronous sequential circuit that runs through a 64 x 64 maze and solves it using the Wall Follower algorithm.,0,sebasworld/Maze-Solver,473705886,Verilog,Maze-Solver,3,0,2022-03-24 17:27:42+00:00,[],None
415,https://github.com/thkim2031/32bit_FP_MULT.git,2022-03-23 06:35:43+00:00,32bit floating point multiplier,0,thkim2031/32bit_FP_MULT,473064854,Verilog,32bit_FP_MULT,32,0,2022-03-23 06:41:32+00:00,[],None
416,https://github.com/RyanMPrice/AdvanceDigitalDesign.git,2022-03-24 21:28:02+00:00,,0,RyanMPrice/AdvanceDigitalDesign,473778924,Verilog,AdvanceDigitalDesign,7,0,2022-03-24 21:32:54+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/Hemant2001-hsy/Full_Adder.git,2022-03-20 16:48:58+00:00,Full_Adder verilog code with testbench,0,Hemant2001-hsy/Full_Adder,472042130,Verilog,Full_Adder,65,0,2022-03-20 16:49:27+00:00,[],None
418,https://github.com/Prafful1999/ADDING-TWO-16-BIT-NUMBER-USING-UART-COMMUNICATION-.git,2022-03-20 14:07:36+00:00,,0,Prafful1999/ADDING-TWO-16-BIT-NUMBER-USING-UART-COMMUNICATION-,471998689,Verilog,ADDING-TWO-16-BIT-NUMBER-USING-UART-COMMUNICATION-,1429,0,2022-03-20 14:10:44+00:00,[],None
419,https://github.com/santoshmudenur/Upcounter-verilog-file.git,2022-03-20 19:03:22+00:00,Repository contains verilog code for upcounter with testbench,0,santoshmudenur/Upcounter-verilog-file,472076009,Verilog,Upcounter-verilog-file,69,0,2022-03-25 15:07:30+00:00,[],None
420,https://github.com/yunchenlo/DCT_HLS_Optimization.git,2022-03-27 14:08:54+00:00,,0,yunchenlo/DCT_HLS_Optimization,474656481,Verilog,DCT_HLS_Optimization,6712,0,2022-03-27 14:10:55+00:00,[],None
421,https://github.com/Nalinkumar2002/window_comp_counter_mux_esim_ms.git,2022-03-10 14:32:14+00:00,,0,Nalinkumar2002/window_comp_counter_mux_esim_ms,468379187,Verilog,window_comp_counter_mux_esim_ms,26638,0,2022-03-10 16:45:39+00:00,[],None
422,https://github.com/LawrenceTN/STOPLIGHT-GAME.git,2022-03-10 22:04:34+00:00,,0,LawrenceTN/STOPLIGHT-GAME,468524479,Verilog,STOPLIGHT-GAME,13,0,2022-03-10 22:24:40+00:00,[],None
423,https://github.com/KawshikBanerjee/CSE-3203-Verilog.git,2022-03-17 08:26:29+00:00,,0,KawshikBanerjee/CSE-3203-Verilog,470906974,Verilog,CSE-3203-Verilog,31,0,2022-03-17 08:29:00+00:00,[],None
424,https://github.com/samn-c/ECE241.git,2022-03-18 00:21:42+00:00,ECE241 Digital Systems Verilog Labs,0,samn-c/ECE241,471184148,Verilog,ECE241,2818,0,2022-03-18 00:22:45+00:00,[],None
425,https://github.com/burpcat/VLSID-Lab.git,2022-03-17 04:55:17+00:00,,0,burpcat/VLSID-Lab,470852887,Verilog,VLSID-Lab,7157,0,2022-03-17 06:05:39+00:00,[],None
426,https://github.com/linuxjbl/DE1_Nios.git,2022-03-19 04:54:28+00:00,,0,linuxjbl/DE1_Nios,471595419,Verilog,DE1_Nios,109609,0,2022-03-19 08:59:36+00:00,[],None
427,https://github.com/BartnickiMichal/Frequency-divider-in-Verilog.git,2022-03-19 14:27:05+00:00,It is a simple frequency divider with asynchronous reset,0,BartnickiMichal/Frequency-divider-in-Verilog,471719008,Verilog,Frequency-divider-in-Verilog,1,0,2022-03-19 14:28:19+00:00,[],None
428,https://github.com/sivaramprasanth/Vector_ALU.git,2022-03-19 17:55:28+00:00,This repo contains the vector_alu and it's testbench,0,sivaramprasanth/Vector_ALU,471772530,Verilog,Vector_ALU,7,0,2022-03-19 18:00:54+00:00,[],None
429,https://github.com/pedro-amp/ISL.git,2022-03-19 22:22:48+00:00,,0,pedro-amp/ISL,471825457,,ISL,3,0,2023-08-31 20:38:19+00:00,[],None
430,https://github.com/01fe20bec404/RAM.git,2022-03-25 10:01:26+00:00,MEMORY,0,01fe20bec404/RAM,473956581,Verilog,RAM,58,0,2022-03-25 10:02:28+00:00,[],None
431,https://github.com/JiangJHBoyS/1410932020_20220318.git,2022-03-24 06:23:05+00:00,,0,JiangJHBoyS/1410932020_20220318,473481868,Verilog,1410932020_20220318,2,0,2022-03-24 06:34:21+00:00,[],None
432,https://github.com/alhamdany94/integrated_spekaer.git,2022-03-21 13:51:54+00:00,,0,alhamdany94/integrated_spekaer,472359012,Verilog,integrated_spekaer,6,0,2022-03-21 14:01:35+00:00,[],None
433,https://github.com/zbigos/wrapped_tetris.git,2022-03-21 23:32:56+00:00,,0,zbigos/wrapped_tetris,472547454,Verilog,wrapped_tetris,40036,0,2022-03-21 23:47:02+00:00,[],https://api.github.com/licenses/apache-2.0
434,https://github.com/osmannevfel98/FiniteStateMachine.git,2022-03-21 22:55:18+00:00,"A finite state machine (FSM) module that counts cars passing through a door. A car entering through the door activates two detectors in a row. These detectors are represented by 2 bits. The number of passing cars only increases if and only if the sensors operate as 00 10 11 01 00 respectively. On the contrary, the number of passing cars decreases.",0,osmannevfel98/FiniteStateMachine,472539004,Verilog,FiniteStateMachine,195,0,2022-06-24 13:57:52+00:00,[],None
435,https://github.com/Lan13/CODH.git,2022-03-25 08:45:49+00:00,2022 CODH with source code and report.,0,Lan13/CODH,473932871,Verilog,CODH,81211,0,2022-03-25 08:54:16+00:00,[],None
436,https://github.com/KrishilGandhi/Intelligent-Traffic-light-Controller-using-FSM.git,2022-03-25 09:38:57+00:00,A Verilog HDL Code for an Intelligent Traffic Light Control System ( Using State Machines),0,KrishilGandhi/Intelligent-Traffic-light-Controller-using-FSM,473949323,Verilog,Intelligent-Traffic-light-Controller-using-FSM,9,0,2022-03-25 09:41:56+00:00,[],None
437,https://github.com/01fe20bec404/SEQUENCE_DETECTOR.git,2022-03-25 09:57:15+00:00,,0,01fe20bec404/SEQUENCE_DETECTOR,473955149,Verilog,SEQUENCE_DETECTOR,268,0,2022-03-25 09:57:34+00:00,[],None
438,https://github.com/01fe20bec427/fulladder.git,2022-03-25 10:41:33+00:00,,0,01fe20bec427/fulladder,473969016,Verilog,fulladder,51,0,2022-04-01 07:42:28+00:00,[],None
439,https://github.com/phong2372/FIFO.git,2022-03-16 14:59:36+00:00,Design FIFO 32x8 circuit using Verilog. Design FIFO 8x4 circuit using CMOS.,0,phong2372/FIFO,470631090,Verilog,FIFO,2361,0,2022-03-16 15:09:16+00:00,[],None
440,https://github.com/naiyu0609/Guessing-Number-Game.git,2022-03-11 12:42:53+00:00,VerilogHDL搭配FPGA設計終極密碼,0,naiyu0609/Guessing-Number-Game,468746619,Verilog,Guessing-Number-Game,998,0,2022-03-12 12:44:21+00:00,[],None
441,https://github.com/MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver.git,2022-03-10 11:07:10+00:00,,1,MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver,468307360,Verilog,Design-of-Serializer-with-LVDS-Driver,1713,0,2022-03-10 15:54:38+00:00,[],None
442,https://github.com/visionvlsi/opensta_examples.git,2022-03-10 10:16:45+00:00,,0,visionvlsi/opensta_examples,468291202,Verilog,opensta_examples,2718,0,2022-03-10 10:18:28+00:00,[],None
443,https://github.com/ritikgargg/configurable-fabric.git,2022-03-24 16:21:24+00:00,"Verilog modelling of FPGA to implement an adder,  an encoder and a universal shift register on the same FPGA board.",0,ritikgargg/configurable-fabric,473684356,Verilog,configurable-fabric,2511,0,2022-09-13 19:15:11+00:00,[],None
444,https://github.com/01fe20bec415/full_adder.git,2022-03-24 15:35:59+00:00,,0,01fe20bec415/full_adder,473667432,Verilog,full_adder,49,0,2022-03-24 15:36:36+00:00,[],None
445,https://github.com/Jpz-sdju/riscv24.git,2022-03-25 18:09:59+00:00,"single cycle risc-v cpu,rv64i.It has LCD screen and 8 byte video mem.",0,Jpz-sdju/riscv24,474117709,Verilog,riscv24,220,0,2022-04-26 04:46:59+00:00,[],None
446,https://github.com/01fe20bec403/tic-tac-toe.git,2022-03-27 08:02:51+00:00,,0,01fe20bec403/tic-tac-toe,474572859,Verilog,tic-tac-toe,78,0,2022-03-27 08:04:32+00:00,[],None
447,https://github.com/shubhi704/Mano-Machine.git,2022-03-27 08:03:03+00:00,I designed simple features of a mano machine given in Morris Mano book.,0,shubhi704/Mano-Machine,474572907,Verilog,Mano-Machine,7,0,2022-03-27 08:07:05+00:00,[],None
448,https://github.com/21madanputlekar/Tic_Tac_Toe.git,2022-03-27 06:30:43+00:00,,0,21madanputlekar/Tic_Tac_Toe,474554835,Verilog,Tic_Tac_Toe,257,0,2022-04-04 11:20:42+00:00,[],None
449,https://github.com/01fe20bec415/tik_tac_toe_game.git,2022-03-26 16:35:42+00:00,,0,01fe20bec415/tik_tac_toe_game,474405506,Verilog,tik_tac_toe_game,72,0,2022-03-26 16:37:16+00:00,[],None
450,https://github.com/01fe20bec426/tic_tac_toe.git,2022-03-28 13:29:31+00:00,,0,01fe20bec426/tic_tac_toe,475014948,Verilog,tic_tac_toe,3,0,2022-03-28 13:32:50+00:00,[],None
451,https://github.com/bodhiswattwa/8-Bit-Microprocessor.git,2022-03-28 18:11:13+00:00,CSE 490 Project 1,0,bodhiswattwa/8-Bit-Microprocessor,475123715,Verilog,8-Bit-Microprocessor,2872,0,2022-05-17 17:35:27+00:00,[],None
452,https://github.com/uf123/1410932015.git,2022-03-25 13:22:38+00:00,,0,uf123/1410932015,474018263,Verilog,1410932015,4,0,2022-03-25 13:23:02+00:00,[],None
453,https://github.com/Prajwalsn17/2-1_MUX.git,2022-03-25 13:45:04+00:00,,0,Prajwalsn17/2-1_MUX,474026019,Verilog,2-1_MUX,1,0,2022-03-25 13:45:33+00:00,[],None
454,https://github.com/Prajwalsn17/Half_Adder.git,2022-03-25 14:08:31+00:00,,0,Prajwalsn17/Half_Adder,474034701,Verilog,Half_Adder,64,0,2022-03-25 14:08:59+00:00,[],None
455,https://github.com/ninadshenvi/parking_system_using_verilog.git,2022-03-25 16:37:26+00:00,,0,ninadshenvi/parking_system_using_verilog,474088162,Verilog,parking_system_using_verilog,48,0,2022-03-25 16:59:39+00:00,[],None
456,https://github.com/vinayakkp2000/Full-Adder.git,2022-03-25 16:39:31+00:00,,0,vinayakkp2000/Full-Adder,474088820,Verilog,Full-Adder,1,0,2022-03-25 16:40:15+00:00,[],None
457,https://github.com/NabilYasser/MIPS.git,2022-03-28 17:04:23+00:00,,0,NabilYasser/MIPS,475099931,Verilog,MIPS,8,0,2022-08-20 11:57:17+00:00,[],None
458,https://github.com/RaviFrenustech/DE-Basic-Verilog-Code.git,2022-03-23 03:04:47+00:00,,0,RaviFrenustech/DE-Basic-Verilog-Code,473018003,Verilog,DE-Basic-Verilog-Code,63,0,2022-03-23 03:16:09+00:00,[],None
459,https://github.com/mariamaliezzat/Linear-Feedback-Shift-Register.git,2022-03-22 07:26:16+00:00,,0,mariamaliezzat/Linear-Feedback-Shift-Register,472656634,Verilog,Linear-Feedback-Shift-Register,41,0,2022-03-22 07:27:19+00:00,[],None
460,https://github.com/alan9137/lecture_HW1.git,2022-03-27 19:14:06+00:00,,0,alan9137/lecture_HW1,474735088,Verilog,lecture_HW1,3,0,2022-04-11 03:53:47+00:00,[],None
461,https://github.com/s1410932049/HW1.git,2022-03-24 05:24:11+00:00,,0,s1410932049/HW1,473467952,Verilog,HW1,6,0,2022-04-22 08:34:12+00:00,[],None
462,https://github.com/Hemant2001-hsy/Decoder.git,2022-03-20 16:50:03+00:00,Decoder verilog code with testbench,0,Hemant2001-hsy/Decoder,472042407,Verilog,Decoder,64,0,2022-03-20 16:50:26+00:00,[],None
463,https://github.com/Sammati-07/ADLD.git,2022-03-20 16:08:45+00:00,,0,Sammati-07/ADLD,472031672,Verilog,ADLD,177,0,2022-03-20 16:27:53+00:00,[],None
464,https://github.com/Kaveesha-98/CSD_Processor.git,2022-03-20 12:12:41+00:00,Semester 5 CSD project,0,Kaveesha-98/CSD_Processor,471969433,Verilog,CSD_Processor,943,0,2023-06-08 16:20:15+00:00,[],None
465,https://github.com/aanujdu/caravel_user_project.git,2022-03-20 14:40:50+00:00,Caravel trials as part of Z2A course.,0,aanujdu/caravel_user_project,472007943,Verilog,caravel_user_project,86795,0,2022-03-20 15:34:45+00:00,[],https://api.github.com/licenses/apache-2.0
466,https://github.com/abob208/IC_Contest.git,2022-03-20 06:23:33+00:00,,0,abob208/IC_Contest,471897146,Verilog,IC_Contest,1969,0,2022-03-20 06:24:48+00:00,[],None
467,https://github.com/charan8095181918/Wending-Machine.git,2022-03-20 18:43:59+00:00,,0,charan8095181918/Wending-Machine,472071352,Verilog,Wending-Machine,1,0,2022-04-04 06:37:34+00:00,[],None
468,https://github.com/Falcons0214/risc-v-implement.git,2022-03-14 08:59:49+00:00,,0,Falcons0214/risc-v-implement,469653418,Verilog,risc-v-implement,87,0,2022-03-14 09:04:24+00:00,[],None
469,https://github.com/AhmedYounes22/DigitalSystem.git,2022-03-19 14:43:05+00:00,,0,AhmedYounes22/DigitalSystem,471723124,Verilog,DigitalSystem,695,0,2022-03-19 15:24:01+00:00,[],None
470,https://github.com/alex0652/HW1.git,2022-03-19 14:30:27+00:00,,0,alex0652/HW1,471719831,Verilog,HW1,3,0,2022-04-10 06:50:30+00:00,[],None
471,https://github.com/ashrafjfr/FPGA-Sound-Display-and-Games.git,2022-03-21 09:12:18+00:00,,0,ashrafjfr/FPGA-Sound-Display-and-Games,472262388,Verilog,FPGA-Sound-Display-and-Games,36835,0,2022-03-21 09:15:24+00:00,[],None
472,https://github.com/Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC.git,2022-03-10 17:41:27+00:00,,0,Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC,468449555,Verilog,Mixed-Signal-Design-of-3-bit-Flash-Type-ADC,253,0,2022-09-30 07:43:54+00:00,[],None
473,https://github.com/UncleZhang13/HDLbits_Answer.git,2022-03-12 03:14:41+00:00,,0,UncleZhang13/HDLbits_Answer,468966015,Verilog,HDLbits_Answer,43,0,2022-03-12 03:15:16+00:00,[],None
474,https://github.com/6Kotnk/caravel_example.git,2022-03-11 23:33:38+00:00,,0,6Kotnk/caravel_example,468929885,Verilog,caravel_example,66290,0,2022-03-22 05:09:35+00:00,[],https://api.github.com/licenses/apache-2.0
475,https://github.com/ugur-er/Mips-Processor.git,2022-03-11 20:47:13+00:00,,0,ugur-er/Mips-Processor,468895307,Verilog,Mips-Processor,178,0,2022-03-11 20:48:23+00:00,[],None
476,https://github.com/Ayman-Helal/Some-verilog-modules.git,2022-03-17 22:50:37+00:00,,0,Ayman-Helal/Some-verilog-modules,471166471,Verilog,Some-verilog-modules,2,0,2022-03-17 22:52:49+00:00,[],None
477,https://github.com/madalinnaionica/Maze.git,2022-03-11 10:38:38+00:00,"A synchronous sequential circuit in Verilog that traverses a 64 × 64 size maze. Initially, each point in the maze can be described by states marked with 0 and 1, respectively. The corridor of the maze is described by the points marked with 0, and the walls of the maze are marked with 1. The rule of the maze is given by the Wall Follower algorithm with the tracking of the right wall.",0,madalinnaionica/Maze,468708921,Verilog,Maze,485,0,2022-03-11 10:43:25+00:00,[],None
478,https://github.com/Nikhil-2398/Data.git,2022-03-22 17:11:55+00:00,,0,Nikhil-2398/Data,472861731,Verilog,Data,8,0,2022-08-07 17:11:58+00:00,[],None
479,https://github.com/VigneshKPoojari/multiplication_fsm-using-verilog.git,2022-03-21 15:08:11+00:00,,0,VigneshKPoojari/multiplication_fsm-using-verilog,472390130,Verilog,multiplication_fsm-using-verilog,25,0,2022-03-21 15:10:02+00:00,[],None
480,https://github.com/hemakongi/01FE19BEC251.git,2022-03-21 17:56:46+00:00,ADLD_2023 Basic Implementations.,1,hemakongi/01FE19BEC251,472452252,Verilog,01FE19BEC251,8755,0,2022-04-04 19:22:48+00:00,[],None
481,https://github.com/Raspberry-NQ/human-8bit-CPU.git,2022-03-22 02:24:46+00:00,This is a HW in my school,0,Raspberry-NQ/human-8bit-CPU,472586361,Verilog,human-8bit-CPU,369,0,2022-03-25 06:19:41+00:00,[],https://api.github.com/licenses/mit
482,https://github.com/jiangaihui75/sobel.git,2022-03-11 13:39:27+00:00,,0,jiangaihui75/sobel,468764820,Verilog,sobel,8,0,2022-03-11 13:46:23+00:00,[],None
483,https://github.com/JinRhim/Verilog.git,2022-03-27 18:52:28+00:00,Basic Verilog Tutorial,0,JinRhim/Verilog,474730065,Verilog,Verilog,18209,0,2022-04-14 20:54:56+00:00,[],None
484,https://github.com/santoshmudenur/Full-adder-verilog-code-.git,2022-03-20 18:07:32+00:00,Repository contains verilog code for full adder including test bench.,0,santoshmudenur/Full-adder-verilog-code-,472062599,Verilog,Full-adder-verilog-code-,68,0,2022-03-25 15:00:37+00:00,[],None
485,https://github.com/01FE20BEC414/Multiplication.git,2022-03-21 18:14:27+00:00,Using repeated addition,0,01FE20BEC414/Multiplication,472458358,Verilog,Multiplication,20,0,2022-03-21 18:16:02+00:00,[],None
486,https://github.com/Shehab-Naga/AES-128.git,2022-03-21 21:17:04+00:00,RTL implementation of the AES algorithm with 128-bit key using Verilog.,0,Shehab-Naga/AES-128,472515530,Verilog,AES-128,399,0,2022-03-21 23:20:13+00:00,[],None
487,https://github.com/zbigos/caravel_tetris_on_silicon.git,2022-03-21 21:20:44+00:00,,0,zbigos/caravel_tetris_on_silicon,472516467,Verilog,caravel_tetris_on_silicon,4340,0,2022-03-21 21:20:57+00:00,[],https://api.github.com/licenses/apache-2.0
488,https://github.com/Prajwalsn17/Multiplication_usingP_Datapath_and_Controller_Unit.git,2022-03-25 13:55:14+00:00,,0,Prajwalsn17/Multiplication_usingP_Datapath_and_Controller_Unit,474029648,Verilog,Multiplication_usingP_Datapath_and_Controller_Unit,72,0,2022-03-25 13:55:57+00:00,[],None
489,https://github.com/anyagessesse/GCTTT.git,2022-03-22 22:07:42+00:00,,0,anyagessesse/GCTTT,472952679,Verilog,GCTTT,105357,0,2022-04-26 23:40:29+00:00,[],None
490,https://github.com/reedas/vgaSprite.git,2022-03-23 10:54:43+00:00,vga experiments,1,reedas/vgaSprite,473147135,Verilog,vgaSprite,42368,0,2022-03-23 10:55:15+00:00,[],None
491,https://github.com/iangohy/drunkin_donut.git,2022-03-23 16:00:58+00:00,,1,iangohy/drunkin_donut,473260712,Verilog,drunkin_donut,55935,0,2022-04-19 18:03:02+00:00,[],None
492,https://github.com/01FE20BEC420/ripple_adder.git,2022-03-22 14:56:34+00:00,,0,01FE20BEC420/ripple_adder,472816107,Verilog,ripple_adder,28,0,2022-03-22 14:57:30+00:00,[],None
493,https://github.com/01FE20BEC420/Ram.git,2022-03-22 14:53:36+00:00,,0,01FE20BEC420/Ram,472814842,Verilog,Ram,18,0,2022-04-05 06:44:01+00:00,[],None
494,https://github.com/alift99/LightsOutGame.git,2022-03-20 02:34:05+00:00,,1,alift99/LightsOutGame,471860706,Verilog,LightsOutGame,19885,0,2022-03-21 07:49:42+00:00,[],None
495,https://github.com/VigneshKPoojari/parking-system-using-verilog.git,2022-03-21 11:27:23+00:00,,0,VigneshKPoojari/parking-system-using-verilog,472307201,Verilog,parking-system-using-verilog,39,0,2022-03-21 11:29:34+00:00,[],None
496,https://github.com/GyaFigaro/RISCV_CPU.git,2022-03-21 15:39:01+00:00,,2,GyaFigaro/RISCV_CPU,472402346,Verilog,RISCV_CPU,1684,0,2022-03-21 15:47:15+00:00,[],None
497,https://github.com/01fe19bec085/assignment.git,2022-03-20 13:06:13+00:00,codes,0,01fe19bec085/assignment,471982585,Verilog,assignment,46,0,2022-03-20 13:54:40+00:00,[],None
498,https://github.com/vanilyaliyogurt/raster_engine_mpw5.git,2022-03-21 05:20:56+00:00,,0,vanilyaliyogurt/raster_engine_mpw5,472196771,Verilog,raster_engine_mpw5,346803,0,2022-03-21 05:24:27+00:00,[],https://api.github.com/licenses/apache-2.0
499,https://github.com/G1Y2Z3/HW1.git,2022-03-21 06:06:20+00:00,,0,G1Y2Z3/HW1,472207365,Verilog,HW1,3,0,2022-03-21 06:10:42+00:00,[],None
500,https://github.com/dac70r/EE2026-Digital_Design.git,2022-03-24 03:15:15+00:00,,0,dac70r/EE2026-Digital_Design,473440509,Verilog,EE2026-Digital_Design,2518,0,2022-04-04 18:06:13+00:00,[],None
501,https://github.com/PedroAntunes178/iob-cva6.git,2022-03-24 02:38:19+00:00,IOb-SoC wrapper for the cva6 Linux capable CPU,0,PedroAntunes178/iob-cva6,473432014,Verilog,iob-cva6,2,0,2022-03-24 02:40:24+00:00,[],None
502,https://github.com/santoshmudenur/Full-subtractor-verilog-code.git,2022-03-25 15:04:45+00:00,This repository contains verilog code for 'Full subtractor' along with testbench.,0,santoshmudenur/Full-subtractor-verilog-code,474055762,Verilog,Full-subtractor-verilog-code,67,0,2022-03-25 15:05:12+00:00,[],None
503,https://github.com/01fe20bec413/ASS_1.git,2022-03-25 10:20:16+00:00,,0,01fe20bec413/ASS_1,473962543,Verilog,ASS_1,333,0,2022-03-25 10:21:00+00:00,[],None
504,https://github.com/01fe20bec426/full_adder.git,2022-03-25 10:53:51+00:00,,0,01fe20bec426/full_adder,473972702,Verilog,full_adder,42,0,2022-03-25 10:56:07+00:00,[],None
505,https://github.com/Bao1012/bao.git,2022-03-25 12:23:50+00:00,,0,Bao1012/bao,473999250,Verilog,bao,5,0,2022-03-25 12:25:25+00:00,[],None
506,https://github.com/frank355325/sdfg.git,2022-03-25 11:40:31+00:00,,0,frank355325/sdfg,473986408,Verilog,sdfg,1,0,2022-03-25 11:41:13+00:00,[],None
507,https://github.com/01fe20bec408/FULLADDER.git,2022-03-25 11:49:28+00:00,,0,01fe20bec408/FULLADDER,473988887,Verilog,FULLADDER,52,0,2022-03-25 11:50:20+00:00,[],None
508,https://github.com/01FE20BEC420/Pipeline.git,2022-03-22 14:39:43+00:00,,0,01FE20BEC420/Pipeline,472809191,Verilog,Pipeline,55,0,2022-04-05 06:34:43+00:00,[],None
509,https://github.com/Romanchukk/I2Clcd2004A.git,2022-03-22 19:45:42+00:00,Demonstarion of i2clcd module comunication.,0,Romanchukk/I2Clcd2004A,472914405,Verilog,I2Clcd2004A,3,0,2022-03-22 19:51:42+00:00,[],None
510,https://github.com/zchwsk/asyn_fifo.git,2022-03-26 13:27:47+00:00,异步FIFO(asyn_fifo)的Verilog实现。,0,zchwsk/asyn_fifo,474355750,Verilog,asyn_fifo,8,0,2022-04-02 06:40:02+00:00,[],None
511,https://github.com/andrewgirgis18/DMA-Module.git,2022-03-25 23:22:13+00:00,,0,andrewgirgis18/DMA-Module,474190618,Verilog,DMA-Module,2,0,2022-03-25 23:22:46+00:00,[],None
512,https://github.com/Hemant2001-hsy/Ripple_adder.git,2022-03-20 16:44:26+00:00,Ripple adder verilog code with testbench,0,Hemant2001-hsy/Ripple_adder,472041001,Verilog,Ripple_adder,65,0,2022-03-20 16:45:04+00:00,[],None
513,https://github.com/santoshmudenur/RAM-verilog-code.git,2022-03-20 19:24:45+00:00,Repository contains verilog code for RAM with testbench.,0,santoshmudenur/RAM-verilog-code,472080842,Verilog,RAM-verilog-code,1,0,2022-03-20 19:25:19+00:00,[],None
514,https://github.com/themaxermister/16-bit-alu.git,2022-03-15 18:17:47+00:00,,0,themaxermister/16-bit-alu,470281449,Verilog,16-bit-alu,23,0,2022-03-15 18:30:22+00:00,[],None
515,https://github.com/Chengwu0203/ICDC_CONV.git,2022-03-15 15:04:53+00:00,,0,Chengwu0203/ICDC_CONV,470211445,Verilog,ICDC_CONV,1198,0,2022-03-15 15:07:55+00:00,[],None
516,https://github.com/Naderatef10/MIPS.git,2022-03-14 21:40:28+00:00,,0,Naderatef10/MIPS,469913341,Verilog,MIPS,138,0,2022-03-14 21:40:34+00:00,[],None
517,https://github.com/SaadiaNaaz/4---bit-comparator-with-MUX.git,2022-03-10 10:49:41+00:00,,0,SaadiaNaaz/4---bit-comparator-with-MUX,468301726,Verilog,4---bit-comparator-with-MUX,1,0,2022-03-10 10:51:08+00:00,[],None
518,https://github.com/SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine.git,2022-03-10 22:31:36+00:00,,0,SKrishnaPrasad-10/Floating-Point-Multiply-Accumulate-for-AI-Engine,468530691,Verilog,Floating-Point-Multiply-Accumulate-for-AI-Engine,7,0,2022-04-07 06:23:46+00:00,[],None
519,https://github.com/andars/4ft4.git,2022-03-16 09:18:43+00:00,,0,andars/4ft4,470510190,Verilog,4ft4,117,0,2022-03-20 19:56:30+00:00,[],https://api.github.com/licenses/mit
520,https://github.com/J0J000/Computer-Architecture.git,2022-03-10 07:46:28+00:00,Verilog实现CPU指令序列,0,J0J000/Computer-Architecture,468243196,Verilog,Computer-Architecture,5039,0,2022-03-10 08:53:32+00:00,[],None
521,https://github.com/mkelser/CS-552-Unpipelined-Microprocessor-Project.git,2022-03-17 00:42:44+00:00,A design of an unpipelined microprocessor for CS 552 at UW Madison.,0,mkelser/CS-552-Unpipelined-Microprocessor-Project,470797853,Verilog,CS-552-Unpipelined-Microprocessor-Project,180,0,2022-03-17 00:53:57+00:00,[],None
522,https://github.com/rphly/wordle.git,2022-03-28 08:20:35+00:00,,2,rphly/wordle,474909435,Verilog,wordle,154751,0,2022-04-18 13:34:54+00:00,[],None
523,https://github.com/guanwei-wu/Computer-Architecture.git,2022-03-28 05:54:30+00:00,計算機結構,0,guanwei-wu/Computer-Architecture,474864456,Verilog,Computer-Architecture,534,0,2022-03-28 05:57:05+00:00,[],None
524,https://github.com/naiyu0609/CPU.git,2022-03-11 12:52:06+00:00,NTUST Computer Architecture,0,naiyu0609/CPU,468749453,Verilog,CPU,6326,0,2022-03-11 12:52:33+00:00,[],None
525,https://github.com/visionvlsi/openstaLab.git,2022-03-12 16:25:38+00:00,,0,visionvlsi/openstaLab,469136708,Verilog,openstaLab,2816,0,2022-03-12 16:25:44+00:00,[],None
526,https://github.com/WalterFrancis/ARM-AMBA-design.git,2022-03-13 11:02:22+00:00,,0,WalterFrancis/ARM-AMBA-design,469345197,Verilog,ARM-AMBA-design,591,0,2022-03-13 11:02:52+00:00,[],None
527,https://github.com/wedogg/1D_ML_Accelerator.git,2022-03-13 17:27:22+00:00,Dual Core Machine Learning Accelerator,0,wedogg/1D_ML_Accelerator,469443430,Verilog,1D_ML_Accelerator,48284,0,2022-11-24 02:55:27+00:00,[],None
528,https://github.com/kasirgalabs/mpw-5c-C0.git,2022-03-14 09:44:28+00:00,,0,kasirgalabs/mpw-5c-C0,469669161,Verilog,mpw-5c-C0,305905,0,2022-03-16 16:33:01+00:00,[],https://api.github.com/licenses/apache-2.0
529,https://github.com/penguin-yeh/Digital-Design.git,2022-03-14 14:12:38+00:00,,0,penguin-yeh/Digital-Design,469762852,Verilog,Digital-Design,7030,0,2022-08-28 13:35:42+00:00,[],None
530,https://github.com/Janavind/My_alu_xor.git,2022-03-14 14:43:08+00:00,,0,Janavind/My_alu_xor,469775158,Verilog,My_alu_xor,62544,0,2022-03-14 15:06:56+00:00,[],https://api.github.com/licenses/apache-2.0
531,https://github.com/01fe20bec415/multiplication.git,2022-03-24 15:26:44+00:00,,0,01fe20bec415/multiplication,473664069,Verilog,multiplication,68,0,2022-03-24 15:27:17+00:00,[],None
532,https://github.com/bman12three4/super6502.git,2022-03-14 05:07:46+00:00,This is a mirror of my personal gitlab project.,0,bman12three4/super6502,469588369,Verilog,super6502,5442,0,2022-12-23 05:30:51+00:00,[],https://api.github.com/licenses/gpl-3.0
533,https://github.com/Djock0818/Lab5_RAM.git,2022-03-23 03:19:25+00:00,,0,Djock0818/Lab5_RAM,473021286,Verilog,Lab5_RAM,4,0,2022-03-23 03:22:36+00:00,[],None
534,https://github.com/6Kotnk/async_fib.git,2022-03-22 01:37:40+00:00,,0,6Kotnk/async_fib,472574504,Verilog,async_fib,60219,0,2022-03-22 01:39:43+00:00,[],https://api.github.com/licenses/apache-2.0
535,https://github.com/0907yF/yFish0907.git,2022-03-24 15:14:40+00:00,,0,0907yF/yFish0907,473659333,Verilog,yFish0907,7,0,2022-03-24 15:28:14+00:00,[],None
536,https://github.com/Abdulwadoodd/pcie-crd.git,2022-03-24 18:51:51+00:00,State Machine of Current Running Disparity calculator for PCI express physical layer,1,Abdulwadoodd/pcie-crd,473734905,Verilog,pcie-crd,58,0,2023-08-03 10:28:42+00:00,[],None
537,https://github.com/Mr-Moore/decoder3_8.git,2022-03-24 18:12:19+00:00,,0,Mr-Moore/decoder3_8,473722097,Verilog,decoder3_8,4,0,2022-03-24 18:13:14+00:00,[],None
538,https://github.com/01fe20bec404/RIPPLE_ADDER.git,2022-03-25 10:03:34+00:00,,0,01fe20bec404/RIPPLE_ADDER,473957221,Verilog,RIPPLE_ADDER,312,0,2022-03-25 10:03:59+00:00,[],None
539,https://github.com/imajiayu/MIPS-31.git,2022-03-25 10:45:57+00:00,Single cycle and static pipeline based on verilog,0,imajiayu/MIPS-31,473970298,Verilog,MIPS-31,160,0,2022-03-25 10:48:07+00:00,[],None
540,https://github.com/ninadshenvi/RAM.git,2022-03-25 17:40:32+00:00,,0,ninadshenvi/RAM,474108565,Verilog,RAM,65,0,2022-03-25 17:41:00+00:00,[],None
541,https://github.com/SaiVardhan3/Ripple_Counter.git,2022-03-25 17:32:13+00:00,,0,SaiVardhan3/Ripple_Counter,474105841,Verilog,Ripple_Counter,61,0,2022-03-25 17:33:15+00:00,[],None
542,https://github.com/01fe20bec426/sequence_detector.git,2022-03-25 11:32:39+00:00,,0,01fe20bec426/sequence_detector,473984136,Verilog,sequence_detector,244,0,2022-03-25 11:34:01+00:00,[],None
543,https://github.com/ANUPBENNI/PIPELINE.git,2022-03-25 20:04:36+00:00,,0,ANUPBENNI/PIPELINE,474149233,Verilog,PIPELINE,267,0,2022-03-25 20:05:19+00:00,[],None
544,https://github.com/xxxbano/template_verilator.git,2022-03-15 18:38:32+00:00,Template collection. For using Verilator and SambiYosys,0,xxxbano/template_verilator,470288120,Verilog,template_verilator,71,0,2022-03-15 19:36:38+00:00,[],None
545,https://github.com/gaurav-madkaikar/KGP-RISC.git,2022-03-15 18:15:55+00:00,Design and implementation of a 32-bit RISC processor based on a given Instruction Set Architecture.,0,gaurav-madkaikar/KGP-RISC,470280855,Verilog,KGP-RISC,6723,0,2023-10-30 15:49:37+00:00,[],None
546,https://github.com/Korin777/IC-Contest.git,2022-03-23 12:19:09+00:00,,0,Korin777/IC-Contest,473175016,Verilog,IC-Contest,4073,0,2022-04-11 13:21:43+00:00,[],None
547,https://github.com/01fe20bec404/TIC_TAC_TOE.git,2022-03-26 16:23:02+00:00,,0,01fe20bec404/TIC_TAC_TOE,474402132,Verilog,TIC_TAC_TOE,79,0,2022-03-26 16:25:46+00:00,[],None
548,https://github.com/Sumith-Dandgall/TIC_TAC_TOE.git,2022-03-26 16:42:57+00:00,,0,Sumith-Dandgall/TIC_TAC_TOE,474407267,Verilog,TIC_TAC_TOE,73,0,2022-03-26 16:44:11+00:00,[],None
549,https://github.com/zuble/PSD-21-22.git,2022-03-28 13:35:25+00:00,FEUP--21/21--Processamento Sistemas Digitais,0,zuble/PSD-21-22,475017292,Verilog,PSD-21-22,98873,0,2022-03-28 14:17:04+00:00,[],None
550,https://github.com/Hemant2001-hsy/Multiplication-using-datapath-and-controller-unit.git,2022-03-20 17:07:28+00:00,Multiplication using datapath and  controller unit verilog code with testbench,0,Hemant2001-hsy/Multiplication-using-datapath-and-controller-unit,472047006,Verilog,Multiplication-using-datapath-and-controller-unit,72,0,2022-03-20 17:08:21+00:00,[],None
551,https://github.com/tushal-modi/CRC.git,2022-03-20 10:59:05+00:00,A CRC (Cyclic Redundancy Check) is a popular error detecting code computed through binary polynomial division.,0,tushal-modi/CRC,471952537,Verilog,CRC,1,0,2022-03-20 11:30:45+00:00,[],None
552,https://github.com/chenxinyu12/valid-ready-.git,2022-03-17 12:42:24+00:00,valid/ready握手协议,0,chenxinyu12/valid-ready-,470989891,Verilog,valid-ready-,121,0,2022-03-17 12:48:17+00:00,[],None
553,https://github.com/jewelben/Y86-64-Processor.git,2022-03-24 04:56:16+00:00,,0,jewelben/Y86-64-Processor,473462155,Verilog,Y86-64-Processor,856,0,2022-07-05 22:26:45+00:00,[],None
554,https://github.com/frankie55688/dldp.git,2022-03-24 15:55:18+00:00,,0,frankie55688/dldp,473674716,Verilog,dldp,3,0,2022-03-24 15:56:13+00:00,[],None
555,https://github.com/sycamoretre/HDLBits.git,2022-03-18 15:57:46+00:00,record the answers,0,sycamoretre/HDLBits,471430491,Verilog,HDLBits,48,0,2022-03-18 16:00:10+00:00,[],None
556,https://github.com/JDuchniewicz/de0-nano-soc-starter.git,2022-03-19 10:54:06+00:00,"Starter project for Embedded Linux and FPGA development with De0-Nano-SoC, with up-to-date submodules.",0,JDuchniewicz/de0-nano-soc-starter,471667566,Verilog,de0-nano-soc-starter,35505,0,2022-03-19 10:54:49+00:00,[],None
557,https://github.com/Hemant2001-hsy/JK_Flipflop.git,2022-03-20 16:46:28+00:00,JK_Flipflop verilog code with testbench,0,Hemant2001-hsy/JK_Flipflop,472041530,Verilog,JK_Flipflop,66,0,2022-03-20 16:46:57+00:00,[],None
558,https://github.com/Sumith-Dandgall/SEQUENCE_DETECTOR.git,2022-03-22 10:03:39+00:00,,0,Sumith-Dandgall/SEQUENCE_DETECTOR,472707811,Verilog,SEQUENCE_DETECTOR,71,0,2022-03-22 10:05:37+00:00,[],None
559,https://github.com/Yichuan-Cheng/single_cpu.git,2022-03-28 03:41:55+00:00,,0,Yichuan-Cheng/single_cpu,474834749,Verilog,single_cpu,11,0,2022-03-31 10:52:54+00:00,[],None
560,https://github.com/kazkojima/db-workspace-for-kintex7.git,2022-03-28 08:09:19+00:00,workspace for prjxray DB for kintex7,1,kazkojima/db-workspace-for-kintex7,474905551,Verilog,db-workspace-for-kintex7,7434,0,2023-07-25 14:55:52+00:00,[],None
561,https://github.com/johnnyjwaity/FPGA_Gameboy.git,2022-03-28 09:50:55+00:00,ECE 385 Final Project. Gameboy Emulator to run on FPGA,0,johnnyjwaity/FPGA_Gameboy,474940311,Verilog,FPGA_Gameboy,21744,0,2022-03-28 09:56:47+00:00,[],None
562,https://github.com/zbigos/wrapped-vgademo-on-fpga.git,2022-03-19 15:39:45+00:00,,0,zbigos/wrapped-vgademo-on-fpga,471738399,Verilog,wrapped-vgademo-on-fpga,77016,0,2022-03-19 15:39:50+00:00,[],https://api.github.com/licenses/apache-2.0
563,https://github.com/atcharpentie/AES_Project.git,2022-03-19 14:32:28+00:00,,0,atcharpentie/AES_Project,471720325,Verilog,AES_Project,186,0,2022-03-19 14:42:49+00:00,[],None
564,https://github.com/21madanputlekar/RAM_3.git,2022-03-27 06:34:53+00:00,,0,21madanputlekar/RAM_3,474555597,Verilog,RAM_3,195,0,2022-04-04 10:30:15+00:00,[],None
565,https://github.com/AbhishekSawkar1/GCDFsm-verilog-.git,2022-03-27 07:29:04+00:00,,0,AbhishekSawkar1/GCDFsm-verilog-,474566204,Verilog,GCDFsm-verilog-,19,0,2022-04-04 16:18:36+00:00,[],None
566,https://github.com/songsm921/Architecture.git,2022-03-11 14:51:51+00:00,2022 POSTECH Computer Architecture,0,songsm921/Architecture,468790424,Verilog,Architecture,6278,0,2023-03-14 05:37:03+00:00,[],None
567,https://github.com/hitagi64/VerilogRiscVCore.git,2022-03-12 00:44:43+00:00,,0,hitagi64/VerilogRiscVCore,468941539,Verilog,VerilogRiscVCore,7,0,2022-12-25 23:59:02+00:00,[],None
568,https://github.com/alvarogd16/maquina-rudimentaria.git,2022-03-12 12:00:29+00:00,A Verilog description of the Maquina Rudimentaria ⚙️🖥️,0,alvarogd16/maquina-rudimentaria,469069892,Verilog,maquina-rudimentaria,25,0,2022-03-12 12:05:16+00:00,[],None
569,https://github.com/DevPrakash2002/Win-Predictor.git,2022-03-12 09:24:24+00:00,,0,DevPrakash2002/Win-Predictor,469036373,Verilog,Win-Predictor,2,0,2022-12-10 13:44:37+00:00,[],None
570,https://github.com/Ever-glow/Inflearn_VerilogHDL.git,2022-03-16 13:12:42+00:00,,0,Ever-glow/Inflearn_VerilogHDL,470589238,Verilog,Inflearn_VerilogHDL,49,0,2022-03-16 13:29:24+00:00,[],
571,https://github.com/gdpande97/ece260b_dummy.git,2022-03-16 10:07:36+00:00,,0,gdpande97/ece260b_dummy,470527209,Verilog,ece260b_dummy,610,0,2022-03-16 10:09:10+00:00,[],None
572,https://github.com/bhargav1236/picorv32-sv-testbench.git,2022-03-10 13:56:20+00:00,Functional Verification of PICORV32 processor ISA,0,bhargav1236/picorv32-sv-testbench,468364401,Verilog,picorv32-sv-testbench,26,0,2022-03-10 14:02:57+00:00,[],None
573,https://github.com/brandenap1/BitMap-Image-Processor.git,2022-03-16 15:58:18+00:00,"Designed a processor that reads data from bitmap image in C with MSP430FR2355 microcontroller and sends bitmap data to be decoded with Verilog on Basys3 FPGA board (Communication protocols used : UART, SPI)",0,brandenap1/BitMap-Image-Processor,470653291,Verilog,BitMap-Image-Processor,10,0,2022-03-16 16:02:19+00:00,[],None
574,https://github.com/AnuarZhanat/Lab3_CuteProcessor.git,2022-03-13 04:35:17+00:00,,0,AnuarZhanat/Lab3_CuteProcessor,469270516,Verilog,Lab3_CuteProcessor,159,0,2022-03-13 04:56:52+00:00,[],None
575,https://github.com/Mustafa-RS/Matrix-SDK.git,2022-03-27 10:51:20+00:00,,0,Mustafa-RS/Matrix-SDK,474609252,,Matrix-SDK,103150,0,2024-01-19 05:27:20+00:00,[],None
576,https://github.com/beiming0110/practice.git,2022-03-10 16:13:44+00:00,,0,beiming0110/practice,468418424,Verilog,practice,1,0,2022-08-21 15:13:05+00:00,[],None
577,https://github.com/naiyu0609/32bit-ALU.git,2022-03-11 12:49:24+00:00,NTUST Computer Architecture,0,naiyu0609/32bit-ALU,468748581,Verilog,32bit-ALU,4834,0,2022-03-11 12:50:02+00:00,[],None
578,https://github.com/RVVeliscu/RISC-V.git,2022-03-10 21:22:38+00:00,Implementation of a risc v processor in verilog,0,RVVeliscu/RISC-V,468514588,Verilog,RISC-V,4,0,2022-03-10 21:27:30+00:00,[],None
579,https://github.com/VigneshKPoojari/pipeline-1.git,2022-03-25 14:47:17+00:00,,0,VigneshKPoojari/pipeline-1,474049204,Verilog,pipeline-1,18,0,2022-03-25 14:49:22+00:00,[],None
580,https://github.com/itzinstavenky/01fe19bec131_ADLD.git,2022-03-25 11:20:16+00:00,,0,itzinstavenky/01fe19bec131_ADLD,473980287,Verilog,01fe19bec131_ADLD,5444,0,2022-03-25 11:25:34+00:00,[],None
581,https://github.com/frank355325/s1410932026.git,2022-03-25 11:44:38+00:00,,0,frank355325/s1410932026,473987557,Verilog,s1410932026,5,0,2022-03-25 12:12:47+00:00,[],None
582,https://github.com/Prajwalsn17/Sequence_Detector.git,2022-03-25 13:47:03+00:00,,0,Prajwalsn17/Sequence_Detector,474026706,Verilog,Sequence_Detector,64,0,2022-03-25 13:47:37+00:00,[],None
583,https://github.com/Felipefams/AC1.git,2022-03-11 22:54:42+00:00,Exercicios da disciplina Arquitetura de Computadores I,0,Felipefams/AC1,468922588,Verilog,AC1,9639,0,2023-01-14 02:53:13+00:00,[],None
584,https://github.com/aanujdu/openlane_z2a.git,2022-03-18 15:40:40+00:00,,2,aanujdu/openlane_z2a,471424795,Verilog,openlane_z2a,18153,0,2022-03-18 18:11:16+00:00,[],https://api.github.com/licenses/apache-2.0
585,https://github.com/burhandarugar/ADLD_01FE19BEC232.git,2022-03-19 15:41:18+00:00,Examples - Verilog,0,burhandarugar/ADLD_01FE19BEC232,471738758,Verilog,ADLD_01FE19BEC232,2673,0,2022-03-25 14:41:38+00:00,[],None
586,https://github.com/hank95179/verilog-final-project.git,2022-03-19 07:38:28+00:00,,0,hank95179/verilog-final-project,471625457,Verilog,verilog-final-project,24,0,2022-03-19 07:38:35+00:00,[],None
587,https://github.com/santoshmudenur/Ripple-carry-adder-verilog-code.git,2022-03-20 19:12:47+00:00,Repository contains verilog code for ripple carry adder with testbench.,0,santoshmudenur/Ripple-carry-adder-verilog-code,472078109,Verilog,Ripple-carry-adder-verilog-code,44,0,2022-03-25 15:12:11+00:00,[],None
588,https://github.com/nxquangce/make-fpga-easier.git,2022-03-20 18:12:00+00:00,,1,nxquangce/make-fpga-easier,472063638,Verilog,make-fpga-easier,21,0,2022-03-20 18:31:40+00:00,[],None
589,https://github.com/Sumith-Dandgall/GCD.git,2022-03-22 09:55:07+00:00,GREATEST COMMON DIVISOR,0,Sumith-Dandgall/GCD,472704617,Verilog,GCD,19,0,2022-03-22 09:55:41+00:00,[],None
590,https://github.com/RajKumarSeth/Capstone-Project.git,2022-03-21 06:56:43+00:00,,1,RajKumarSeth/Capstone-Project,472220266,Verilog,Capstone-Project,1113,0,2022-04-02 03:42:13+00:00,[],None
591,https://github.com/ykhr7121rkhy/AVR_single_cycle_core.git,2022-03-21 12:44:27+00:00,,0,ykhr7121rkhy/AVR_single_cycle_core,472332841,Verilog,AVR_single_cycle_core,9530,0,2022-03-21 12:46:05+00:00,[],None
592,https://github.com/sebasworld/Baggage-Drop.git,2022-03-24 17:21:11+00:00,A Verilog combinational circuit that aims to simulate the automatic drop of a baggage with supplies from an airplane into an authorized perimeter within a specified limited time.,0,sebasworld/Baggage-Drop,473705146,Verilog,Baggage-Drop,5,0,2022-03-24 17:32:55+00:00,[],None
593,https://github.com/AlPrime2k1/Sequential-Logic-Circuits.git,2022-03-24 18:13:23+00:00,"Verilog design and testbench files for Flip Flop, Counters, RAM, FIFO, Shift Registers and other sequential logic circuits",1,AlPrime2k1/Sequential-Logic-Circuits,473722449,Verilog,Sequential-Logic-Circuits,23,0,2023-05-21 10:54:53+00:00,"['digital-design', 'testbenches', 'verilog-code', 'verilog-hdl']",https://api.github.com/licenses/bsd-3-clause
594,https://github.com/ahmetyazicii/MiniMIPS-Processor.git,2022-03-24 18:50:14+00:00,MiniMIPS Processor design using Quartus and Verilog HDL,0,ahmetyazicii/MiniMIPS-Processor,473734449,Verilog,MiniMIPS-Processor,875,0,2022-03-24 18:56:34+00:00,[],None
595,https://github.com/YsabellaRomero/PSDI.git,2022-03-13 21:54:40+00:00,práticas,0,YsabellaRomero/PSDI,469504585,Verilog,PSDI,7859,0,2022-03-31 15:46:22+00:00,[],None
596,https://github.com/adi10197/ECE260FinalProject.git,2022-03-14 05:51:03+00:00,Dual core matrix multiplier,0,adi10197/ECE260FinalProject,469597828,Verilog,ECE260FinalProject,2116,0,2022-03-17 05:05:04+00:00,[],None
597,https://github.com/javk-cpu/hdl.git,2022-03-15 22:02:58+00:00,JAVK Verilog,0,javk-cpu/hdl,470345317,Verilog,hdl,132,0,2022-04-24 21:38:34+00:00,[],https://api.github.com/licenses/gpl-3.0
598,https://github.com/HoChuanYu/DLAB_LAB.git,2022-03-16 13:39:17+00:00,,0,HoChuanYu/DLAB_LAB,470599200,Verilog,DLAB_LAB,669,0,2022-03-16 13:46:44+00:00,[],None
599,https://github.com/preston-1/Countdown-Timer.git,2022-03-16 11:34:42+00:00,,0,preston-1/Countdown-Timer,470555975,Verilog,Countdown-Timer,20,0,2022-03-16 11:36:42+00:00,[],None
600,https://github.com/noahschmid/ddca_labs.git,2022-03-23 14:45:54+00:00,,0,noahschmid/ddca_labs,473231490,Verilog,ddca_labs,5061,0,2022-03-28 18:21:07+00:00,[],None
601,https://github.com/Procenne-Digital-Design/pseudo-secure-memory-AES.git,2022-03-22 08:15:11+00:00,,0,Procenne-Digital-Design/pseudo-secure-memory-AES,472671476,Verilog,pseudo-secure-memory-AES,11786,0,2022-03-22 08:30:51+00:00,[],https://api.github.com/licenses/apache-2.0
602,https://github.com/yongatek/caravel_yonga-ibex.git,2022-03-22 13:34:47+00:00,,0,yongatek/caravel_yonga-ibex,472782496,Verilog,caravel_yonga-ibex,51836,0,2022-03-24 06:23:32+00:00,[],https://api.github.com/licenses/apache-2.0
603,https://github.com/hemakongi/ADLA.git,2022-03-21 17:52:01+00:00,ADLD_2023 BASIC IMPLEMENTATIONS,0,hemakongi/ADLA,472450545,Verilog,ADLA,1813,0,2022-03-21 17:53:46+00:00,[],None
604,https://github.com/jquentino/micmic-trab5.git,2022-03-20 03:09:23+00:00,,0,jquentino/micmic-trab5,471866322,Verilog,micmic-trab5,2498,0,2022-03-20 03:15:06+00:00,[],None
605,https://github.com/01fe19bec115/ADLD.git,2022-03-20 16:08:05+00:00,,0,01fe19bec115/ADLD,472031520,Verilog,ADLD,169,0,2022-03-20 16:24:21+00:00,[],None
606,https://github.com/TheXGood/Rose-Simple-Computer.git,2022-03-21 05:11:01+00:00,Repository for 2022 IPROP Project at Rose-Hulman,0,TheXGood/Rose-Simple-Computer,472194716,Verilog,Rose-Simple-Computer,483,0,2022-03-21 05:15:00+00:00,[],None
607,https://github.com/vinayakkp2000/Sequence-Detector.git,2022-03-25 16:37:03+00:00,,0,vinayakkp2000/Sequence-Detector,474088048,Verilog,Sequence-Detector,2,0,2022-03-25 16:37:43+00:00,[],None
608,https://github.com/DJ-dineshjoshi/async_fifo.git,2022-03-27 17:35:12+00:00,This repository consists of async fifo complete physical design flow.,0,DJ-dineshjoshi/async_fifo,474711364,Verilog,async_fifo,10548,0,2022-03-27 17:55:03+00:00,[],None
609,https://github.com/Boston-University-Projects/Computer-Engineering-Fundamentals.git,2022-03-27 15:34:30+00:00,Boston University ENG EC605,0,Boston-University-Projects/Computer-Engineering-Fundamentals,474680053,,Computer-Engineering-Fundamentals,53,0,2022-02-16 18:23:46+00:00,[],None
610,https://github.com/01FE20BEC420/ASSIGNMENT2.git,2022-03-26 16:32:02+00:00,FOUR STAGE PIPELINE,0,01FE20BEC420/ASSIGNMENT2,474404499,Verilog,ASSIGNMENT2,202,0,2022-03-26 16:35:52+00:00,[],None
611,https://github.com/21madanputlekar/Sequence_Detector.git,2022-03-27 06:36:55+00:00,,0,21madanputlekar/Sequence_Detector,474555959,Verilog,Sequence_Detector,148,0,2022-04-04 10:39:23+00:00,[],None
612,https://github.com/Craftgy/verilog_new.git,2022-03-10 06:37:25+00:00,,0,Craftgy/verilog_new,468223714,Verilog,verilog_new,3207,0,2022-03-11 02:42:30+00:00,[],None
613,https://github.com/HeywardLiu/RISC-V-implementation.git,2022-03-10 15:58:41+00:00,,0,HeywardLiu/RISC-V-implementation,468412554,Verilog,RISC-V-implementation,44013,0,2022-03-10 17:52:10+00:00,[],None
614,https://github.com/oliverab/vga_test.git,2022-03-10 20:02:40+00:00,VGA Graphics on Elbert V2 FPGA board,0,oliverab/vga_test,468493488,Verilog,vga_test,27,0,2022-03-15 21:40:56+00:00,[],https://api.github.com/licenses/unlicense
615,https://github.com/hysun00/DSL4.git,2022-03-14 16:09:26+00:00,,0,hysun00/DSL4,469808721,Verilog,DSL4,27506,0,2022-04-15 23:04:07+00:00,[],None
616,https://github.com/crlarsen/cvtsw.git,2022-03-13 17:31:57+00:00,"Convert 32-bit, signed integer into IEEE 754 binary32 value, with support for rounding.",2,crlarsen/cvtsw,469444609,Verilog,cvtsw,9,0,2022-03-13 17:43:14+00:00,[],None
617,https://github.com/V0XNIHILI/open-verilog.git,2022-03-19 11:06:17+00:00,Open source repository containing Verilog building blocks,0,V0XNIHILI/open-verilog,471670504,Verilog,open-verilog,100,0,2022-04-01 14:39:43+00:00,"['verilog', 'hardware', 'arithmetic', 'asic', 'fpga']",None
618,https://github.com/LongStudy/EEE5015_eda.git,2022-03-18 06:57:43+00:00,SUSTech EEE5015 Integrated Circuit Design and EDA lab code,0,LongStudy/EEE5015_eda,471266011,Verilog,EEE5015_eda,1934,0,2022-10-13 08:00:40+00:00,[],None
619,https://github.com/Hemant2001-hsy/SR_Flipflop.git,2022-03-20 16:38:31+00:00,SR_Flipflop verilog code with testbench,0,Hemant2001-hsy/SR_Flipflop,472039469,Verilog,SR_Flipflop,1,0,2022-03-20 16:39:33+00:00,[],None
620,https://github.com/mkelser/CS-552-Pipelined-Microprocessor-Project.git,2022-03-17 00:53:43+00:00,A design of a pipelined microprocessor for CS 552 at UW Madison.,0,mkelser/CS-552-Pipelined-Microprocessor-Project,470800135,Verilog,CS-552-Pipelined-Microprocessor-Project,37,0,2022-03-17 00:55:54+00:00,[],None
621,https://github.com/squarecode/TangNano4k.git,2022-03-21 08:06:52+00:00,,0,squarecode/TangNano4k,472240666,Verilog,TangNano4k,285,0,2022-03-21 08:09:27+00:00,[],None
622,https://github.com/tejsudarshan/TicTacToe.git,2022-03-21 15:06:39+00:00,,0,tejsudarshan/TicTacToe,472389493,Verilog,TicTacToe,120,0,2022-03-25 17:20:33+00:00,[],None
623,https://github.com/santoshmudenur/And-gate-verilog-code-.git,2022-03-20 19:05:50+00:00,Repository contains verilog code for and gate with test bench,0,santoshmudenur/And-gate-verilog-code-,472076561,Verilog,And-gate-verilog-code-,65,0,2022-03-25 14:49:28+00:00,[],None
624,https://github.com/Talha-Ahmed-1/SoC-Now-Verification.git,2022-03-20 17:10:55+00:00,,2,Talha-Ahmed-1/SoC-Now-Verification,472047895,Verilog,SoC-Now-Verification,667,0,2022-03-21 18:29:40+00:00,[],None
625,https://github.com/insom/bx-vga.git,2022-03-20 02:11:56+00:00,VGA output from the TinyFPGA-BX (In Verilog),0,insom/bx-vga,471857669,Verilog,bx-vga,5,0,2022-03-20 02:12:14+00:00,[],None
626,https://github.com/adithi-su/OpenLane-EDA-16-Bit-Counter.git,2022-03-19 06:06:23+00:00,16b counter - using OpenLane - RTL to GDSII,0,adithi-su/OpenLane-EDA-16-Bit-Counter,471607381,Verilog,OpenLane-EDA-16-Bit-Counter,3029,0,2022-04-20 09:13:51+00:00,[],None
627,https://github.com/ouzhoucheng/FPGA-stopwatch.git,2022-03-19 14:52:55+00:00,a simple stopwatch made by FPGA EGO1 board,0,ouzhoucheng/FPGA-stopwatch,471725896,Verilog,FPGA-stopwatch,8677,0,2022-03-20 13:07:30+00:00,[],None
628,https://github.com/skxsvc/FPGA.git,2022-03-22 01:47:27+00:00,Project FPGA,0,skxsvc/FPGA,472576773,Verilog,FPGA,39,0,2022-03-22 01:54:54+00:00,[],None
629,https://github.com/AbhishekSawkar1/SequenceDetector-verilog-.git,2022-03-27 07:26:09+00:00,,0,AbhishekSawkar1/SequenceDetector-verilog-,474565636,Verilog,SequenceDetector-verilog-,11,0,2022-04-04 16:21:25+00:00,[],None
630,https://github.com/khaledswilam/Single_Cycle_MIPS_Processor.git,2022-03-28 11:13:20+00:00,,0,khaledswilam/Single_Cycle_MIPS_Processor,474966800,Verilog,Single_Cycle_MIPS_Processor,1728,0,2022-03-28 11:18:02+00:00,[],None
631,https://github.com/Linkegvh/FYP_Complete_Prototype_Code_Base.git,2022-03-28 08:06:33+00:00,,0,Linkegvh/FYP_Complete_Prototype_Code_Base,474904609,Verilog,FYP_Complete_Prototype_Code_Base,2410,0,2022-03-29 10:08:47+00:00,[],None
632,https://github.com/01fe20bec426/car-parking.git,2022-03-28 13:21:04+00:00,,0,01fe20bec426/car-parking,475011436,Verilog,car-parking,456,0,2022-03-28 13:22:19+00:00,[],None
633,https://github.com/Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool.git,2022-03-10 10:46:32+00:00,,0,Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool,468300679,Verilog,Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool,1043,0,2022-03-10 14:52:23+00:00,[],None
634,https://github.com/eaglestrike10/egg-timer.git,2022-03-12 20:42:04+00:00,verilog countdown timer originally designed for a Xilinx Atrix7 fpga on a nexys A7 development board,0,eaglestrike10/egg-timer,469195529,Verilog,egg-timer,12,0,2022-03-12 20:42:09+00:00,[],https://api.github.com/licenses/mit
635,https://github.com/AndyLi1998/Xilinx-Spartan-Verilog-Projects.git,2022-03-12 20:36:28+00:00,,0,AndyLi1998/Xilinx-Spartan-Verilog-Projects,469194464,Verilog,Xilinx-Spartan-Verilog-Projects,12014,0,2022-03-12 21:21:38+00:00,[],None
636,https://github.com/santoshmudenur/XOR-gate-verilog-code.git,2022-03-25 14:55:00+00:00,This repository contains verilog code for 'XOR' gate along with testbench.,0,santoshmudenur/XOR-gate-verilog-code,474052154,Verilog,XOR-gate-verilog-code,64,0,2022-03-25 14:55:33+00:00,[],None
637,https://github.com/Hemant2001-hsy/Half_Substractor.git,2022-03-25 17:36:45+00:00,Half Substractor verilog code with testbench,0,Hemant2001-hsy/Half_Substractor,474107381,Verilog,Half_Substractor,64,0,2022-03-25 17:37:21+00:00,[],None
638,https://github.com/ninadshenvi/GCD_FSM_using_verilog.git,2022-03-25 17:15:44+00:00,,0,ninadshenvi/GCD_FSM_using_verilog,474100774,Verilog,GCD_FSM_using_verilog,67,0,2022-03-25 17:16:27+00:00,[],None
639,https://github.com/ninadshenvi/PIPELINE_1.git,2022-03-25 17:43:46+00:00,,0,ninadshenvi/PIPELINE_1,474109584,Verilog,PIPELINE_1,57,0,2022-03-25 17:45:28+00:00,[],None
640,https://github.com/ANUPBENNI/memory_verilog.git,2022-03-25 19:11:59+00:00,,0,ANUPBENNI/memory_verilog,474135635,Verilog,memory_verilog,234,0,2022-03-25 19:25:28+00:00,[],None
641,https://github.com/JinFuuMugen/kuznetchik.git,2022-03-25 23:35:56+00:00,kuznetchik_GOST,0,JinFuuMugen/kuznetchik,474192946,Verilog,kuznetchik,94,0,2022-04-06 09:34:05+00:00,[],None
642,https://github.com/sicajc/2018_IMAGE_DISPLAY_CTR.git,2022-03-25 11:56:44+00:00,,0,sicajc/2018_IMAGE_DISPLAY_CTR,473990985,Verilog,2018_IMAGE_DISPLAY_CTR,817,0,2022-03-25 11:57:49+00:00,[],None
643,https://github.com/ruisheng1/1410932021.git,2022-03-25 13:02:57+00:00,,0,ruisheng1/1410932021,474011666,Verilog,1410932021,4,0,2022-03-25 13:03:41+00:00,[],None
644,https://github.com/Goshisanniichi/256x32_RAM.git,2022-03-24 22:03:14+00:00,,0,Goshisanniichi/256x32_RAM,473786918,Verilog,256x32_RAM,13,0,2022-03-24 22:08:40+00:00,[],None
645,https://github.com/01fe20bec404/PIPELINE.git,2022-03-25 09:54:24+00:00,,0,01fe20bec404/PIPELINE,473954184,Verilog,PIPELINE,138,0,2022-03-25 09:54:59+00:00,[],None
646,https://github.com/Mahalasu/VLSI_Final_Proj.git,2022-03-16 06:03:40+00:00,,0,Mahalasu/VLSI_Final_Proj,470453452,Verilog,VLSI_Final_Proj,103373,0,2022-03-16 06:16:16+00:00,[],None
647,https://github.com/Markay12/Lab3_SwordFSM.git,2022-03-15 23:15:37+00:00,Finite State Machine using VHDL,0,Markay12/Lab3_SwordFSM,470361182,Verilog,Lab3_SwordFSM,1637,0,2022-03-16 01:02:11+00:00,[],None
648,https://github.com/1y1c0c8/IC_Contest2022_Practice.git,2022-03-17 12:26:47+00:00,,0,1y1c0c8/IC_Contest2022_Practice,470984489,Verilog,IC_Contest2022_Practice,5,0,2022-03-17 12:33:06+00:00,[],None
649,https://github.com/Ayman-Helal/Singel_Cycled_MIPS_Processor_Harvard_Architecture.git,2022-03-17 22:10:24+00:00,,0,Ayman-Helal/Singel_Cycled_MIPS_Processor_Harvard_Architecture,471157823,Verilog,Singel_Cycled_MIPS_Processor_Harvard_Architecture,5,0,2022-08-23 03:03:58+00:00,[],None
650,https://github.com/vedi97/Scalable-MUX.git,2022-03-17 19:57:34+00:00,"This is a scalable mux which is accepting different number of bits inputs. It has a feature which if the SELECT is unknown, it will resolve the bits of the input that are the same as output bits, and the bits of the inputs that are not the same, it will be unknown as output bits.  ",0,vedi97/Scalable-MUX,471124074,Verilog,Scalable-MUX,6,0,2022-03-17 20:11:05+00:00,[],None
651,https://github.com/pipipipi2002/EE2026-Final-Project.git,2022-03-24 01:53:04+00:00,EE2026 AY21/22 Sem 2 Final Project,1,pipipipi2002/EE2026-Final-Project,473421529,Verilog,EE2026-Final-Project,57453,0,2022-07-21 08:27:01+00:00,[],None
652,https://github.com/yizhiyuzishao/mips_cpu.git,2022-03-22 02:59:18+00:00,,0,yizhiyuzishao/mips_cpu,472594583,Verilog,mips_cpu,732,0,2022-03-22 03:03:49+00:00,[],None
653,https://github.com/LIAOGUAN-WEI/3-8-decoder.git,2022-03-23 13:34:37+00:00,,0,LIAOGUAN-WEI/3-8-decoder,473202847,Verilog,3-8-decoder,4,0,2022-03-23 15:25:33+00:00,[],None
654,https://github.com/yousefosama654/Verilog-PTS.git,2022-03-23 23:18:05+00:00,Verilog Exercises,0,yousefosama654/Verilog-PTS,473388911,Verilog,Verilog-PTS,11,0,2022-04-23 19:04:04+00:00,[],None
655,https://github.com/Sumith-Dandgall/PARKING_SYSTEM.git,2022-03-22 10:01:14+00:00,,0,Sumith-Dandgall/PARKING_SYSTEM,472706950,Verilog,PARKING_SYSTEM,16,0,2022-03-22 10:02:32+00:00,[],None
656,https://github.com/01fe20bec408/GCD.git,2022-03-23 05:59:04+00:00,,0,01fe20bec408/GCD,473055483,Verilog,GCD,71,0,2022-03-23 05:59:37+00:00,[],None
657,https://github.com/yatingliu2019/HDLBits-Verilog-Practice.git,2022-03-25 09:25:58+00:00,,0,yatingliu2019/HDLBits-Verilog-Practice,473945191,Verilog,HDLBits-Verilog-Practice,169,0,2022-03-25 10:01:25+00:00,[],None
658,https://github.com/ranzbak/ili9431demo.git,2022-03-26 14:03:13+00:00,ili9431 FPGA basic demo,0,ranzbak/ili9431demo,474364957,Verilog,ili9431demo,837,0,2022-03-28 19:31:53+00:00,[],None
659,https://github.com/IsmaelElsharkawi/caravel_example.git,2022-03-23 19:01:15+00:00,,0,IsmaelElsharkawi/caravel_example,473322203,Verilog,caravel_example,71795,0,2022-04-25 22:04:42+00:00,[],https://api.github.com/licenses/apache-2.0
660,https://github.com/SabaFathi/FullAdder_Verilog.git,2022-03-12 15:58:11+00:00,"1 bit full adder, compare results between modular design and ""assign""",0,SabaFathi/FullAdder_Verilog,469129654,Verilog,FullAdder_Verilog,88,0,2022-03-12 16:06:06+00:00,[],https://api.github.com/licenses/mit
661,https://github.com/01FE20BEC420/gcd.git,2022-03-22 14:33:08+00:00,,0,01FE20BEC420/gcd,472806303,Verilog,gcd,19,0,2022-03-22 14:35:12+00:00,[],None
662,https://github.com/vinodhiniceg/LVDT_Readout.git,2022-03-23 06:10:01+00:00,,0,vinodhiniceg/LVDT_Readout,473058174,Verilog,LVDT_Readout,4340,0,2022-03-23 06:10:14+00:00,[],https://api.github.com/licenses/apache-2.0
663,https://github.com/Nalinkumar2002/caravel_vtc_tapeout_mpw5.git,2022-03-20 05:37:31+00:00,,0,Nalinkumar2002/caravel_vtc_tapeout_mpw5,471889291,Verilog,caravel_vtc_tapeout_mpw5,847,0,2022-03-20 05:45:54+00:00,[],https://api.github.com/licenses/apache-2.0
664,https://github.com/dils2k/processor.git,2022-03-22 15:49:44+00:00,,0,dils2k/processor,472835834,Verilog,processor,1,0,2022-03-23 08:22:26+00:00,[],None
665,https://github.com/ammadz789/Logic-and-Digital-System-Design.git,2022-03-22 19:41:16+00:00,,0,ammadz789/Logic-and-Digital-System-Design,472912918,Verilog,Logic-and-Digital-System-Design,1562,0,2022-03-30 22:52:13+00:00,[],None
666,https://github.com/ipgtestrepos/ipE.git,2022-03-11 14:32:28+00:00,Minimal test case,0,ipgtestrepos/ipE,468783454,Verilog,ipE,22,0,2022-03-11 18:02:06+00:00,[],None
667,https://github.com/Alhelamene/test.git,2022-03-11 07:42:16+00:00,,0,Alhelamene/test,468655047,Verilog,test,604,0,2022-03-11 07:42:45+00:00,[],https://api.github.com/licenses/isc
668,https://github.com/zhen-lz/buaa-co.git,2022-03-20 16:08:46+00:00,,0,zhen-lz/buaa-co,472031678,Verilog,buaa-co,70,0,2022-05-01 14:41:00+00:00,[],None
669,https://github.com/Sumith-Dandgall/MULTIPLIER.git,2022-03-22 10:07:31+00:00,MULTIPLICATION USING REPEATED ADDITION,0,Sumith-Dandgall/MULTIPLIER,472709085,Verilog,MULTIPLIER,19,0,2022-03-22 10:08:33+00:00,[],None
670,https://github.com/Sumith-Dandgall/PIPELINE.git,2022-03-22 09:58:58+00:00,,0,Sumith-Dandgall/PIPELINE,472706083,Verilog,PIPELINE,55,0,2022-03-22 09:59:28+00:00,[],None
671,https://github.com/01FE20BEC414/Halfadder.git,2022-03-21 17:27:17+00:00,,0,01FE20BEC414/Halfadder,472442522,Verilog,Halfadder,63,0,2022-03-21 17:28:31+00:00,[],None
672,https://github.com/charan8095181918/mux_2-1.git,2022-03-20 18:34:08+00:00,,0,charan8095181918/mux_2-1,472069088,Verilog,mux_2-1,1,0,2022-04-04 06:37:41+00:00,[],None
673,https://github.com/Hemant2001-hsy/Sequence_Detector.git,2022-03-20 16:53:23+00:00,Sequence detector verilog code with testbench,0,Hemant2001-hsy/Sequence_Detector,472043282,Verilog,Sequence_Detector,64,0,2022-03-20 16:55:02+00:00,[],None
674,https://github.com/barakhoffer/mpw_reram.git,2022-03-20 16:49:29+00:00,,0,barakhoffer/mpw_reram,472042261,Verilog,mpw_reram,2076,0,2022-03-20 20:06:17+00:00,[],https://api.github.com/licenses/apache-2.0
675,https://github.com/josephdprince/Single-Cycle-Processor.git,2022-03-23 18:12:57+00:00,,0,josephdprince/Single-Cycle-Processor,473306388,Verilog,Single-Cycle-Processor,14,0,2022-03-27 17:39:03+00:00,[],None
676,https://github.com/vinayakkp2000/Ripple-Counter.git,2022-03-26 04:15:49+00:00,,0,vinayakkp2000/Ripple-Counter,474238900,Verilog,Ripple-Counter,1,0,2022-03-26 04:29:47+00:00,[],None
677,https://github.com/vinayakkp2000/Upcounter.git,2022-03-26 04:11:22+00:00,,0,vinayakkp2000/Upcounter,474238110,Verilog,Upcounter,1,0,2022-03-26 04:12:55+00:00,[],None
678,https://github.com/grifatron/Lab6CA.git,2022-03-24 13:55:41+00:00,,1,grifatron/Lab6CA,473628325,Verilog,Lab6CA,4,0,2022-03-24 13:56:28+00:00,[],None
679,https://github.com/gerardofisch/Verilog-HDL.git,2022-03-28 08:07:26+00:00,Codes developed during the course Digital Logic Design,0,gerardofisch/Verilog-HDL,474904887,Verilog,Verilog-HDL,2857,0,2022-03-28 10:23:13+00:00,[],None
680,https://github.com/KHermanUBB/KHermanUBB-SonarOnChip-MPW6.git,2022-03-28 17:19:34+00:00,,0,KHermanUBB/KHermanUBB-SonarOnChip-MPW6,475105514,Verilog,KHermanUBB-SonarOnChip-MPW6,51834,0,2022-03-28 17:23:46+00:00,[],https://api.github.com/licenses/apache-2.0
681,https://github.com/vinayakkp2000/JK-Flipflop.git,2022-03-26 03:58:07+00:00,,0,vinayakkp2000/JK-Flipflop,474235837,Verilog,JK-Flipflop,5,0,2022-03-26 04:11:00+00:00,[],None
682,https://github.com/ANUPBENNI/Sequence_detecor.git,2022-03-25 19:46:09+00:00,,0,ANUPBENNI/Sequence_detecor,474144567,Verilog,Sequence_detecor,237,0,2022-03-25 19:47:41+00:00,[],None
683,https://github.com/ANUPBENNI/Assignment_2.git,2022-03-25 20:21:28+00:00,,0,ANUPBENNI/Assignment_2,474153405,Verilog,Assignment_2,281,0,2022-04-04 09:27:56+00:00,[],None
684,https://github.com/TangChiaHui/homework.git,2022-03-24 08:37:38+00:00,,0,TangChiaHui/homework,473520641,Verilog,homework,3,0,2022-03-24 13:16:36+00:00,[],None
685,https://github.com/gavinritt3r/ComparchLab5.git,2022-03-24 15:18:58+00:00,256 x 32 Ram cell,0,gavinritt3r/ComparchLab5,473661078,Verilog,ComparchLab5,3,0,2022-03-24 15:20:02+00:00,[],None
686,https://github.com/ANUPBENNI/Multiplication.git,2022-03-25 18:02:17+00:00,,0,ANUPBENNI/Multiplication,474115407,Verilog,Multiplication,284,0,2022-03-25 18:11:36+00:00,[],None
687,https://github.com/Hemant2001-hsy/Assignment-2_Pipeline.git,2022-03-25 17:45:09+00:00,Pipeline Verilog code with testbench,0,Hemant2001-hsy/Assignment-2_Pipeline,474110067,Verilog,Assignment-2_Pipeline,170,0,2022-04-24 17:25:39+00:00,[],None
688,https://github.com/01fe20bec408/Tik_tac_toe.git,2022-03-26 13:57:04+00:00,,0,01fe20bec408/Tik_tac_toe,474363384,Verilog,Tik_tac_toe,78,0,2022-03-26 13:59:28+00:00,[],None
689,https://github.com/01fe20bec408/Assignment-1.git,2022-03-26 14:04:42+00:00,,0,01fe20bec408/Assignment-1,474365372,Verilog,Assignment-1,60,0,2022-03-26 14:07:16+00:00,[],None
690,https://github.com/jasper-favis/system-level-design-small-calculator.git,2022-03-24 18:46:28+00:00,A simple FPGA calculator designed using Verilog.,0,jasper-favis/system-level-design-small-calculator,473733258,Verilog,system-level-design-small-calculator,1,0,2022-03-25 01:14:58+00:00,[],None
691,https://github.com/ykhodke/ECE260B_project.git,2022-03-16 22:40:44+00:00,,0,ykhodke/ECE260B_project,470773316,Verilog,ECE260B_project,13268,0,2022-03-16 22:51:49+00:00,[],None
692,https://github.com/toft1994/RnD_project.git,2022-03-10 12:37:32+00:00,,0,toft1994/RnD_project,468336419,Verilog,RnD_project,364760,0,2022-05-24 07:02:37+00:00,[],None
693,https://github.com/vlasikov/motor_for_print.git,2022-03-11 08:15:43+00:00,,0,vlasikov/motor_for_print,468664715,Verilog,motor_for_print,8716,0,2022-03-11 10:06:09+00:00,[],None
694,https://github.com/Thomas164-cadu/circuit_verilog_digital_system.git,2022-03-13 14:42:11+00:00,Trabalho Final de Sistemas Digitais,0,Thomas164-cadu/circuit_verilog_digital_system,469399348,Verilog,circuit_verilog_digital_system,764,0,2023-03-11 19:13:45+00:00,[],None
695,https://github.com/Gaon-Choi/ITE4003.git,2022-03-11 04:49:23+00:00,SOC Design @ Hanyang Univ.,0,Gaon-Choi/ITE4003,468612001,Verilog,ITE4003,28597,0,2022-03-18 02:29:46+00:00,[],https://api.github.com/licenses/apache-2.0
696,https://github.com/Gaveroid/ECE09243-Lab5.git,2022-03-10 21:41:04+00:00,"Lab 5 for ECE09243, a 256x32 RAM module. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab5,468518932,Verilog,ECE09243-Lab5,6,0,2022-03-10 22:47:43+00:00,[],None
697,https://github.com/jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU.git,2022-03-10 22:47:53+00:00,,0,jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU,468534260,Verilog,Spartan-Edge-Accelerator-RISC-V-CPU,11,0,2022-03-10 22:55:40+00:00,[],None
698,https://github.com/Sumith-Dandgall/ASSIGNMENT2.git,2022-03-26 16:44:54+00:00,FOUR STAGE PIPELINE,0,Sumith-Dandgall/ASSIGNMENT2,474407788,Verilog,ASSIGNMENT2,58,0,2022-03-26 16:45:32+00:00,[],None
699,https://github.com/21madanputlekar/Assignment_2.git,2022-03-27 06:31:22+00:00,,0,21madanputlekar/Assignment_2,474554943,Verilog,Assignment_2,161,0,2022-03-27 06:57:13+00:00,[],None
700,https://github.com/aditiangadi/multi.git,2022-03-21 05:52:49+00:00,,0,aditiangadi/multi,472204104,Verilog,multi,1910,0,2022-03-21 06:36:09+00:00,[],None
701,https://github.com/nzcsx/ECE241-Space-Combat.git,2022-03-21 04:19:18+00:00,,0,nzcsx/ECE241-Space-Combat,472184066,Verilog,ECE241-Space-Combat,27438,0,2022-12-17 04:43:08+00:00,[],None
702,https://github.com/Daneshwari13/adld.git,2022-03-23 14:21:22+00:00,,0,Daneshwari13/adld,473221566,Verilog,adld,2395,0,2022-03-23 14:22:57+00:00,[],None
703,https://github.com/tianjingxiao/Basic-physiological-parameter-monitor-system-based-on-FPGA.git,2022-03-22 23:16:37+00:00,,0,tianjingxiao/Basic-physiological-parameter-monitor-system-based-on-FPGA,472968079,Verilog,Basic-physiological-parameter-monitor-system-based-on-FPGA,1046,0,2022-03-22 23:18:52+00:00,[],None
704,https://github.com/yuvalelb/UART-verilog.git,2022-03-20 19:21:51+00:00,,0,yuvalelb/UART-verilog,472080200,Verilog,UART-verilog,211,0,2022-03-20 19:27:54+00:00,[],None
705,https://github.com/hoanglong2000tc/Neuron_Grid.git,2022-03-24 08:47:13+00:00,,0,hoanglong2000tc/Neuron_Grid,473523820,Verilog,Neuron_Grid,18750,0,2022-03-24 08:50:06+00:00,[],None
706,https://github.com/cccza/Digital-Logic-Design-Practice_-hw1.git,2022-03-24 12:48:53+00:00,,0,cccza/Digital-Logic-Design-Practice_-hw1,473603585,Verilog,Digital-Logic-Design-Practice_-hw1,5,0,2022-03-24 12:55:17+00:00,[],None
707,https://github.com/luca0107/fpga_first.git,2022-03-24 10:34:53+00:00,fpga first,0,luca0107/fpga_first,473559598,Verilog,fpga_first,1,0,2022-03-24 16:13:40+00:00,[],None
708,https://github.com/01fe20bec403/GCD.git,2022-03-24 15:22:17+00:00,Greatest Common Divisor,0,01fe20bec403/GCD,473662323,Verilog,GCD,73,0,2022-03-24 15:23:42+00:00,[],None
709,https://github.com/01fe20bec403/Assignment-1---Parking-System-.git,2022-03-24 15:30:08+00:00,,0,01fe20bec403/Assignment-1---Parking-System-,473665320,Verilog,Assignment-1---Parking-System-,333,0,2022-04-04 18:03:57+00:00,[],None
710,https://github.com/zhizhou57/computer_organization.git,2022-03-21 13:47:15+00:00,,1,zhizhou57/computer_organization,472357133,Verilog,computer_organization,55,0,2022-04-11 15:16:40+00:00,[],None
711,https://github.com/RobertGajda/PRUC_projekt.git,2022-03-21 16:36:44+00:00,,0,RobertGajda/PRUC_projekt,472424542,Verilog,PRUC_projekt,4759,0,2022-03-21 16:42:51+00:00,[],None
712,https://github.com/01FE20BEC414/GCD.git,2022-03-21 18:55:16+00:00,greatest common divisor,0,01FE20BEC414/GCD,472472119,Verilog,GCD,91,0,2022-03-21 18:55:45+00:00,[],None
713,https://github.com/MohamedH-Adly/SPI-slave.git,2022-03-21 17:22:18+00:00,,0,MohamedH-Adly/SPI-slave,472440821,Verilog,SPI-slave,1441,0,2022-03-21 17:26:15+00:00,[],None
714,https://github.com/BigNixon/uar_nios2.git,2022-03-21 22:40:15+00:00,use of uart with nios 2,0,BigNixon/uar_nios2,472535610,Verilog,uar_nios2,21086,0,2022-03-21 22:40:49+00:00,[],None
715,https://github.com/6Kotnk/async_fib2.git,2022-03-22 05:10:21+00:00,,0,6Kotnk/async_fib2,472622808,Verilog,async_fib2,66263,0,2022-03-22 05:15:56+00:00,[],https://api.github.com/licenses/apache-2.0
716,https://github.com/lukanemsi/Computer_Architect-Verilog.git,2022-03-25 07:20:24+00:00,,0,lukanemsi/Computer_Architect-Verilog,473907866,Verilog,Computer_Architect-Verilog,128,0,2022-03-25 07:24:20+00:00,[],None
717,https://github.com/kwiltsey/Lab6.git,2022-03-24 21:01:36+00:00,,0,kwiltsey/Lab6,473772183,Verilog,Lab6,2,0,2022-03-24 21:04:46+00:00,[],None
718,https://github.com/ZzX1ng/ME_Circuit_Design.git,2022-03-12 12:46:13+00:00,,0,ZzX1ng/ME_Circuit_Design,469080355,,ME_Circuit_Design,2039,0,2022-03-22 12:53:03+00:00,[],https://api.github.com/licenses/mit
719,https://github.com/kaveripriyap/fpga-16-bit-alu.git,2022-03-13 08:30:21+00:00,,0,kaveripriyap/fpga-16-bit-alu,469312749,Verilog,fpga-16-bit-alu,8305,0,2022-03-15 08:57:07+00:00,[],https://api.github.com/licenses/mit
720,https://github.com/fjmcde/hexDriver-DE-10-Lite-.git,2022-03-12 06:57:58+00:00,,0,fjmcde/hexDriver-DE-10-Lite-,469006105,Verilog,hexDriver-DE-10-Lite-,7,0,2022-03-12 06:58:39+00:00,[],None
721,https://github.com/natalia1310/Maze-solver.git,2022-03-12 11:00:25+00:00,Verilog algorithm that implements a synchronous sequential circuit that travels through a maze of 64×64 size.,0,natalia1310/Maze-solver,469057032,Verilog,Maze-solver,4,0,2022-03-12 11:07:21+00:00,[],None
722,https://github.com/arka84/I2C_ADS113.git,2022-03-11 06:03:53+00:00,,0,arka84/I2C_ADS113,468629026,Verilog,I2C_ADS113,6,0,2022-03-11 06:06:14+00:00,[],None
723,https://github.com/chihyu1206/CCU-DDLab2019.git,2022-03-11 14:06:53+00:00,CCU Digital Design Lab 2019,0,chihyu1206/CCU-DDLab2019,468774327,Verilog,CCU-DDLab2019,251643,0,2022-03-11 14:24:24+00:00,[],None
724,https://github.com/DevinGoodwin/Portfolio.git,2022-03-13 14:12:30+00:00,My collection of coding projects and assignments throughout university,0,DevinGoodwin/Portfolio,469391314,Verilog,Portfolio,55,0,2022-03-13 14:31:19+00:00,[],None
725,https://github.com/alok4020/Vivado_Automation_Script.git,2022-03-13 17:06:41+00:00,"Vivado synthesis flow is automated. Power, timing and LUT utilisation has been extracted.",0,alok4020/Vivado_Automation_Script,469437928,Verilog,Vivado_Automation_Script,643,0,2022-03-13 18:08:08+00:00,[],None
726,https://github.com/Ayman-Helal/MIPS_Processor_Test.git,2022-03-17 22:24:31+00:00,these files are using to test the MIPS Processor project,0,Ayman-Helal/MIPS_Processor_Test,471160934,Verilog,MIPS_Processor_Test,2,0,2022-03-17 22:25:22+00:00,[],None
727,https://github.com/Ayman-Helal/FIFO.git,2022-03-17 22:49:00+00:00,,0,Ayman-Helal/FIFO,471166159,Verilog,FIFO,1,0,2022-03-17 22:49:31+00:00,[],None
728,https://github.com/JeremyEngineer/VerilogExampleProject.git,2022-03-18 22:39:11+00:00,,0,JeremyEngineer/VerilogExampleProject,471535671,Verilog,VerilogExampleProject,475,0,2022-03-18 22:40:29+00:00,[],None
729,https://github.com/phong2372/MIPS-Processor-32-BIT.git,2022-03-16 16:17:46+00:00,"Design 32 BIT MIPS Processor using Verilog code, to perform simple calculations based on the circuit structure that was designed in the previous project.",0,phong2372/MIPS-Processor-32-BIT,470660732,Verilog,MIPS-Processor-32-BIT,10,0,2022-03-16 16:20:01+00:00,[],None
730,https://github.com/shkim1104/caravel_tutorial.git,2022-03-16 06:17:20+00:00,,0,shkim1104/caravel_tutorial,470456870,Verilog,caravel_tutorial,51834,0,2022-03-16 06:31:37+00:00,[],https://api.github.com/licenses/apache-2.0
731,https://github.com/santoshmudenur/Or-gate-verilog-code.git,2022-03-25 14:52:10+00:00,This repository contains verilog code for 'or' gate along with test bench,0,santoshmudenur/Or-gate-verilog-code,474051083,Verilog,Or-gate-verilog-code,65,0,2022-03-25 14:53:01+00:00,[],None
732,https://github.com/vinayakkp2000/SR-Flip-Flop.git,2022-03-25 16:26:02+00:00,,0,vinayakkp2000/SR-Flip-Flop,474084355,Verilog,SR-Flip-Flop,1,0,2022-03-25 16:29:42+00:00,[],None
733,https://github.com/01fe20bec426/Ripple_adder.git,2022-03-25 10:57:54+00:00,,0,01fe20bec426/Ripple_adder,473973919,Verilog,Ripple_adder,143,0,2022-03-25 10:59:04+00:00,[],None
734,https://github.com/01fe20bec404/FULL_ADDER.git,2022-03-25 10:05:03+00:00,,0,01fe20bec404/FULL_ADDER,473957666,Verilog,FULL_ADDER,52,0,2022-03-25 10:05:28+00:00,[],None
735,https://github.com/01fe20bec426/half_adder.git,2022-03-25 10:51:02+00:00,,0,01fe20bec426/half_adder,473971877,Verilog,half_adder,38,0,2022-03-25 10:52:53+00:00,[],None
736,https://github.com/01fe20bec415/assignment_2.git,2022-03-26 16:04:20+00:00,,0,01fe20bec415/assignment_2,474397213,Verilog,assignment_2,146,0,2022-03-26 16:11:13+00:00,[],None
737,https://github.com/aditiangadi/01fe19bec212.git,2022-03-25 11:34:15+00:00,,1,aditiangadi/01fe19bec212,473984640,Verilog,01fe19bec212,7920,0,2022-03-25 11:35:28+00:00,[],None
738,https://github.com/vinayakkp2000/Decoder.git,2022-03-25 16:42:08+00:00,,0,vinayakkp2000/Decoder,474089708,Verilog,Decoder,1,0,2022-03-25 16:42:38+00:00,[],None
739,https://github.com/SaiVardhan3/mux_2_1.git,2022-03-25 17:30:00+00:00,,0,SaiVardhan3/mux_2_1,474105148,Verilog,mux_2_1,17,0,2022-03-25 17:30:58+00:00,[],None
740,https://github.com/raji22082001/Rajeshwari_Hipparagi_ADLD.git,2022-03-26 06:42:29+00:00,,0,raji22082001/Rajeshwari_Hipparagi_ADLD,474265495,Verilog,Rajeshwari_Hipparagi_ADLD,79,0,2022-03-26 06:43:38+00:00,[],None
741,https://github.com/Y-Galal/SPI-Slave.git,2022-03-25 11:20:07+00:00,,0,Y-Galal/SPI-Slave,473980255,Verilog,SPI-Slave,8,0,2022-03-25 11:20:14+00:00,[],None
742,https://github.com/Tonix22/SinWaveFPGA.git,2022-03-25 19:06:05+00:00,This project compress a sin wave for embedded systems in DSP aplications. ,1,Tonix22/SinWaveFPGA,474133979,Verilog,SinWaveFPGA,1375,0,2022-03-25 19:51:00+00:00,[],None
743,https://github.com/ihersman/DPLL.git,2022-03-18 12:22:57+00:00,一款纯数字锁相环,0,ihersman/DPLL,471357356,,DPLL,5209,0,2023-11-16 05:55:12+00:00,[],https://api.github.com/licenses/gpl-3.0
744,https://github.com/SionByeon/single-cycle-CPU.git,2022-03-23 13:06:10+00:00,,0,SionByeon/single-cycle-CPU,473191920,Verilog,single-cycle-CPU,819,0,2024-04-11 02:36:55+00:00,[],None
745,https://github.com/01FE20BEC414/sequencedetector.git,2022-03-21 15:37:18+00:00,,0,01FE20BEC414/sequencedetector,472401660,Verilog,sequencedetector,208,0,2022-03-21 16:52:38+00:00,[],None
746,https://github.com/Sumith-Dandgall/HALFADDER.git,2022-03-22 10:16:02+00:00,,0,Sumith-Dandgall/HALFADDER,472711958,Verilog,HALFADDER,11,0,2022-03-22 10:22:43+00:00,[],None
747,https://github.com/Sumith-Dandgall/RAM.git,2022-03-22 10:09:51+00:00,MEMORY,0,Sumith-Dandgall/RAM,472709864,Verilog,RAM,17,0,2022-03-22 10:10:58+00:00,[],None
748,https://github.com/01FE20BEC414/RAM.git,2022-03-21 17:42:19+00:00,,0,01FE20BEC414/RAM,472447354,Verilog,RAM,76,0,2022-03-21 18:06:51+00:00,[],None
749,https://github.com/xylafur/fpga.git,2022-03-22 13:24:10+00:00,Modules that I've created while playing with FPGAs,0,xylafur/fpga,472778173,Verilog,fpga,4880,0,2022-03-22 13:29:01+00:00,[],None
750,https://github.com/bat52/cryptech_lib.git,2022-03-12 16:59:51+00:00,,0,bat52/cryptech_lib,469145547,Verilog,cryptech_lib,30,0,2022-03-12 17:53:14+00:00,[],None
751,https://github.com/RaduConstantinescu1/Verilog-Labirint.git,2022-03-14 18:05:59+00:00,,0,RaduConstantinescu1/Verilog-Labirint,469850657,Verilog,Verilog-Labirint,26,0,2022-03-19 19:39:59+00:00,[],None
752,https://github.com/methodist20122016/O.Ameena.git,2022-03-15 06:24:33+00:00,,0,methodist20122016/O.Ameena,470032252,Verilog,O.Ameena,12,0,2022-03-15 06:45:57+00:00,[],None
753,https://github.com/sdh429856237/bishe11111.git,2022-03-24 01:33:25+00:00,,0,sdh429856237/bishe11111,473416996,Verilog,bishe11111,5830,0,2022-03-24 01:35:03+00:00,[],None
754,https://github.com/mill-lab/test.git,2022-03-24 03:16:10+00:00,,0,mill-lab/test,473440716,Verilog,test,12,0,2023-09-01 08:19:43+00:00,[],None
755,https://github.com/taleman1997/learngit_again.git,2022-03-24 08:17:47+00:00,,0,taleman1997/learngit_again,473514299,Verilog,learngit_again,5,0,2022-03-24 08:30:54+00:00,[],None
756,https://github.com/sg05060/SKKU_TermProject.git,2022-03-21 11:45:04+00:00,,2,sg05060/SKKU_TermProject,472312657,Verilog,SKKU_TermProject,5165,0,2022-06-03 11:33:58+00:00,[],None
757,https://github.com/f16junsu/COD.git,2022-03-20 05:03:39+00:00,,0,f16junsu/COD,471883948,Verilog,COD,6917,0,2023-01-10 19:25:40+00:00,[],None
758,https://github.com/Hemant2001-hsy/2-1-Multiplexer.git,2022-03-20 16:56:46+00:00,2:1 Multiplexer verilog code with testbench,0,Hemant2001-hsy/2-1-Multiplexer,472044110,Verilog,2-1-Multiplexer,83,0,2022-03-20 16:57:17+00:00,[],None
759,https://github.com/Hemant2001-hsy/Upcounter.git,2022-03-20 16:42:22+00:00,Upcounter verilog code with testbench,0,Hemant2001-hsy/Upcounter,472040477,Verilog,Upcounter,63,0,2022-03-20 16:42:49+00:00,[],None
760,https://github.com/nimamaguale/hw1.git,2022-03-25 04:16:53+00:00,,0,nimamaguale/hw1,473865708,Verilog,hw1,2,0,2022-04-01 09:17:06+00:00,[],None
761,https://github.com/01fe20bec415/half_adder.git,2022-03-24 15:50:19+00:00,,0,01fe20bec415/half_adder,473672847,Verilog,half_adder,50,0,2022-03-24 15:50:49+00:00,[],None
762,https://github.com/Gaveroid/ECE09243-Lab6.git,2022-03-24 20:33:15+00:00,"Lab 6 for ECE09243, a ROM module. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab6,473764561,Verilog,ECE09243-Lab6,2,0,2022-03-24 20:36:32+00:00,[],None
763,https://github.com/Prajwalsn17/Upcounter.git,2022-03-25 14:06:26+00:00,,0,Prajwalsn17/Upcounter,474033922,Verilog,Upcounter,63,0,2022-03-25 14:07:36+00:00,[],None
764,https://github.com/01FE20BEC420/TIC_TAC_TOE.git,2022-03-26 16:37:19+00:00,,0,01FE20BEC420/TIC_TAC_TOE,474405869,Verilog,TIC_TAC_TOE,73,0,2022-03-26 16:38:24+00:00,[],None
765,https://github.com/preston-1/Traffic-Light.git,2022-03-16 11:41:28+00:00,,0,preston-1/Traffic-Light,470558169,Verilog,Traffic-Light,4,0,2022-03-16 11:44:33+00:00,[],None
766,https://github.com/RameenAnwar/Experiment1.git,2022-03-16 15:44:41+00:00,without extra pin,0,RameenAnwar/Experiment1,470648164,Verilog,Experiment1,119774,0,2022-03-16 15:54:27+00:00,[],https://api.github.com/licenses/apache-2.0
767,https://github.com/mkelser/CS-552-Direct-Mapped-Cache-Project.git,2022-03-17 01:01:23+00:00,A direct-mapped cache to integrate with our microprocessor design for CS 552 at UW Madison.,0,mkelser/CS-552-Direct-Mapped-Cache-Project,470801759,Verilog,CS-552-Direct-Mapped-Cache-Project,187,0,2022-03-17 01:05:06+00:00,[],None
768,https://github.com/maximyudayev/CA-RISC-V.git,2022-03-10 15:22:23+00:00,,0,maximyudayev/CA-RISC-V,468398889,Verilog,CA-RISC-V,5713,0,2022-03-10 15:31:23+00:00,[],None
769,https://github.com/3441k/fsk.git,2022-03-18 14:18:10+00:00,,0,3441k/fsk,471396113,Verilog,fsk,24,0,2022-03-24 22:10:08+00:00,[],None
770,https://github.com/lyftfc/vitis-alveo-cmac-kernel.git,2022-03-18 14:43:27+00:00,,1,lyftfc/vitis-alveo-cmac-kernel,471405417,Verilog,vitis-alveo-cmac-kernel,29,0,2022-03-18 14:44:55+00:00,[],None
771,https://github.com/jmlv929/Wireless_MATLAB_FPGA_study.git,2022-03-27 14:21:12+00:00,Wireless_MATLAB_FPGA_study,0,jmlv929/Wireless_MATLAB_FPGA_study,474659858,Verilog,Wireless_MATLAB_FPGA_study,33903,0,2022-03-27 14:24:11+00:00,[],None
772,https://github.com/BrandTruong/CS152B.git,2022-03-28 20:01:06+00:00,,0,BrandTruong/CS152B,475160094,Verilog,CS152B,84422,0,2022-03-28 20:10:25+00:00,[],None
773,https://github.com/01fe20bec408/RAM.git,2022-03-25 11:36:40+00:00,,0,01fe20bec408/RAM,473985391,Verilog,RAM,58,0,2022-03-25 11:39:05+00:00,[],None
774,https://github.com/santoshmudenur/Assignment1-Car-Parking-verilog-code.git,2022-03-25 17:23:42+00:00,This repository contains verilog code for 'Car Parking' along with the testbench,0,santoshmudenur/Assignment1-Car-Parking-verilog-code,474103203,Verilog,Assignment1-Car-Parking-verilog-code,44,0,2022-04-24 18:26:30+00:00,[],None
775,https://github.com/tejsudarshan/SequenceDetector.git,2022-03-25 17:09:08+00:00,,0,tejsudarshan/SequenceDetector,474098665,Verilog,SequenceDetector,89,0,2022-03-25 17:09:58+00:00,[],None
776,https://github.com/vinayakkp2000/Parking-System-Using-Verilog.git,2022-03-25 16:43:53+00:00,,0,vinayakkp2000/Parking-System-Using-Verilog,474090276,Verilog,Parking-System-Using-Verilog,21,0,2022-03-25 16:44:23+00:00,[],None
777,https://github.com/ANUPBENNI/Assignment_1.git,2022-03-25 19:04:48+00:00,,0,ANUPBENNI/Assignment_1,474133612,Verilog,Assignment_1,274,0,2022-04-04 09:27:16+00:00,[],None
778,https://github.com/santoshmudenur/GCD-verilog-code-using-datapath-and-controller-design.git,2022-03-25 15:18:15+00:00,This repository contains verilog code for finding GCD of two numbers designed using datapth and controller along with testbench.,0,santoshmudenur/GCD-verilog-code-using-datapath-and-controller-design,474060871,Verilog,GCD-verilog-code-using-datapath-and-controller-design,72,0,2022-03-25 15:18:56+00:00,[],None
779,https://github.com/JUNYOU0424/IC_Design.git,2022-03-25 13:05:07+00:00,,0,JUNYOU0424/IC_Design,474012404,Verilog,IC_Design,2554,0,2022-10-16 12:10:55+00:00,[],None
780,https://github.com/AbhishekSawkar1/MultiplicationFsm-verilog-.git,2022-03-27 07:28:18+00:00,,0,AbhishekSawkar1/MultiplicationFsm-verilog-,474566067,Verilog,MultiplicationFsm-verilog-,19,0,2022-04-04 16:22:32+00:00,[],None
781,https://github.com/Adidev-KGP/Microcontroller-using-Verilog.git,2022-03-11 08:20:56+00:00,,0,Adidev-KGP/Microcontroller-using-Verilog,468666239,Verilog,Microcontroller-using-Verilog,19,0,2022-03-11 08:47:26+00:00,[],None
782,https://github.com/glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim.git,2022-03-10 14:34:32+00:00,Mixed Signal Marathon using eSim,0,glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim,468380275,Verilog,FSM_in_ASIC_with_RF_Transmitter_using_esim,21280,0,2022-04-04 16:32:25+00:00,[],None
783,https://github.com/djmorvay/Small-Verilog-Projects.git,2022-03-13 02:24:19+00:00,Collection of Small Verilog Projects,0,djmorvay/Small-Verilog-Projects,469249426,Verilog,Small-Verilog-Projects,77,0,2022-03-13 02:39:04+00:00,[],None
784,https://github.com/sach1n1/fpgaMiner.git,2022-03-13 12:11:35+00:00,Mirror repository for fpgaMiner: https://github.com/manjun95/fpgaMiner,0,sach1n1/fpgaMiner,469360769,Verilog,fpgaMiner,4853,0,2022-03-13 12:12:00+00:00,[],None
785,https://github.com/natalia1310/Baggage-drop.git,2022-03-12 10:50:59+00:00,A verilog algorithm that simulate the automatic throwing of a container of supplies into a battlefield by a helicopter.,0,natalia1310/Baggage-drop,469055028,Verilog,Baggage-drop,112,0,2022-03-12 10:56:07+00:00,[],None
786,https://github.com/birdybro/SlugCross_MiSTer.git,2022-03-13 22:22:48+00:00,Slug Cross for MiSTer FPGA,1,birdybro/SlugCross_MiSTer,469509877,Verilog,SlugCross_MiSTer,11354,0,2022-04-01 21:05:22+00:00,[],https://api.github.com/licenses/gpl-2.0
787,https://github.com/tinyynoob/EEDIC.git,2022-03-14 04:17:33+00:00,,0,tinyynoob/EEDIC,469577799,Verilog,EEDIC,2,0,2022-03-14 04:18:01+00:00,[],None
788,https://github.com/ee-uet/UETRV-ECORE.git,2022-03-14 04:58:56+00:00,,0,ee-uet/UETRV-ECORE,469586427,Verilog,UETRV-ECORE,370560,0,2022-03-14 15:16:57+00:00,[],https://api.github.com/licenses/apache-2.0
789,https://github.com/ayushsrivastava01/ICDESIGN_AYUSH_ASSIGN4.git,2022-03-14 05:06:53+00:00,,0,ayushsrivastava01/ICDESIGN_AYUSH_ASSIGN4,469588198,Verilog,ICDESIGN_AYUSH_ASSIGN4,48,0,2022-03-14 05:10:22+00:00,[],None
790,https://github.com/khktseng/EE577b-Project.git,2022-03-11 02:46:25+00:00,,0,khktseng/EE577b-Project,468584639,Verilog,EE577b-Project,17830,0,2022-03-11 03:20:50+00:00,[],None
791,https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git,2022-03-10 14:04:11+00:00,Verilog Modelling of the Inference structure of Tsetlin Machine algorithm using XOR relation for testing.,0,prajwalgekkouga/XOR_Inference_TsetlinMachine,468367598,Verilog,XOR_Inference_TsetlinMachine,2,0,2022-03-10 14:09:24+00:00,[],None
792,https://github.com/madalinnaionica/Baggage-Drop.git,2022-03-11 10:33:19+00:00,"A combination circuit in Verilog that aims to simulate the automatic dumping of a supply container in a battlefield by a helicopter to a team of Marines, when it is in the authorized perimeter.",0,madalinnaionica/Baggage-Drop,468707246,Verilog,Baggage-Drop,291,0,2022-03-11 10:34:08+00:00,[],None
793,https://github.com/Bryanltp/Processador-16bits.git,2022-03-11 17:50:13+00:00,Trabalho feito durante a disciplina de Organização e Arquitetura de Computadores II,0,Bryanltp/Processador-16bits,468848710,Verilog,Processador-16bits,20,0,2022-03-11 17:51:13+00:00,[],None
794,https://github.com/UncleZhang13/NiukeWang_Answer.git,2022-03-12 02:30:17+00:00,牛客网答案,0,UncleZhang13/NiukeWang_Answer,468958529,Verilog,NiukeWang_Answer,65,0,2022-03-12 02:48:50+00:00,[],None
795,https://github.com/2588469/verilog-.git,2022-03-12 03:58:50+00:00,一组fpga常用模块,0,2588469/verilog-,468973485,Verilog,verilog-,26,0,2022-06-01 09:53:28+00:00,[],https://api.github.com/licenses/gpl-3.0
796,https://github.com/jiangaihui75/Gigabit-Ethernet.git,2022-03-16 04:53:33+00:00,基于 UDP 协议的千兆以太网视频外挂ddr3存储并hdmi显示和心率数据传输 ,0,jiangaihui75/Gigabit-Ethernet,470436880,Verilog,Gigabit-Ethernet,386,0,2022-06-17 14:32:24+00:00,[],None
797,https://github.com/Jonathan1214/riscv-demo.git,2022-03-16 13:14:58+00:00,A RV32I cpu demo named nx-riscv,0,Jonathan1214/riscv-demo,470590146,Verilog,riscv-demo,829,0,2022-05-07 12:34:24+00:00,"['riscv', 'verilog']",https://api.github.com/licenses/apache-2.0
798,https://github.com/YinChian/Practice_HW1.git,2022-03-16 12:44:25+00:00,,0,YinChian/Practice_HW1,470578753,Verilog,Practice_HW1,14458,0,2022-03-29 11:12:34+00:00,[],None
799,https://github.com/Project-Lab-1-Group-3/PL1-main-project.git,2022-03-12 18:43:17+00:00,,0,Project-Lab-1-Group-3/PL1-main-project,469170716,Verilog,PL1-main-project,19,0,2022-03-22 03:26:21+00:00,[],None
800,https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/MIPS_Single_Cycle_Microprocessor_.git,2022-03-13 19:45:03+00:00,,1,Adham-Mohamed-Ahmed-Abd-Elrahim/MIPS_Single_Cycle_Microprocessor_,469477197,Verilog,MIPS_Single_Cycle_Microprocessor_,76,0,2022-03-13 19:46:21+00:00,[],None
801,https://github.com/Yoannez/Arbiter32.git,2022-03-13 19:40:51+00:00,,0,Yoannez/Arbiter32,469476166,Verilog,Arbiter32,1029,0,2022-03-13 19:43:41+00:00,[],None
802,https://github.com/WillyChennnn/CellBased_2016_B.git,2022-03-19 12:47:14+00:00,,0,WillyChennnn/CellBased_2016_B,471693337,Verilog,CellBased_2016_B,889,0,2022-03-19 12:49:08+00:00,[],None
803,https://github.com/rstanton422/CPU_Project_Texas_State.git,2022-03-15 01:05:47+00:00,Obsidian - 32-bit ARM Processor Project.  Created in 2016-2017,0,rstanton422/CPU_Project_Texas_State,469958143,Verilog,CPU_Project_Texas_State,126,0,2022-03-15 01:09:16+00:00,[],None
804,https://github.com/brandon9838/DCT_project.git,2022-03-20 20:04:14+00:00,,0,brandon9838/DCT_project,472089830,Verilog,DCT_project,15252,0,2022-03-20 20:17:02+00:00,[],None
805,https://github.com/AN-0609/logic-design.git,2022-03-21 10:10:11+00:00,,0,AN-0609/logic-design,472281534,Verilog,logic-design,420,0,2022-03-21 10:14:02+00:00,[],None
806,https://github.com/kero-mina/Digital_design_projects.git,2022-03-20 17:47:06+00:00,,0,kero-mina/Digital_design_projects,472057356,Verilog,Digital_design_projects,4383,0,2022-03-20 18:26:32+00:00,[],None
807,https://github.com/gutbu/Test01.git,2022-03-21 12:16:56+00:00,,0,gutbu/Test01,472323156,Verilog,Test01,27,0,2022-05-22 08:08:21+00:00,[],None
808,https://github.com/Apoorva1000/01fe19bec036-ADVANCED-DIGITAL-LOGIC-DESIGN-ADLD-.git,2022-03-20 15:46:46+00:00,,0,Apoorva1000/01fe19bec036-ADVANCED-DIGITAL-LOGIC-DESIGN-ADLD-,472025725,Verilog,01fe19bec036-ADVANCED-DIGITAL-LOGIC-DESIGN-ADLD-,10820,0,2022-04-05 14:14:45+00:00,[],https://api.github.com/licenses/mit
809,https://github.com/UnrealNightZero/verliog_homework.git,2022-03-20 08:55:09+00:00,,0,UnrealNightZero/verliog_homework,471926294,Verilog,verliog_homework,3,0,2022-03-20 09:43:39+00:00,[],None
810,https://github.com/1y1c0c8/Cumputer-Organization.git,2022-03-20 13:54:14+00:00,,0,1y1c0c8/Cumputer-Organization,471995079,Verilog,Cumputer-Organization,1585,0,2022-03-20 13:57:11+00:00,[],None
811,https://github.com/Sumith-Dandgall/FULLADDER.git,2022-03-22 10:14:58+00:00,,0,Sumith-Dandgall/FULLADDER,472711594,Verilog,FULLADDER,12,0,2022-03-22 10:15:37+00:00,[],None
812,https://github.com/zbigos/caravel_personal_target.git,2022-03-22 05:52:02+00:00,,0,zbigos/caravel_personal_target,472631695,Verilog,caravel_personal_target,80847,0,2022-03-22 06:03:25+00:00,[],https://api.github.com/licenses/apache-2.0
813,https://github.com/sicajc/2018_univ_cell_ic_contest.git,2022-03-17 04:10:23+00:00,First try using git and ic contest log,0,sicajc/2018_univ_cell_ic_contest,470843997,Verilog,2018_univ_cell_ic_contest,193,0,2022-03-17 04:10:52+00:00,[],None
814,https://github.com/tmao123/tmao123.git,2022-03-23 05:49:11+00:00,Config files for my GitHub profile.,0,tmao123/tmao123,473053312,Verilog,tmao123,0,0,2022-03-23 05:51:24+00:00,"['config', 'github-config']",None
815,https://github.com/01fe20bec403/Multiplication.git,2022-03-24 17:09:16+00:00,multiplication by repeated addition,0,01fe20bec403/Multiplication,473701079,Verilog,Multiplication,71,0,2022-03-24 17:10:36+00:00,[],None
816,https://github.com/Linkegvh/FYP_BCC.git,2022-03-28 07:48:31+00:00,,0,Linkegvh/FYP_BCC,474898742,Verilog,FYP_BCC,3445,0,2022-03-28 08:19:53+00:00,[],None
817,https://github.com/01fe20bec413/tiktaktoe.git,2022-03-26 13:29:10+00:00,,0,01fe20bec413/tiktaktoe,474356115,Verilog,tiktaktoe,78,0,2022-03-26 13:32:31+00:00,[],None
818,https://github.com/Tommywei0628/Homework.git,2022-03-24 08:34:37+00:00,數位邏輯實習作業,0,Tommywei0628/Homework,473519653,Verilog,Homework,14,0,2022-03-24 11:13:38+00:00,[],None
819,https://github.com/01fe20bec415/memory.git,2022-03-24 15:15:27+00:00,,0,01fe20bec415/memory,473659667,Verilog,memory,54,0,2022-03-24 15:15:48+00:00,[],None
820,https://github.com/Async-Clock/MIPS.git,2022-03-23 21:37:11+00:00,,0,Async-Clock/MIPS,473366045,Verilog,MIPS,5,0,2022-03-23 21:45:07+00:00,[],None
821,https://github.com/Jbalkind/axi_pmesh.git,2022-03-24 02:49:25+00:00,,1,Jbalkind/axi_pmesh,473434576,Verilog,axi_pmesh,33,0,2022-03-24 02:50:30+00:00,[],None
822,https://github.com/zhahchun/CAAI.git,2022-03-23 12:53:12+00:00,Verilog Application,0,zhahchun/CAAI,473186833,Verilog,CAAI,1048,0,2022-03-31 02:58:41+00:00,[],None
823,https://github.com/Prajwalsn17/Greatest_Common_Divisor.git,2022-03-25 13:57:09+00:00,,0,Prajwalsn17/Greatest_Common_Divisor,474030357,Verilog,Greatest_Common_Divisor,70,0,2022-03-25 13:57:42+00:00,[],None
824,https://github.com/Arseniy16/FPGA_LABS.git,2022-03-25 15:22:57+00:00,This repository is for the FPGA course at MIPT,0,Arseniy16/FPGA_LABS,474062638,Verilog,FPGA_LABS,262,0,2022-03-28 15:50:57+00:00,[],None
825,https://github.com/0901122/0325.git,2022-03-25 02:08:50+00:00,,0,0901122/0325,473837612,Verilog,0325,3,0,2022-03-25 02:18:48+00:00,[],None
826,https://github.com/VigneshKPoojari/Ram.git,2022-03-25 14:11:46+00:00,,0,VigneshKPoojari/Ram,474035832,Verilog,Ram,17,0,2022-03-25 14:13:26+00:00,[],None
827,https://github.com/imajiayu/elevator-simulator.git,2022-03-25 09:45:59+00:00,电梯模拟系统，基于verilog，带LED屏幕显示驱动，可下至FPGA板中,1,imajiayu/elevator-simulator,473951466,Verilog,elevator-simulator,2330,0,2022-03-25 09:47:33+00:00,[],None
828,https://github.com/01fe20bec404/PARKINGSYSTEM.git,2022-03-25 09:55:55+00:00,,0,01fe20bec404/PARKINGSYSTEM,473954652,Verilog,PARKINGSYSTEM,332,0,2022-03-25 09:56:20+00:00,[],None
829,https://github.com/alexblue0329/3-8decoder.git,2022-03-24 06:18:43+00:00,,0,alexblue0329/3-8decoder,473480767,Verilog,3-8decoder,2,0,2022-03-24 06:21:32+00:00,[],None
830,https://github.com/jmkim0514/tool_core_gen.git,2022-03-14 15:44:40+00:00,,0,jmkim0514/tool_core_gen,469799218,Verilog,tool_core_gen,219,0,2022-03-14 15:48:05+00:00,[],None
