\hypertarget{_l_e_dpin1_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+L\+E\+Dpin1.h File Reference}
\label{_l_e_dpin1_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin1.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/LEDpin1.h}}


This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler).  


{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Cpu.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Set\+Dir}(Dir)~(\mbox{\hyperlink{group___bit_io_ldd1__module_gaca568e057434a0561214a165387629d5}{Bit\+Io\+Ldd1\+\_\+\+Set\+Dir}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}, (Dir)))
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Get\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd1__module_gab3360cb6abf61e5983bee6a39f337789}{Bit\+Io\+Ldd1\+\_\+\+Get\+Val}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Put\+Val}(Val)~(\mbox{\hyperlink{group___bit_io_ldd1__module_ga753b1b610d7f46784d5e5ec7ca43d6cd}{Bit\+Io\+Ldd1\+\_\+\+Put\+Val}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}, (Val)))
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Clr\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd1__module_ga85c0f352eded8016d2e47bf13c10e14c}{Bit\+Io\+Ldd1\+\_\+\+Clr\+Val}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Set\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd1__module_ga64282ec63632688f21f6b06477f48214}{Bit\+Io\+Ldd1\+\_\+\+Set\+Val}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}))
\item 
\#define {\bfseries L\+E\+Dpin1\+\_\+\+Neg\+Val}()~(\mbox{\hyperlink{group___bit_io_ldd1__module_ga6e66b99e22798dceaadbfffe984ce5d3}{Bit\+Io\+Ldd1\+\_\+\+Neg\+Val}}(\mbox{\hyperlink{group___bit_io_ldd1__module_ga87620b3d6d232d352b6cd29d865efc18}{Bit\+Io\+Ldd1\+\_\+\+Device\+Data}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This component \char`\"{}\+Bit\+I\+O\char`\"{} implements an one-\/bit input/output. It uses one bit/pin of a port. Methods of this component are mostly implemented as a macros (if supported by target language and compiler). 

\begin{DoxyVersion}{Version}
01.\+00 
\end{DoxyVersion}
