# ðŸ§ª 0.18Î¼m CMOS Logic Process Flow (with Co Salicide & Metal-3)

---
### âš ï¸ Caution

> âš ï¸ **Caution: This process flow is a memory-based reference model**  
> The 0.18Î¼m CMOS logic process flow presented here has been reconstructed based on the author's past experience and recollection.  
> The sequence, processing conditions, and dimensions may not fully reflect actual manufacturing specifications, and accuracy is not guaranteed.  
> Please use this content with appropriate discretion and technical judgment.

---

- **Substrate Spec**: Si(100), P-type, 10 Î©Â·cm  
- **Key Features**:
  - Shallow Trench Isolation (STI)
  - Well doping for VT adjustment
  - Co-based self-aligned silicide (Co Salicide)
  - Triple-layer Al interconnect (Metal-1 to Metal-3: ALAâ€“ALC)
  - Ti/TiN barrier with W plugs (3-level via stack)
  - Final pad structure, passivation, and hydrogen sintering
- **Application**: Standard CMOS logic LSI (for core and peripheral integration)

---

## ðŸ“‹ Process Table

| Step Name | Process Description | Category | Purpose | Condition | CD | Thickness | Mask |
|-----------|----------------------|----------|---------|-----------|----|-----------|------|
| FS-DP | SiON protection film deposition | General | Interface protection | 200Ã… @ 700â„ƒ | - | - | - |
| FSN-DP | Oxidation barrier nitride for STI | Field | Field oxidation cap | 1500Ã… @ 750â„ƒ | - | - | - |
| F-PH | Photolithography (mask exposure) | Field | STI pattern definition | - | 0.28Î¼m | - | F |
| F-ET | Etching (RIE etc.) | Field | STI pattern transfer | - | 0.28Î¼m | - | - |
| F-DP | STI oxide trench fill | Field | Shallow trench fill | - | - | 4000Ã… | - |
| F-CMP | STI CMP planarization | Field | Planarization | - | - | - | - |
| PRE-OX | Sacrificial oxide formation | Pre-treatment | Surface conditioning and contamination capture before implantation | Dry OX, ~80Ã… | - | 80Ã… | - |
| NWL-PH | Photolithography (Mask Exposure) | Well | Patterning of N-Well region | - | - | - | NWL |
| NWL-ION | Ion Implantation | Well | Formation of N-Well | 800 keV, 2E13 cmâ»Â² | - | - | - |
| PWL-PH | Photolithography (Mask Exposure) | Well | Patterning of P-Well region | - | - | - | PWL |
| PWL-ION | Ion Implantation | Well | Formation of P-Well | 200 keV, 5E12 cmâ»Â² | - | - | - |
| NCD-PH | Photolithography (Mask Exposure) | CD | Patterning of NMOS channel region | - | - | - | NCD |
| NCD-ION | Ion Implantation (Channel Doping) | CD | Threshold voltage adjustment for NMOS | Boron, 50 keV, 1E13 cmâ»Â² | - | - | - |
| PCD-PH | Photolithography (Mask Exposure) | CD | Patterning of PMOS channel region | - | - | - | PCD |
| PCD-ION | Ion Implantation (Channel Doping) | CD | Threshold voltage adjustment for PMOS | BFâ‚‚, 30 keV, 1E13 cmâ»Â² | - | - | - |
| G-OX | Gate oxide formation | Gate | Channel oxide (EOT control) | Dry OX, EOT=35Ã… | - | 35Ã… | - |
| PLY-DP | Poly-Si gate deposition | Gate | Gate electrode formation | LPCVD | - | 1500Ã… | - |
| PLY-PH | Photolithography | Gate | Poly gate resist patterning | KrF | 0.18Î¼m | - | PLY |
| PLY-ET | Poly gate etching | Gate | Gate structure definition | RIE | 0.18Î¼m | - | - |
| NLD-PH | Photolithography | S/D | NMOS LDD mask | KrF | 0.18Î¼m | - | NLD |
| NLD-ION | Ion implantation | S/D | NMOS LDD doping | As, 30keV, 1E13 | - | - | - |
| PLD-PH | Photolithography | S/D | PMOS LDD mask | KrF | 0.18Î¼m | - | PLD |
| PLD-ION | Ion implantation | S/D | PMOS LDD doping | BFâ‚‚, 30keV, 1E13 | - | - | - |
| SW-DP | Spacer deposition (SiN) | Gate | LDD spacer | LPCVD | - | 800Ã… | - |
| SW-ET | Spacer etching | Gate | Spacer patterning | RIE | - | - | - |
| NLD2-PH | Photolithography | S/D | NMOS 2nd LDD mask | KrF | 0.22Î¼m | - | NLD2 |
| NLD2-ION | Ion implantation | S/D | NMOS deep S/D extension | As, 40keV, 1E13 | - | - | - |
| PLD2-PH | Photolithography | S/D | PMOS 2nd LDD mask | KrF | 0.22Î¼m | - | PLD2 |
| PLD2-ION | Ion implantation | S/D | PMOS deep S/D extension | BFâ‚‚, 40keV, 1E13 | - | - | - |
| CO-SP | Co sputtering | Salicide | Precursor deposition | - | - | 300Ã… | - |
| LMP-ANL | Salicide anneal | Salicide | CoSi formation | 550â„ƒ, 30s | - | - | - |
| CO-ET | Selective Co etch | Salicide | Residual removal | Hâ‚‚SOâ‚„-based | - | - | - |
| LMP2-ANL | Phase transformation anneal | Salicide | CoSiâ‚‚ formation | 750â„ƒ, 30s | - | - | - |
| F2-DP | ILD deposition | ILD | Inter-metal insulation | PE-TEOS | - | 6000Ã… | - |
| F2-CMP | ILD CMP | CMP | Planarization | CMP | - | - | - |
| CNT-PH | Photolithography | Via | Via-1 patterning | - | 0.24Î¼m | - | CNT |
| CNT-ET | Etching | Via | Via-1 transfer | - | 0.24Î¼m | - | - |
| TIN-SP | Ti/TiN barrier deposition | Via | Barrier formation | 300Ã… | - | 300Ã… | - |
| CW-DP | W plug fill | Plug | Via-1 fill | - | - | 5000Ã… | - |
| CW-CMP | W CMP | Plug | Planarization | CMP | - | - | - |
| ALA-SP | Al deposition (Metal-1) | Interconnect | Local routing | - | - | 6000Ã… | - |
| ALA-PH | Photolithography | Interconnect | Metal-1 pattern | - | 0.28Î¼m | - | ALA |
| ALA-ET | Etching | Interconnect | Metal-1 transfer | - | 0.28Î¼m | - | - |
| HLA-DP | ILD-1 deposition | ILD | Above Metal-1 | PE-TEOS | - | 6000Ã… | - |
| HLA-PH | Photolithography | ILD | Via-2 patterning | RIE + litho | 0.24Î¼m | - | HLA |
| HLA-ET | Etching | ILD | Via-2 transfer | RIE + litho | 0.24Î¼m | - | - |
| TINA-SP | Ti/TiN barrier | Barrier | Via-2 barrier | 300Ã… | - | 300Ã… | - |
| HWA-DP | W plug fill (Via-2) | Plug | Metal-2 contact | W-CVD | - | 5000Ã… | - |
| HWA-CMP | W CMP (Via-2) | Plug | Planarization | CMP | - | - | - |
| ALB-SP | Al deposition (Metal-2) | Interconnect | Intermediate metal | - | - | 6000Ã… | - |
| ALB-PH | Photolithography | Interconnect | Metal-2 pattern | - | 0.35Î¼m | - | ALB |
| ALB-ET | Etching | Interconnect | Metal-2 transfer | - | 0.35Î¼m | - | - |
| HLB-DP | ILD-2 deposition | ILD | Above Metal-2 | PE-TEOS | - | 6000Ã… | - |
| HLB-PH | Photolithography | ILD | Via-3 patterning | RIE + litho | 0.28Î¼m | - | HLB |
| HLB-ET | Etching | ILD | Via-3 transfer | RIE + litho | 0.28Î¼m | - | - |
| TINB-SP | Ti/TiN barrier | Barrier | Via-3 barrier | 300Ã… | - | 300Ã… | - |
| HWB-DP | W plug fill (Via-3) | Plug | Metal-3 contact | W-CVD | - | 5000Ã… | - |
| HWB-CMP | W CMP (Via-3) | Plug | Planarization | CMP | - | - | - |
| ALC-SP | Al deposition (Metal-3) | Interconnect | Global routing | - | - | 8000Ã… | - |
| ALC-PH | Photolithography | Interconnect | Metal-3 pattern | - | 0.5Î¼m | - | ALC |
| ALC-ET | Etching | Interconnect | Metal-3 transfer | - | 0.5Î¼m | - | - |
| HLC-DP | ILD-3 deposition | ILD | Above Metal-3 | PE-TEOS | - | 6000Ã… | - |
| HLC-PH | Photolithography | ILD | Pad via patterning | RIE + litho | 0.35Î¼m | - | HLC |
| HLC-ET | Etching | ILD | Pad via transfer | RIE + litho | 0.35Î¼m | - | - |
| TINC-SP | Ti/TiN barrier | Barrier | Pad via barrier | 300Ã… | - | 300Ã… | - |
| HWC-DP | W plug fill (Pad via) | Plug | Pad contact | W-CVD | - | 5000Ã… | - |
| HWC-CMP | W CMP (Pad via) | Plug | Planarization | CMP | - | - | - |
| ALD-SP | Al deposition (Pad) | Pad | Bond pad formation | - | - | 10000Ã… | - |
| ALD-PH | Photolithography | Pad | Pad pattern | - | 3.0Î¼m | - | PAD |
| ALD-ET | Etching | Pad | Pad transfer | - | 3.0Î¼m | - | - |
| PAD-DP | Passivation deposition | Protection | Surface/environmental protection | SiN+SiOâ‚‚ | - | 8000Ã… | - |
| PAD-PH | Photolithography | Protection | Opening pattern | - | 3.0Î¼m | - | PAD |
| PAD-ET | Etching | Protection | Final pad opening | - | 3.0Î¼m | - | - |
| AL-SNT | Hydrogen sintering | Surface treatment | Al oxide reduction / interface stabilization | Hâ‚‚/Nâ‚‚, 420â„ƒ, 30min | - | - | - |
| E-TEST | Electrical test | Test | Vth, Ioff measurement | Automatic tester | - | - | - |

---

## ðŸ§© Exposure Conditions by Lithography Step

| Step Name | Target Layer | CD | Mask | Purpose | Suggested Exposure Source | Notes |
|-----------|---------------|-----|------|---------|----------------------------|-------|
| F-PH | STI Isolation | 0.28Î¼m | F | STI trench patterning | **KrF** | Originally i-line capable, but KrF preferred for 0.18Î¼m |
| NWL-PH | N-Well | - | NWL | Define N-Well region | **i-line** | CD > 0.6Î¼m, no high resolution required |
| PWL-PH | P-Well | - | PWL | Define P-Well region | **i-line** | Same as above |
| NCD-PH | NMOS Channel | - | NCD | Define N-channel doping area | **i-line** | Low-resolution layer |
| PCD-PH | PMOS Channel | - | PCD | Define P-channel doping area | **i-line** | Same as above |
| PLY-PH | Poly Gate | 0.18Î¼m | PLY | Poly gate patterning | **KrF** | Most critical layer (CD control required) |
| NLD-PH | NMOS LDD | 0.18Î¼m | NLD | Source/Drain LDD | **KrF** | Requires tight resolution control |
| PLD-PH | PMOS LDD | 0.18Î¼m | PLD | Source/Drain LDD | **KrF** | Same as above |
| NLD2-PH | NMOS Deep S/D | 0.22Î¼m | NLD2 | Deep S/D extension | **KrF** | Beyond i-line limit |
| PLD2-PH | PMOS Deep S/D | 0.22Î¼m | PLD2 | Deep S/D extension | **KrF** | Same as above |
| CNT-PH | Contact/Via | 0.24Î¼m | CNT | Contact hole opening | **KrF** | i-line resolution not sufficient |
| ALA-PH | Metal-1 | 0.28Î¼m | ALA | Cell routing | **KrF** | Dense metal layer |
| HLA-PH | ILD-1 / Via-1 | 0.24Î¼m | HLA | Via to Metal-2 | **KrF** | Resolution stability preferred |
| ALB-PH | Metal-2 | 0.35Î¼m | ALB | Intermediate metal | **i-line** | CD allows i-line resolution |
| HLB-PH | ILD-2 / Via-2 | 0.28Î¼m | HLB | Via to Metal-3 | **KrF** | i-line borderline; KrF preferred |
| ALC-PH | Metal-3 | 0.5Î¼m | ALC | Global routing | **g-line / i-line** | CD is large; legacy tool compatible |
| HLC-PH | ILD-3 / Via-3 | 0.35Î¼m | HLC | Pad-level via | **i-line** | i-line sufficient |
| ALD-PH | Pad Metal | 3.0Î¼m | PAD | Bond pad opening | **g-line** | Very large CD |
| PAD-PH | Passivation | 3.0Î¼m | PAD | Final pad opening | **g-line** | Same as above |

---

### ðŸ”— 0.18Î¼m CMOS E-TEST Parameter List  
ðŸ‘‰ **[Appendix: E-TEST Procedures and Measurement Conditions (0.18Î¼m)](../chapter6_test_and_package/appendix_etest_018.md)**

---
