# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do two_bit_computer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/Sum_str.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:38 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/Sum_str.v 
# -- Compiling module Sum_str
# 
# Top level modules:
# 	Sum_str
# End time: 10:17:38 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/diff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:38 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/diff.v 
# -- Compiling module diff
# 
# Top level modules:
# 	diff
# End time: 10:17:38 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:39 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/error.v 
# -- Compiling module error
# 
# Top level modules:
# 	error
# End time: 10:17:39 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/combinedBehavioral.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:39 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/combinedBehavioral.v 
# -- Compiling module combinedBehavioral
# 
# Top level modules:
# 	combinedBehavioral
# End time: 10:17:39 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:39 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/two_bit_computer.v 
# -- Compiling module two_bit_computer
# 
# Top level modules:
# 	two_bit_computer
# End time: 10:17:39 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1 {C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/testBench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:39 on Feb 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1" C:/Users/Ryan/Documents/Personal/spring2019/3700/3700_labs/lab_1/testBench.v 
# -- Compiling module testBench
# 
# Top level modules:
# 	testBench
# End time: 10:17:39 on Feb 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testBench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testBench 
# Start time: 10:17:40 on Feb 01,2019
# Loading work.testBench
# Loading work.two_bit_computer
# Loading work.Sum_str
# Loading work.diff
# Loading work.error
# Loading work.combinedBehavioral
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 10:24:35 on Feb 01,2019, Elapsed time: 0:06:55
# Errors: 0, Warnings: 0
