// Seed: 3196883982
module module_0 (
    input wor  id_0,
    input wand id_1
);
  assign id_3[1] = id_1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input uwire id_2,
    output supply0 id_3,
    output wire id_4
);
  wand id_6;
  supply0 id_7 = id_2;
  uwire id_8;
  supply1 id_9;
  assign id_9 = id_8 < id_7;
  assign id_9 = id_0;
  wire id_10;
  initial begin
    if (1) begin
      assert (1);
    end
    id_8 = id_8;
  end
  module_0(
      id_7, id_0
  );
  always
    if (id_6) begin
      id_8 = 1;
    end
endmodule
