
5. Printing statistics.

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           24

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            6
     $adffe                          7
     $and                            3
     $eq                             6
     $logic_not                      1
     $mux                           15
     $reduce_bool                    7

=== $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram ===

   Number of wires:                  9
   Number of wire bits:             58
   Number of public wires:           5
   Number of public wire bits:      26
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                  6
     $dffe                           8
     $mux                           17

=== bvb ===

   Number of wires:                 30
   Number of wire bits:           1134
   Number of public wires:          20
   Number of public wire bits:     745
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                           32
     $adffe                         10
     $and                            2
     $dffe                          41
     $not                            3
     $reduce_and                     2
     $shl                           64
     $shr                          320

=== design hierarchy ===

   bvb                               1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      0
       $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      0
     $paramod$c5846c4e06878c36e812a0746f90a79309de398c\spram      0

   Number of wires:                 30
   Number of wire bits:           1134
   Number of public wires:          20
   Number of public wire bits:     745
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 50
     $add                           32
     $adffe                         10
     $and                            2
     $dffe                          41
     $not                            3
     $reduce_and                     2
     $shl                           64
     $shr                          320

