{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741790945686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741790945692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 08:49:05 2025 " "Processing started: Wed Mar 12 08:49:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741790945692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790945692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Controller -c Top_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Controller -c Top_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790945692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741790946262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741790946263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderbdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBDC " "Found entity 1: decoderBDC" {  } { { "decoderBDC.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/decoderBDC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7seg " "Found entity 1: Decoder7seg" {  } { { "Decoder7seg.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Controller " "Found entity 1: Top_Controller" {  } { { "Top_Controller.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladderbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladderbit " "Found entity 1: fulladderbit" {  } { { "fulladderbit.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/fulladderbit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Controller_tb " "Found entity 1: Top_Controller_tb" {  } { { "Top_Controller_tb.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_prob1.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_prob1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_prob1 " "Found entity 1: Decoder_prob1" {  } { { "Decoder_prob1.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder_prob1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_prob3.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_prob3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_prob3 " "Found entity 1: Adder_prob3" {  } { { "Adder_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Adder_prob3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_prob3.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_prob3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_prob3 " "Found entity 1: deco_prob3" {  } { { "deco_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_prob3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_prob3.sv 1 1 " "Found 1 design units, including 1 entities, in source file sub_prob3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_prob3 " "Found entity 1: Sub_prob3" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_sub3.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_sub3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_sub3 " "Found entity 1: deco_sub3" {  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790955732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790955732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Controller " "Elaborating entity \"Top_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741790955792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Top_Controller.sv(26) " "Verilog HDL assignment warning at Top_Controller.sv(26): truncated value with size 32 to match size of target (2)" {  } { { "Top_Controller.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741790955793 "|Top_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_prob1 Decoder_prob1:decoder_inst " "Elaborating entity \"Decoder_prob1\" for hierarchy \"Decoder_prob1:decoder_inst\"" {  } { { "Top_Controller.sv" "decoder_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderBDC Decoder_prob1:decoder_inst\|decoderBDC:bdc_decoder " "Elaborating entity \"decoderBDC\" for hierarchy \"Decoder_prob1:decoder_inst\|decoderBDC:bdc_decoder\"" {  } { { "Decoder_prob1.sv" "bdc_decoder" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder_prob1.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7seg Decoder_prob1:decoder_inst\|Decoder7seg:seg_decoder " "Elaborating entity \"Decoder7seg\" for hierarchy \"Decoder_prob1:decoder_inst\|Decoder7seg:seg_decoder\"" {  } { { "Decoder_prob1.sv" "seg_decoder" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Decoder_prob1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_prob3 Adder_prob3:adder_inst " "Elaborating entity \"Adder_prob3\" for hierarchy \"Adder_prob3:adder_inst\"" {  } { { "Top_Controller.sv" "adder_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladderbit Adder_prob3:adder_inst\|fulladderbit:FA0 " "Elaborating entity \"fulladderbit\" for hierarchy \"Adder_prob3:adder_inst\|fulladderbit:FA0\"" {  } { { "Adder_prob3.sv" "FA0" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Adder_prob3.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_prob3 Adder_prob3:adder_inst\|deco_prob3:decoder_inst " "Elaborating entity \"deco_prob3\" for hierarchy \"Adder_prob3:adder_inst\|deco_prob3:decoder_inst\"" {  } { { "Adder_prob3.sv" "decoder_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Adder_prob3.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_prob3 Sub_prob3:sub_inst " "Elaborating entity \"Sub_prob3\" for hierarchy \"Sub_prob3:sub_inst\"" {  } { { "Top_Controller.sv" "sub_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_sub3 Sub_prob3:sub_inst\|deco_sub3:topdec " "Elaborating entity \"deco_sub3\" for hierarchy \"Sub_prob3:sub_inst\|deco_sub3:topdec\"" {  } { { "Sub_prob3.sv" "topdec" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790955812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deco_sub3.sv(11) " "Verilog HDL assignment warning at deco_sub3.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741790955813 "|Top_Controller|Sub_prob3:sub_inst|deco_sub3:topdec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 deco_sub3.sv(12) " "Verilog HDL assignment warning at deco_sub3.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741790955813 "|Top_Controller|Sub_prob3:sub_inst|deco_sub3:topdec"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sub_prob3:sub_inst\|deco_sub3:topdec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sub_prob3:sub_inst\|deco_sub3:topdec\|Div0\"" {  } { { "deco_sub3.sv" "Div0" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741790956148 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sub_prob3:sub_inst\|deco_sub3:topdec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sub_prob3:sub_inst\|deco_sub3:topdec\|Mod0\"" {  } { { "deco_sub3.sv" "Mod0" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741790956148 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741790956148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Div0\"" {  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790956199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Div0 " "Instantiated megafunction \"Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956199 ""}  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741790956199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790956245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790956245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790956264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790956264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790956285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790956285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Mod0\"" {  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790956297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Mod0 " "Instantiated megafunction \"Sub_prob3:sub_inst\|deco_sub3:topdec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741790956297 ""}  } { { "deco_sub3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/deco_sub3.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741790956297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741790956346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790956346 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[0\] Sub_prob3:sub_inst\|value\[0\]~_emulated Sub_prob3:sub_inst\|value\[0\]~1 " "Register \"Sub_prob3:sub_inst\|value\[0\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[0\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[0\]~1\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[1\] Sub_prob3:sub_inst\|value\[1\]~_emulated Sub_prob3:sub_inst\|value\[1\]~5 " "Register \"Sub_prob3:sub_inst\|value\[1\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[1\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[1\]~5\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[2\] Sub_prob3:sub_inst\|value\[2\]~_emulated Sub_prob3:sub_inst\|value\[2\]~9 " "Register \"Sub_prob3:sub_inst\|value\[2\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[2\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[2\]~9\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[3\] Sub_prob3:sub_inst\|value\[3\]~_emulated Sub_prob3:sub_inst\|value\[3\]~13 " "Register \"Sub_prob3:sub_inst\|value\[3\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[3\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[3\]~13\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[4\] Sub_prob3:sub_inst\|value\[4\]~_emulated Sub_prob3:sub_inst\|value\[4\]~17 " "Register \"Sub_prob3:sub_inst\|value\[4\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[4\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[4\]~17\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Sub_prob3:sub_inst\|value\[5\] Sub_prob3:sub_inst\|value\[5\]~_emulated Sub_prob3:sub_inst\|value\[5\]~21 " "Register \"Sub_prob3:sub_inst\|value\[5\]\" is converted into an equivalent circuit using register \"Sub_prob3:sub_inst\|value\[5\]~_emulated\" and latch \"Sub_prob3:sub_inst\|value\[5\]~21\"" {  } { { "Sub_prob3.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Sub_prob3.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741790956476 "|Top_Controller|Sub_prob3:sub_inst|value[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1741790956476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "Top_Controller.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741790956531 "|Top_Controller|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "Top_Controller.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741790956531 "|Top_Controller|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] VCC " "Pin \"seg1\[0\]\" is stuck at VCC" {  } { { "Top_Controller.sv" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Extra/Top_Controller.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741790956531 "|Top_Controller|seg1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741790956531 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741790956613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741790956963 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741790956963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741790957013 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741790957013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741790957013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741790957013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741790957031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 08:49:17 2025 " "Processing ended: Wed Mar 12 08:49:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741790957031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741790957031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741790957031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741790957031 ""}
