{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 23 15:17:29 2011 " "Info: Processing started: Sat Jul 23 15:17:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|fref " "Warning: Node \"gate_control:b2v_inst3\|fref\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s100hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s100hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s10hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s10hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "gate_control:b2v_inst3\|dp_s1hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s1hz\" is a latch" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[0\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[0\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[1\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[1\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[2\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[2\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[3\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[3\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[4\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[4\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[5\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[5\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dispdecoder:b2v_inst5\|data_out\[6\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[6\]\" is a latch" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[6\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[6\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[5\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[5\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[4\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[4\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[3\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[3\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[2\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[2\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[1\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[1\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "dispdecoder:b2v_inst5\|data_out\[0\] " "Warning: Node \"dispdecoder:b2v_inst5\|data_out\[0\]\"" {  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "gate_control:b2v_inst3\|dp_s1hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s1hz\"" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "gate_control:b2v_inst3\|dp_s100hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s100hz\"" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "gate_control:b2v_inst3\|dp_s10hz " "Warning: Node \"gate_control:b2v_inst3\|dp_s10hz\"" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "gate_control:b2v_inst3\|fref " "Warning: Node \"gate_control:b2v_inst3\|fref\"" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "F_in " "Info: Assuming node \"F_in\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 37 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "F_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW2 " "Info: Assuming node \"SW2\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW1 " "Info: Assuming node \"SW1\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 35 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW0 " "Info: Assuming node \"SW0\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 36 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "10 " "Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "gate_control:b2v_inst3\|wire_2 " "Info: Detected ripple clock \"gate_control:b2v_inst3\|wire_2\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|wire_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "gate_control:b2v_inst3\|Latch_EN " "Info: Detected gated clock \"gate_control:b2v_inst3\|Latch_EN\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 9 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|Latch_EN" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:b2v_inst1\|f10hz " "Info: Detected ripple clock \"fdiv:b2v_inst1\|f10hz\" as buffer" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:b2v_inst1\|f10hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:b2v_inst1\|f1hz " "Info: Detected ripple clock \"fdiv:b2v_inst1\|f1hz\" as buffer" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:b2v_inst1\|f1hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:b2v_inst1\|f1khz " "Info: Detected ripple clock \"fdiv:b2v_inst1\|f1khz\" as buffer" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:b2v_inst1\|f1khz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "gate_control:b2v_inst3\|fref~0 " "Info: Detected gated clock \"gate_control:b2v_inst3\|fref~0\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|fref~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fdiv:b2v_inst1\|f100hz " "Info: Detected ripple clock \"fdiv:b2v_inst1\|f100hz\" as buffer" {  } { { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:b2v_inst1\|f100hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "gate_control:b2v_inst3\|fref~1 " "Info: Detected gated clock \"gate_control:b2v_inst3\|fref~1\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|fref~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "gate_control:b2v_inst3\|dp_s1hz~0 " "Info: Detected gated clock \"gate_control:b2v_inst3\|dp_s1hz~0\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|dp_s1hz~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gate_control:b2v_inst3\|wire_1 " "Info: Detected ripple clock \"gate_control:b2v_inst3\|wire_1\" as buffer" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "gate_control:b2v_inst3\|wire_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "F_in register counter:b2v_inst\|Q0\[3\] register counter:b2v_inst\|Q5\[3\] 183.69 MHz 5.444 ns Internal " "Info: Clock \"F_in\" has Internal fmax of 183.69 MHz between source register \"counter:b2v_inst\|Q0\[3\]\" and destination register \"counter:b2v_inst\|Q5\[3\]\" (period= 5.444 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.175 ns + Longest register register " "Info: + Longest register to register delay is 5.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:b2v_inst\|Q0\[3\] 1 REG LCFF_X26_Y18_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 3; REG Node = 'counter:b2v_inst\|Q0\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:b2v_inst|Q0[3] } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.647 ns) 1.121 ns counter:b2v_inst\|LessThan0~0 2 COMB LCCOMB_X26_Y18_N6 7 " "Info: 2: + IC(0.474 ns) + CELL(0.647 ns) = 1.121 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 7; COMB Node = 'counter:b2v_inst\|LessThan0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { counter:b2v_inst|Q0[3] counter:b2v_inst|LessThan0~0 } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.370 ns) 2.205 ns counter:b2v_inst\|Q3\[3\]~0 3 COMB LCCOMB_X26_Y18_N8 3 " "Info: 3: + IC(0.714 ns) + CELL(0.370 ns) = 2.205 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 3; COMB Node = 'counter:b2v_inst\|Q3\[3\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { counter:b2v_inst|LessThan0~0 counter:b2v_inst|Q3[3]~0 } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 2.961 ns counter:b2v_inst\|Q5\[3\]~1 4 COMB LCCOMB_X26_Y18_N4 4 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 2.961 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 4; COMB Node = 'counter:b2v_inst\|Q5\[3\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { counter:b2v_inst|Q3[3]~0 counter:b2v_inst|Q5[3]~1 } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.855 ns) 5.175 ns counter:b2v_inst\|Q5\[3\] 5 REG LCFF_X22_Y17_N5 7 " "Info: 5: + IC(1.359 ns) + CELL(0.855 ns) = 5.175 ns; Loc. = LCFF_X22_Y17_N5; Fanout = 7; REG Node = 'counter:b2v_inst\|Q5\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { counter:b2v_inst|Q5[3]~1 counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.242 ns ( 43.32 % ) " "Info: Total cell delay = 2.242 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 56.68 % ) " "Info: Total interconnect delay = 2.933 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { counter:b2v_inst|Q0[3] counter:b2v_inst|LessThan0~0 counter:b2v_inst|Q3[3]~0 counter:b2v_inst|Q5[3]~1 counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { counter:b2v_inst|Q0[3] {} counter:b2v_inst|LessThan0~0 {} counter:b2v_inst|Q3[3]~0 {} counter:b2v_inst|Q5[3]~1 {} counter:b2v_inst|Q5[3] {} } { 0.000ns 0.474ns 0.714ns 0.386ns 1.359ns } { 0.000ns 0.647ns 0.370ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.005 ns - Smallest " "Info: - Smallest clock skew is -0.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F_in destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"F_in\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns F_in 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'F_in'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_in } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns F_in~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'F_in~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { F_in F_in~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 2.852 ns counter:b2v_inst\|Q5\[3\] 3 REG LCFF_X22_Y17_N5 7 " "Info: 3: + IC(0.917 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X22_Y17_N5; Fanout = 7; REG Node = 'counter:b2v_inst\|Q5\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { F_in~clkctrl counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.97 % ) " "Info: Total cell delay = 1.796 ns ( 62.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 37.03 % ) " "Info: Total interconnect delay = 1.056 ns ( 37.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { F_in F_in~clkctrl counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q5[3] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "F_in source 2.857 ns - Longest register " "Info: - Longest clock path from clock \"F_in\" to source register is 2.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns F_in 1 CLK PIN_24 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'F_in'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { F_in } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.269 ns F_in~clkctrl 2 COMB CLKCTRL_G1 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.269 ns; Loc. = CLKCTRL_G1; Fanout = 25; COMB Node = 'F_in~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { F_in F_in~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.857 ns counter:b2v_inst\|Q0\[3\] 3 REG LCFF_X26_Y18_N13 3 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.857 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 3; REG Node = 'counter:b2v_inst\|Q0\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { F_in~clkctrl counter:b2v_inst|Q0[3] } "NODE_NAME" } } { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.86 % ) " "Info: Total cell delay = 1.796 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { F_in F_in~clkctrl counter:b2v_inst|Q0[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q0[3] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { F_in F_in~clkctrl counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q5[3] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { F_in F_in~clkctrl counter:b2v_inst|Q0[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q0[3] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "counter.v" "" { Text "E:/my design_fpga/frequency/main/counter.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { counter:b2v_inst|Q0[3] counter:b2v_inst|LessThan0~0 counter:b2v_inst|Q3[3]~0 counter:b2v_inst|Q5[3]~1 counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.175 ns" { counter:b2v_inst|Q0[3] {} counter:b2v_inst|LessThan0~0 {} counter:b2v_inst|Q3[3]~0 {} counter:b2v_inst|Q5[3]~1 {} counter:b2v_inst|Q5[3] {} } { 0.000ns 0.474ns 0.714ns 0.386ns 1.359ns } { 0.000ns 0.647ns 0.370ns 0.370ns 0.855ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { F_in F_in~clkctrl counter:b2v_inst|Q5[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q5[3] {} } { 0.000ns 0.000ns 0.139ns 0.917ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.857 ns" { F_in F_in~clkctrl counter:b2v_inst|Q0[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.857 ns" { F_in {} F_in~combout {} F_in~clkctrl {} counter:b2v_inst|Q0[3] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW2 register gate_control:b2v_inst3\|wire_1 register gate_control:b2v_inst3\|wire_2 264.97 MHz 3.774 ns Internal " "Info: Clock \"SW2\" has Internal fmax of 264.97 MHz between source register \"gate_control:b2v_inst3\|wire_1\" and destination register \"gate_control:b2v_inst3\|wire_2\" (period= 3.774 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register register " "Info: + Longest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.460 ns) 0.925 ns gate_control:b2v_inst3\|wire_2 2 REG LCFF_X17_Y17_N17 1 " "Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 49.73 % ) " "Info: Total cell delay = 0.460 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 50.27 % ) " "Info: Total interconnect delay = 0.465 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.698 ns - Smallest " "Info: - Smallest clock skew is -0.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 destination 4.692 ns + Shortest register " "Info: + Shortest clock path from clock \"SW2\" to destination register is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW2 1 CLK PIN_6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.206 ns) 3.128 ns gate_control:b2v_inst3\|fref~1 2 COMB LCCOMB_X17_Y17_N26 2 " "Info: 2: + IC(1.917 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { SW2 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 3.693 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.565 ns) = 3.693 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.692 ns gate_control:b2v_inst3\|wire_2 4 REG LCFF_X17_Y17_N17 1 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.692 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 52.05 % ) " "Info: Total cell delay = 2.442 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.250 ns ( 47.95 % ) " "Info: Total interconnect delay = 2.250 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 source 5.390 ns - Longest register " "Info: - Longest clock path from clock \"SW2\" to source register is 5.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW2 1 CLK PIN_6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.202 ns) 3.126 ns gate_control:b2v_inst3\|fref~0 2 COMB LCCOMB_X17_Y17_N8 1 " "Info: 2: + IC(1.919 ns) + CELL(0.202 ns) = 3.126 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { SW2 gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 3.826 ns gate_control:b2v_inst3\|fref~1 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 4.391 ns gate_control:b2v_inst3\|fref 4 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 4.391 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.390 ns gate_control:b2v_inst3\|wire_1 5 REG LCFF_X17_Y17_N5 31 " "Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 5.390 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 51.15 % ) " "Info: Total cell delay = 2.757 ns ( 51.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.633 ns ( 48.85 % ) " "Info: Total interconnect delay = 2.633 ns ( 48.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW1 register gate_control:b2v_inst3\|wire_1 register gate_control:b2v_inst3\|wire_2 242.6 MHz 4.122 ns Internal " "Info: Clock \"SW1\" has Internal fmax of 242.6 MHz between source register \"gate_control:b2v_inst3\|wire_1\" and destination register \"gate_control:b2v_inst3\|wire_2\" (period= 4.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register register " "Info: + Longest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.460 ns) 0.925 ns gate_control:b2v_inst3\|wire_2 2 REG LCFF_X17_Y17_N17 1 " "Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 49.73 % ) " "Info: Total cell delay = 0.460 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 50.27 % ) " "Info: Total interconnect delay = 0.465 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.872 ns - Smallest " "Info: - Smallest clock skew is -0.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW1 destination 5.353 ns + Shortest register " "Info: + Shortest clock path from clock \"SW1\" to destination register is 5.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW1 1 CLK PIN_27 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.319 ns) 3.606 ns gate_control:b2v_inst3\|dp_s1hz~0 2 COMB LCCOMB_X17_Y17_N14 2 " "Info: 2: + IC(2.157 ns) + CELL(0.319 ns) = 3.606 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|dp_s1hz~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.748 ns) 4.354 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.354 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.353 ns gate_control:b2v_inst3\|wire_2 4 REG LCFF_X17_Y17_N17 1 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.353 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 53.48 % ) " "Info: Total cell delay = 2.863 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 46.52 % ) " "Info: Total interconnect delay = 2.490 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW1 source 6.225 ns - Longest register " "Info: - Longest clock path from clock \"SW1\" to source register is 6.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW1 1 CLK PIN_27 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.651 ns) 3.961 ns gate_control:b2v_inst3\|fref~0 2 COMB LCCOMB_X17_Y17_N8 1 " "Info: 2: + IC(2.180 ns) + CELL(0.651 ns) = 3.961 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { SW1 gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 4.661 ns gate_control:b2v_inst3\|fref~1 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 4.661 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 5.226 ns gate_control:b2v_inst3\|fref 4 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 5.226 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 6.225 ns gate_control:b2v_inst3\|wire_1 5 REG LCFF_X17_Y17_N5 31 " "Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 6.225 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.331 ns ( 53.51 % ) " "Info: Total cell delay = 3.331 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.894 ns ( 46.49 % ) " "Info: Total interconnect delay = 2.894 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW0 register register gate_control:b2v_inst3\|wire_1 gate_control:b2v_inst3\|wire_2 340.02 MHz Internal " "Info: Clock \"SW0\" Internal fmax is restricted to 340.02 MHz between source register \"gate_control:b2v_inst3\|wire_1\" and destination register \"gate_control:b2v_inst3\|wire_2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register register " "Info: + Longest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.460 ns) 0.925 ns gate_control:b2v_inst3\|wire_2 2 REG LCFF_X17_Y17_N17 1 " "Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 49.73 % ) " "Info: Total cell delay = 0.460 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 50.27 % ) " "Info: Total interconnect delay = 0.465 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0 destination 5.485 ns + Shortest register " "Info: + Shortest clock path from clock \"SW0\" to destination register is 5.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns SW0 1 CLK PIN_28 5 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'SW0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.624 ns) 3.738 ns gate_control:b2v_inst3\|dp_s1hz~0 2 COMB LCCOMB_X17_Y17_N14 2 " "Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.738 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|dp_s1hz~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.748 ns) 4.486 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.486 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.485 ns gate_control:b2v_inst3\|wire_2 4 REG LCFF_X17_Y17_N17 1 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.485 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 57.94 % ) " "Info: Total cell delay = 3.178 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.307 ns ( 42.06 % ) " "Info: Total interconnect delay = 2.307 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW0 source 5.485 ns - Longest register " "Info: - Longest clock path from clock \"SW0\" to source register is 5.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns SW0 1 CLK PIN_28 5 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 5; CLK Node = 'SW0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.974 ns) + CELL(0.624 ns) 3.738 ns gate_control:b2v_inst3\|dp_s1hz~0 2 COMB LCCOMB_X17_Y17_N14 2 " "Info: 2: + IC(1.974 ns) + CELL(0.624 ns) = 3.738 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|dp_s1hz~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.748 ns) 4.486 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.486 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.485 ns gate_control:b2v_inst3\|wire_1 4 REG LCFF_X17_Y17_N5 31 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.485 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 57.94 % ) " "Info: Total cell delay = 3.178 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.307 ns ( 42.06 % ) " "Info: Total interconnect delay = 2.307 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.485 ns" { SW0 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.485 ns" { SW0 {} SW0~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.974ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.624ns 0.748ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { gate_control:b2v_inst3|wire_2 {} } {  } {  } "" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register gate_control:b2v_inst3\|wire_1 register gate_control:b2v_inst3\|wire_2 81.01 MHz 12.344 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 81.01 MHz between source register \"gate_control:b2v_inst3\|wire_1\" and destination register \"gate_control:b2v_inst3\|wire_2\" (period= 12.344 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.925 ns + Longest register register " "Info: + Longest register to register delay is 0.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.460 ns) 0.925 ns gate_control:b2v_inst3\|wire_2 2 REG LCFF_X17_Y17_N17 1 " "Info: 2: + IC(0.465 ns) + CELL(0.460 ns) = 0.925 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 49.73 % ) " "Info: Total cell delay = 0.460 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.465 ns ( 50.27 % ) " "Info: Total interconnect delay = 0.465 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.983 ns - Smallest " "Info: - Smallest clock skew is -4.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 10.435 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 10.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.572 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X13_Y10_N13 2 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.970 ns) 6.060 ns fdiv:b2v_inst1\|f100hz 3 REG LCFF_X9_Y6_N31 3 " "Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f100hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.624 ns) 8.871 ns gate_control:b2v_inst3\|fref~1 4 COMB LCCOMB_X17_Y17_N26 2 " "Info: 4: + IC(2.187 ns) + CELL(0.624 ns) = 8.871 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 9.436 ns gate_control:b2v_inst3\|fref 5 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 5: + IC(0.000 ns) + CELL(0.565 ns) = 9.436 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 10.435 ns gate_control:b2v_inst3\|wire_2 6 REG LCFF_X17_Y17_N17 1 " "Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 10.435 ns; Loc. = LCFF_X17_Y17_N17; Fanout = 1; REG Node = 'gate_control:b2v_inst3\|wire_2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.935 ns ( 47.29 % ) " "Info: Total cell delay = 4.935 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 52.71 % ) " "Info: Total interconnect delay = 5.500 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 15.418 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 15.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.572 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X13_Y10_N13 2 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.970 ns) 6.060 ns fdiv:b2v_inst1\|f100hz 3 REG LCFF_X9_Y6_N31 3 " "Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f100hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.970 ns) 8.909 ns fdiv:b2v_inst1\|f10hz 4 REG LCFF_X16_Y10_N13 3 " "Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f10hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.970 ns) 11.019 ns fdiv:b2v_inst1\|f1hz 5 REG LCFF_X15_Y14_N23 1 " "Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1\|f1hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.624 ns) 13.154 ns gate_control:b2v_inst3\|fref~0 6 COMB LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 13.854 ns gate_control:b2v_inst3\|fref~1 7 COMB LCCOMB_X17_Y17_N26 2 " "Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 14.419 ns gate_control:b2v_inst3\|fref 8 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 15.418 ns gate_control:b2v_inst3\|wire_1 9 REG LCFF_X17_Y17_N5 31 " "Info: 9: + IC(0.333 ns) + CELL(0.666 ns) = 15.418 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.194 ns ( 46.66 % ) " "Info: Total cell delay = 7.194 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.224 ns ( 53.34 % ) " "Info: Total interconnect delay = 8.224 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.925 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.465ns } { 0.000ns 0.460ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_2 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW2 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"SW2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "gate_control:b2v_inst3\|wire_1 gate_control:b2v_inst3\|wire_1 SW2 199 ps " "Info: Found hold time violation between source  pin or register \"gate_control:b2v_inst3\|wire_1\" and destination pin or register \"gate_control:b2v_inst3\|wire_1\" for clock \"SW2\" (Hold time is 199 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.698 ns + Largest " "Info: + Largest clock skew is 0.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 destination 5.390 ns + Longest register " "Info: + Longest clock path from clock \"SW2\" to destination register is 5.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW2 1 CLK PIN_6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.202 ns) 3.126 ns gate_control:b2v_inst3\|fref~0 2 COMB LCCOMB_X17_Y17_N8 1 " "Info: 2: + IC(1.919 ns) + CELL(0.202 ns) = 3.126 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { SW2 gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 3.826 ns gate_control:b2v_inst3\|fref~1 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 3.826 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 4.391 ns gate_control:b2v_inst3\|fref 4 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 4.391 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.390 ns gate_control:b2v_inst3\|wire_1 5 REG LCFF_X17_Y17_N5 31 " "Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 5.390 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.757 ns ( 51.15 % ) " "Info: Total cell delay = 2.757 ns ( 51.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.633 ns ( 48.85 % ) " "Info: Total interconnect delay = 2.633 ns ( 48.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW2 source 4.692 ns - Shortest register " "Info: - Shortest clock path from clock \"SW2\" to source register is 4.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW2 1 CLK PIN_6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.917 ns) + CELL(0.206 ns) 3.128 ns gate_control:b2v_inst3\|fref~1 2 COMB LCCOMB_X17_Y17_N26 2 " "Info: 2: + IC(1.917 ns) + CELL(0.206 ns) = 3.128 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { SW2 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 3.693 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.565 ns) = 3.693 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.692 ns gate_control:b2v_inst3\|wire_1 4 REG LCFF_X17_Y17_N5 31 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 4.692 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 52.05 % ) " "Info: Total cell delay = 2.442 ns ( 52.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.250 ns ( 47.95 % ) " "Info: Total interconnect delay = 2.250 ns ( 47.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gate_control:b2v_inst3\|wire_1~0 2 COMB LCCOMB_X17_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|wire_1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gate_control:b2v_inst3\|wire_1 3 REG LCFF_X17_Y17_N5 31 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.390 ns" { SW2 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.390 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.919ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.202ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.692 ns" { SW2 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.692 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.917ns 0.000ns 0.333ns } { 0.000ns 1.005ns 0.206ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW1 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"SW1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "gate_control:b2v_inst3\|wire_1 gate_control:b2v_inst3\|wire_1 SW1 373 ps " "Info: Found hold time violation between source  pin or register \"gate_control:b2v_inst3\|wire_1\" and destination pin or register \"gate_control:b2v_inst3\|wire_1\" for clock \"SW1\" (Hold time is 373 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.872 ns + Largest " "Info: + Largest clock skew is 0.872 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW1 destination 6.225 ns + Longest register " "Info: + Longest clock path from clock \"SW1\" to destination register is 6.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW1 1 CLK PIN_27 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.651 ns) 3.961 ns gate_control:b2v_inst3\|fref~0 2 COMB LCCOMB_X17_Y17_N8 1 " "Info: 2: + IC(2.180 ns) + CELL(0.651 ns) = 3.961 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { SW1 gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 4.661 ns gate_control:b2v_inst3\|fref~1 3 COMB LCCOMB_X17_Y17_N26 2 " "Info: 3: + IC(0.381 ns) + CELL(0.319 ns) = 4.661 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 5.226 ns gate_control:b2v_inst3\|fref 4 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 4: + IC(0.000 ns) + CELL(0.565 ns) = 5.226 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 6.225 ns gate_control:b2v_inst3\|wire_1 5 REG LCFF_X17_Y17_N5 31 " "Info: 5: + IC(0.333 ns) + CELL(0.666 ns) = 6.225 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.331 ns ( 53.51 % ) " "Info: Total cell delay = 3.331 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.894 ns ( 46.49 % ) " "Info: Total interconnect delay = 2.894 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW1 source 5.353 ns - Shortest register " "Info: - Shortest clock path from clock \"SW1\" to source register is 5.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns SW1 1 CLK PIN_27 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_27; Fanout = 7; CLK Node = 'SW1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW1 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.157 ns) + CELL(0.319 ns) 3.606 ns gate_control:b2v_inst3\|dp_s1hz~0 2 COMB LCCOMB_X17_Y17_N14 2 " "Info: 2: + IC(2.157 ns) + CELL(0.319 ns) = 3.606 ns; Loc. = LCCOMB_X17_Y17_N14; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|dp_s1hz~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.748 ns) 4.354 ns gate_control:b2v_inst3\|fref 3 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 3: + IC(0.000 ns) + CELL(0.748 ns) = 4.354 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 5.353 ns gate_control:b2v_inst3\|wire_1 4 REG LCFF_X17_Y17_N5 31 " "Info: 4: + IC(0.333 ns) + CELL(0.666 ns) = 5.353 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 53.48 % ) " "Info: Total cell delay = 2.863 ns ( 53.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 46.52 % ) " "Info: Total interconnect delay = 2.490 ns ( 46.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gate_control:b2v_inst3\|wire_1~0 2 COMB LCCOMB_X17_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|wire_1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gate_control:b2v_inst3\|wire_1 3 REG LCFF_X17_Y17_N5 31 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.225 ns" { SW1 gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.225 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.180ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.651ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.353 ns" { SW1 gate_control:b2v_inst3|dp_s1hz~0 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.353 ns" { SW1 {} SW1~combout {} gate_control:b2v_inst3|dp_s1hz~0 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 2.157ns 0.000ns 0.333ns } { 0.000ns 1.130ns 0.319ns 0.748ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "gate_control:b2v_inst3\|wire_1 gate_control:b2v_inst3\|wire_1 Clock 4.484 ns " "Info: Found hold time violation between source  pin or register \"gate_control:b2v_inst3\|wire_1\" and destination pin or register \"gate_control:b2v_inst3\|wire_1\" for clock \"Clock\" (Hold time is 4.484 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.983 ns + Largest " "Info: + Largest clock skew is 4.983 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 15.418 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 15.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.572 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X13_Y10_N13 2 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.970 ns) 6.060 ns fdiv:b2v_inst1\|f100hz 3 REG LCFF_X9_Y6_N31 3 " "Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f100hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.970 ns) 8.909 ns fdiv:b2v_inst1\|f10hz 4 REG LCFF_X16_Y10_N13 3 " "Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f10hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.970 ns) 11.019 ns fdiv:b2v_inst1\|f1hz 5 REG LCFF_X15_Y14_N23 1 " "Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1\|f1hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.624 ns) 13.154 ns gate_control:b2v_inst3\|fref~0 6 COMB LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 13.854 ns gate_control:b2v_inst3\|fref~1 7 COMB LCCOMB_X17_Y17_N26 2 " "Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 14.419 ns gate_control:b2v_inst3\|fref 8 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 15.418 ns gate_control:b2v_inst3\|wire_1 9 REG LCFF_X17_Y17_N5 31 " "Info: 9: + IC(0.333 ns) + CELL(0.666 ns) = 15.418 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.194 ns ( 46.66 % ) " "Info: Total cell delay = 7.194 ns ( 46.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.224 ns ( 53.34 % ) " "Info: Total interconnect delay = 8.224 ns ( 53.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 10.435 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 10.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.572 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X13_Y10_N13 2 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.970 ns) 6.060 ns fdiv:b2v_inst1\|f100hz 3 REG LCFF_X9_Y6_N31 3 " "Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f100hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.187 ns) + CELL(0.624 ns) 8.871 ns gate_control:b2v_inst3\|fref~1 4 COMB LCCOMB_X17_Y17_N26 2 " "Info: 4: + IC(2.187 ns) + CELL(0.624 ns) = 8.871 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.811 ns" { fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 9.436 ns gate_control:b2v_inst3\|fref 5 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 5: + IC(0.000 ns) + CELL(0.565 ns) = 9.436 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 10.435 ns gate_control:b2v_inst3\|wire_1 6 REG LCFF_X17_Y17_N5 31 " "Info: 6: + IC(0.333 ns) + CELL(0.666 ns) = 10.435 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.935 ns ( 47.29 % ) " "Info: Total cell delay = 4.935 ns ( 47.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 52.71 % ) " "Info: Total interconnect delay = 5.500 ns ( 52.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gate_control:b2v_inst3\|wire_1 1 REG LCFF_X17_Y17_N5 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gate_control:b2v_inst3\|wire_1~0 2 COMB LCCOMB_X17_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y17_N4; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|wire_1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gate_control:b2v_inst3\|wire_1 3 REG LCFF_X17_Y17_N5 31 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.418 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.418 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.435 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.435 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 1.462ns 1.518ns 2.187ns 0.000ns 0.333ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.624ns 0.565ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|wire_1~0 gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|wire_1~0 {} gate_control:b2v_inst3|wire_1 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock disp_data\[0\] flip_latch:b2v_inst2\|Q4\[1\] 35.238 ns register " "Info: tco from clock \"Clock\" to destination pin \"disp_data\[0\]\" through register \"flip_latch:b2v_inst2\|Q4\[1\]\" is 35.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 20.541 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 20.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns Clock 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'Clock'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.970 ns) 3.572 ns fdiv:b2v_inst1\|f1khz 2 REG LCFF_X13_Y10_N13 2 " "Info: 2: + IC(1.462 ns) + CELL(0.970 ns) = 3.572 ns; Loc. = LCFF_X13_Y10_N13; Fanout = 2; REG Node = 'fdiv:b2v_inst1\|f1khz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { Clock fdiv:b2v_inst1|f1khz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.970 ns) 6.060 ns fdiv:b2v_inst1\|f100hz 3 REG LCFF_X9_Y6_N31 3 " "Info: 3: + IC(1.518 ns) + CELL(0.970 ns) = 6.060 ns; Loc. = LCFF_X9_Y6_N31; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f100hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.970 ns) 8.909 ns fdiv:b2v_inst1\|f10hz 4 REG LCFF_X16_Y10_N13 3 " "Info: 4: + IC(1.879 ns) + CELL(0.970 ns) = 8.909 ns; Loc. = LCFF_X16_Y10_N13; Fanout = 3; REG Node = 'fdiv:b2v_inst1\|f10hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.970 ns) 11.019 ns fdiv:b2v_inst1\|f1hz 5 REG LCFF_X15_Y14_N23 1 " "Info: 5: + IC(1.140 ns) + CELL(0.970 ns) = 11.019 ns; Loc. = LCFF_X15_Y14_N23; Fanout = 1; REG Node = 'fdiv:b2v_inst1\|f1hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz } "NODE_NAME" } } { "fdiv.v" "" { Text "E:/my design_fpga/frequency/main/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.624 ns) 13.154 ns gate_control:b2v_inst3\|fref~0 6 COMB LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.511 ns) + CELL(0.624 ns) = 13.154 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|fref~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.319 ns) 13.854 ns gate_control:b2v_inst3\|fref~1 7 COMB LCCOMB_X17_Y17_N26 2 " "Info: 7: + IC(0.381 ns) + CELL(0.319 ns) = 13.854 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|fref~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.565 ns) 14.419 ns gate_control:b2v_inst3\|fref 8 COMB LOOP LCCOMB_X17_Y17_N20 3 " "Info: 8: + IC(0.000 ns) + CELL(0.565 ns) = 14.419 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 3; COMB LOOP Node = 'gate_control:b2v_inst3\|fref'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|fref LCCOMB_X17_Y17_N20 " "Info: Loc. = LCCOMB_X17_Y17_N20; Node \"gate_control:b2v_inst3\|fref\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|fref } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.970 ns) 15.722 ns gate_control:b2v_inst3\|wire_1 9 REG LCFF_X17_Y17_N5 31 " "Info: 9: + IC(0.333 ns) + CELL(0.970 ns) = 15.722 ns; Loc. = LCFF_X17_Y17_N5; Fanout = 31; REG Node = 'gate_control:b2v_inst3\|wire_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.544 ns) 16.728 ns gate_control:b2v_inst3\|Latch_EN 10 COMB LCCOMB_X17_Y17_N16 1 " "Info: 10: + IC(0.462 ns) + CELL(0.544 ns) = 16.728 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 1; COMB Node = 'gate_control:b2v_inst3\|Latch_EN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|Latch_EN } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 18.958 ns gate_control:b2v_inst3\|Latch_EN~clkctrl 11 COMB CLKCTRL_G7 24 " "Info: 11: + IC(2.230 ns) + CELL(0.000 ns) = 18.958 ns; Loc. = CLKCTRL_G7; Fanout = 24; COMB Node = 'gate_control:b2v_inst3\|Latch_EN~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { gate_control:b2v_inst3|Latch_EN gate_control:b2v_inst3|Latch_EN~clkctrl } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.666 ns) 20.541 ns flip_latch:b2v_inst2\|Q4\[1\] 12 REG LCFF_X22_Y17_N29 1 " "Info: 12: + IC(0.917 ns) + CELL(0.666 ns) = 20.541 ns; Loc. = LCFF_X22_Y17_N29; Fanout = 1; REG Node = 'flip_latch:b2v_inst2\|Q4\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { gate_control:b2v_inst3|Latch_EN~clkctrl flip_latch:b2v_inst2|Q4[1] } "NODE_NAME" } } { "flip_latch.v" "" { Text "E:/my design_fpga/frequency/main/flip_latch.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.708 ns ( 42.39 % ) " "Info: Total cell delay = 8.708 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.833 ns ( 57.61 % ) " "Info: Total interconnect delay = 11.833 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.541 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|Latch_EN gate_control:b2v_inst3|Latch_EN~clkctrl flip_latch:b2v_inst2|Q4[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.541 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|Latch_EN {} gate_control:b2v_inst3|Latch_EN~clkctrl {} flip_latch:b2v_inst2|Q4[1] {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns 0.462ns 2.230ns 0.917ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.970ns 0.544ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "flip_latch.v" "" { Text "E:/my design_fpga/frequency/main/flip_latch.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.393 ns + Longest register pin " "Info: + Longest register to pin delay is 14.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flip_latch:b2v_inst2\|Q4\[1\] 1 REG LCFF_X22_Y17_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y17_N29; Fanout = 1; REG Node = 'flip_latch:b2v_inst2\|Q4\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { flip_latch:b2v_inst2|Q4[1] } "NODE_NAME" } } { "flip_latch.v" "" { Text "E:/my design_fpga/frequency/main/flip_latch.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.206 ns) 0.640 ns data_mux:b2v_inst8\|Mux2~0 2 COMB LCCOMB_X22_Y17_N24 1 " "Info: 2: + IC(0.434 ns) + CELL(0.206 ns) = 0.640 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 1; COMB Node = 'data_mux:b2v_inst8\|Mux2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { flip_latch:b2v_inst2|Q4[1] data_mux:b2v_inst8|Mux2~0 } "NODE_NAME" } } { "data_mux.v" "" { Text "E:/my design_fpga/frequency/main/data_mux.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.651 ns) 2.780 ns data_mux:b2v_inst8\|Mux2~1 3 COMB LCCOMB_X25_Y18_N12 1 " "Info: 3: + IC(1.489 ns) + CELL(0.651 ns) = 2.780 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 1; COMB Node = 'data_mux:b2v_inst8\|Mux2~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { data_mux:b2v_inst8|Mux2~0 data_mux:b2v_inst8|Mux2~1 } "NODE_NAME" } } { "data_mux.v" "" { Text "E:/my design_fpga/frequency/main/data_mux.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.206 ns) 4.039 ns data_mux:b2v_inst8\|Mux2~3 4 COMB LCCOMB_X25_Y17_N18 7 " "Info: 4: + IC(1.053 ns) + CELL(0.206 ns) = 4.039 ns; Loc. = LCCOMB_X25_Y17_N18; Fanout = 7; COMB Node = 'data_mux:b2v_inst8\|Mux2~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { data_mux:b2v_inst8|Mux2~1 data_mux:b2v_inst8|Mux2~3 } "NODE_NAME" } } { "data_mux.v" "" { Text "E:/my design_fpga/frequency/main/data_mux.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.651 ns) 6.543 ns dispdecoder:b2v_inst5\|WideOr6~0 5 COMB LCCOMB_X18_Y16_N12 2 " "Info: 5: + IC(1.853 ns) + CELL(0.651 ns) = 6.543 ns; Loc. = LCCOMB_X18_Y16_N12; Fanout = 2; COMB Node = 'dispdecoder:b2v_inst5\|WideOr6~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { data_mux:b2v_inst8|Mux2~3 dispdecoder:b2v_inst5|WideOr6~0 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.044 ns) 7.587 ns dispdecoder:b2v_inst5\|data_out\[0\] 6 COMB LOOP LCCOMB_X18_Y16_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(1.044 ns) = 7.587 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 2; COMB LOOP Node = 'dispdecoder:b2v_inst5\|data_out\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "dispdecoder:b2v_inst5\|data_out\[0\] LCCOMB_X18_Y16_N26 " "Info: Loc. = LCCOMB_X18_Y16_N26; Node \"dispdecoder:b2v_inst5\|data_out\[0\]\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { dispdecoder:b2v_inst5|WideOr6~0 dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.710 ns) + CELL(3.096 ns) 14.393 ns disp_data\[0\] 7 PIN PIN_34 0 " "Info: 7: + IC(3.710 ns) + CELL(3.096 ns) = 14.393 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'disp_data\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.806 ns" { dispdecoder:b2v_inst5|data_out[0] disp_data[0] } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.854 ns ( 40.67 % ) " "Info: Total cell delay = 5.854 ns ( 40.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.539 ns ( 59.33 % ) " "Info: Total interconnect delay = 8.539 ns ( 59.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.393 ns" { flip_latch:b2v_inst2|Q4[1] data_mux:b2v_inst8|Mux2~0 data_mux:b2v_inst8|Mux2~1 data_mux:b2v_inst8|Mux2~3 dispdecoder:b2v_inst5|WideOr6~0 dispdecoder:b2v_inst5|data_out[0] disp_data[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.393 ns" { flip_latch:b2v_inst2|Q4[1] {} data_mux:b2v_inst8|Mux2~0 {} data_mux:b2v_inst8|Mux2~1 {} data_mux:b2v_inst8|Mux2~3 {} dispdecoder:b2v_inst5|WideOr6~0 {} dispdecoder:b2v_inst5|data_out[0] {} disp_data[0] {} } { 0.000ns 0.434ns 1.489ns 1.053ns 1.853ns 0.000ns 3.710ns } { 0.000ns 0.206ns 0.651ns 0.206ns 0.651ns 1.044ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.541 ns" { Clock fdiv:b2v_inst1|f1khz fdiv:b2v_inst1|f100hz fdiv:b2v_inst1|f10hz fdiv:b2v_inst1|f1hz gate_control:b2v_inst3|fref~0 gate_control:b2v_inst3|fref~1 gate_control:b2v_inst3|fref gate_control:b2v_inst3|wire_1 gate_control:b2v_inst3|Latch_EN gate_control:b2v_inst3|Latch_EN~clkctrl flip_latch:b2v_inst2|Q4[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "20.541 ns" { Clock {} Clock~combout {} fdiv:b2v_inst1|f1khz {} fdiv:b2v_inst1|f100hz {} fdiv:b2v_inst1|f10hz {} fdiv:b2v_inst1|f1hz {} gate_control:b2v_inst3|fref~0 {} gate_control:b2v_inst3|fref~1 {} gate_control:b2v_inst3|fref {} gate_control:b2v_inst3|wire_1 {} gate_control:b2v_inst3|Latch_EN {} gate_control:b2v_inst3|Latch_EN~clkctrl {} flip_latch:b2v_inst2|Q4[1] {} } { 0.000ns 0.000ns 1.462ns 1.518ns 1.879ns 1.140ns 1.511ns 0.381ns 0.000ns 0.333ns 0.462ns 2.230ns 0.917ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.970ns 0.970ns 0.624ns 0.319ns 0.565ns 0.970ns 0.544ns 0.000ns 0.666ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.393 ns" { flip_latch:b2v_inst2|Q4[1] data_mux:b2v_inst8|Mux2~0 data_mux:b2v_inst8|Mux2~1 data_mux:b2v_inst8|Mux2~3 dispdecoder:b2v_inst5|WideOr6~0 dispdecoder:b2v_inst5|data_out[0] disp_data[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.393 ns" { flip_latch:b2v_inst2|Q4[1] {} data_mux:b2v_inst8|Mux2~0 {} data_mux:b2v_inst8|Mux2~1 {} data_mux:b2v_inst8|Mux2~3 {} dispdecoder:b2v_inst5|WideOr6~0 {} dispdecoder:b2v_inst5|data_out[0] {} disp_data[0] {} } { 0.000ns 0.434ns 1.489ns 1.053ns 1.853ns 0.000ns 3.710ns } { 0.000ns 0.206ns 0.651ns 0.206ns 0.651ns 1.044ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW2 disp_data\[0\] 27.526 ns Longest " "Info: Longest tpd from source pin \"SW2\" to destination pin \"disp_data\[0\]\" is 27.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns SW2 1 CLK PIN_6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 8; CLK Node = 'SW2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW2 } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.271 ns) + CELL(0.202 ns) 7.478 ns gate_control:b2v_inst3\|comb~2 2 COMB LCCOMB_X17_Y17_N2 2 " "Info: 2: + IC(6.271 ns) + CELL(0.202 ns) = 7.478 ns; Loc. = LCCOMB_X17_Y17_N2; Fanout = 2; COMB Node = 'gate_control:b2v_inst3\|comb~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.473 ns" { SW2 gate_control:b2v_inst3|comb~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.085 ns) 8.563 ns gate_control:b2v_inst3\|dp_s100hz 3 COMB LOOP LCCOMB_X17_Y17_N30 5 " "Info: 3: + IC(0.000 ns) + CELL(1.085 ns) = 8.563 ns; Loc. = LCCOMB_X17_Y17_N30; Fanout = 5; COMB LOOP Node = 'gate_control:b2v_inst3\|dp_s100hz'" { { "Info" "ITDB_PART_OF_SCC" "gate_control:b2v_inst3\|dp_s100hz LCCOMB_X17_Y17_N30 " "Info: Loc. = LCCOMB_X17_Y17_N30; Node \"gate_control:b2v_inst3\|dp_s100hz\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|dp_s100hz } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gate_control:b2v_inst3|dp_s100hz } "NODE_NAME" } } { "gate_control.v" "" { Text "E:/my design_fpga/frequency/main/gate_control.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { gate_control:b2v_inst3|comb~2 gate_control:b2v_inst3|dp_s100hz } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.206 ns) 10.586 ns dispdecoder:b2v_inst5\|Mux0~3 4 COMB LCCOMB_X21_Y18_N18 1 " "Info: 4: + IC(1.817 ns) + CELL(0.206 ns) = 10.586 ns; Loc. = LCCOMB_X21_Y18_N18; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|Mux0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.023 ns" { gate_control:b2v_inst3|dp_s100hz dispdecoder:b2v_inst5|Mux0~3 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.822 ns) + CELL(0.370 ns) 12.778 ns dispdecoder:b2v_inst5\|Mux0~4 5 COMB LCCOMB_X16_Y16_N4 1 " "Info: 5: + IC(1.822 ns) + CELL(0.370 ns) = 12.778 ns; Loc. = LCCOMB_X16_Y16_N4; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { dispdecoder:b2v_inst5|Mux0~3 dispdecoder:b2v_inst5|Mux0~4 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 13.769 ns dispdecoder:b2v_inst5\|Mux0~5 6 COMB LCCOMB_X16_Y16_N30 1 " "Info: 6: + IC(0.367 ns) + CELL(0.624 ns) = 13.769 ns; Loc. = LCCOMB_X16_Y16_N30; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { dispdecoder:b2v_inst5|Mux0~4 dispdecoder:b2v_inst5|Mux0~5 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(0.370 ns) 16.294 ns dispdecoder:b2v_inst5\|Mux0~6 7 COMB LCCOMB_X25_Y18_N4 1 " "Info: 7: + IC(2.155 ns) + CELL(0.370 ns) = 16.294 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 1; COMB Node = 'dispdecoder:b2v_inst5\|Mux0~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { dispdecoder:b2v_inst5|Mux0~5 dispdecoder:b2v_inst5|Mux0~6 } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.000 ns) 18.868 ns dispdecoder:b2v_inst5\|Mux0~6clkctrl 8 COMB CLKCTRL_G6 14 " "Info: 8: + IC(2.574 ns) + CELL(0.000 ns) = 18.868 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'dispdecoder:b2v_inst5\|Mux0~6clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { dispdecoder:b2v_inst5|Mux0~6 dispdecoder:b2v_inst5|Mux0~6clkctrl } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.852 ns) 20.720 ns dispdecoder:b2v_inst5\|data_out\[0\] 9 COMB LOOP LCCOMB_X18_Y16_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(1.852 ns) = 20.720 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 2; COMB LOOP Node = 'dispdecoder:b2v_inst5\|data_out\[0\]'" { { "Info" "ITDB_PART_OF_SCC" "dispdecoder:b2v_inst5\|data_out\[0\] LCCOMB_X18_Y16_N26 " "Info: Loc. = LCCOMB_X18_Y16_N26; Node \"dispdecoder:b2v_inst5\|data_out\[0\]\"" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } } { "dispdecoder.v" "" { Text "E:/my design_fpga/frequency/main/dispdecoder.v" 28 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { dispdecoder:b2v_inst5|Mux0~6clkctrl dispdecoder:b2v_inst5|data_out[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.710 ns) + CELL(3.096 ns) 27.526 ns disp_data\[0\] 10 PIN PIN_34 0 " "Info: 10: + IC(3.710 ns) + CELL(3.096 ns) = 27.526 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'disp_data\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.806 ns" { dispdecoder:b2v_inst5|data_out[0] disp_data[0] } "NODE_NAME" } } { "main.v" "" { Text "E:/my design_fpga/frequency/main/main.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.810 ns ( 32.01 % ) " "Info: Total cell delay = 8.810 ns ( 32.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.716 ns ( 67.99 % ) " "Info: Total interconnect delay = 18.716 ns ( 67.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "27.526 ns" { SW2 gate_control:b2v_inst3|comb~2 gate_control:b2v_inst3|dp_s100hz dispdecoder:b2v_inst5|Mux0~3 dispdecoder:b2v_inst5|Mux0~4 dispdecoder:b2v_inst5|Mux0~5 dispdecoder:b2v_inst5|Mux0~6 dispdecoder:b2v_inst5|Mux0~6clkctrl dispdecoder:b2v_inst5|data_out[0] disp_data[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "27.526 ns" { SW2 {} SW2~combout {} gate_control:b2v_inst3|comb~2 {} gate_control:b2v_inst3|dp_s100hz {} dispdecoder:b2v_inst5|Mux0~3 {} dispdecoder:b2v_inst5|Mux0~4 {} dispdecoder:b2v_inst5|Mux0~5 {} dispdecoder:b2v_inst5|Mux0~6 {} dispdecoder:b2v_inst5|Mux0~6clkctrl {} dispdecoder:b2v_inst5|data_out[0] {} disp_data[0] {} } { 0.000ns 0.000ns 6.271ns 0.000ns 1.817ns 1.822ns 0.367ns 2.155ns 2.574ns 0.000ns 3.710ns } { 0.000ns 1.005ns 0.202ns 1.085ns 0.206ns 0.370ns 0.624ns 0.370ns 0.000ns 1.852ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 23 15:17:30 2011 " "Info: Processing ended: Sat Jul 23 15:17:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
