

================================================================
== Vivado HLS Report for 'check'
================================================================
* Date:           Wed Jan  6 13:25:38 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mips_fun
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         1|          -|          -|    32|    no    |
        |- Loop 2  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 3  |        ?|        ?|   4 ~ 6  |          -|          -|     ?|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      8|       0|   1179|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|      14|      2|    0|
|Multiplexer      |        -|      -|       -|    725|    -|
|Register         |        -|      -|     769|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      8|     783|   1906|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U        |check_A        |        0|  7|   1|    0|     8|    7|     1|           56|
    |dmem_U     |check_dmem     |        1|  0|   0|    0|    64|   32|     1|         2048|
    |imem_U     |check_imem     |        1|  0|   0|    0|    44|   32|     1|         1408|
    |outData_U  |check_outData  |        0|  7|   1|    0|     8|    7|     1|           56|
    |reg_U      |check_reg      |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |               |        4| 14|   2|    0|   156|  110|     5|         4592|
    +-----------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |hilo_1_fu_1320_p2       |     *    |      4|  0|   20|          32|          32|
    |hilo_fu_1348_p2         |     *    |      4|  0|   20|          32|          32|
    |add_ln161_fu_1390_p2    |     +    |      0|  0|   39|          32|          32|
    |add_ln243_fu_1628_p2    |     +    |      0|  0|   39|          32|          32|
    |add_ln257_fu_1537_p2    |     +    |      0|  0|   15|           8|           8|
    |add_ln260_fu_1513_p2    |     +    |      0|  0|   15|           8|           8|
    |i_2_fu_832_p2           |     +    |      0|  0|   15|           7|           1|
    |i_fu_815_p2             |     +    |      0|  0|   15|           6|           1|
    |j_fu_1659_p2            |     +    |      0|  0|   13|           4|           1|
    |main_result_fu_1689_p2  |     +    |      0|  0|   13|           4|           4|
    |n_inst_fu_903_p2        |     +    |      0|  0|   39|           1|          32|
    |pc_10_fu_1478_p2        |     +    |      0|  0|   39|          32|          32|
    |pc_11_fu_1457_p2        |     +    |      0|  0|   39|          32|          32|
    |pc_9_fu_1499_p2         |     +    |      0|  0|   39|          32|          32|
    |pc_fu_886_p2            |     +    |      0|  0|   39|           3|          32|
    |sub_ln164_fu_1384_p2    |     -    |      0|  0|   39|          32|          32|
    |and_ln188_fu_1301_p2    |    and   |      0|  0|   32|          32|          32|
    |and_ln247_fu_1611_p2    |    and   |      0|  0|   16|          16|          16|
    |ashr_ln200_fu_1237_p2   |   ashr   |      0|  0|  101|          32|          32|
    |ashr_ln206_fu_1225_p2   |   ashr   |      0|  0|  101|          32|          32|
    |grp_fu_795_p2           |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln128_fu_809_p2    |   icmp   |      0|  0|   11|           6|           7|
    |icmp_ln134_fu_826_p2    |   icmp   |      0|  0|   11|           7|           8|
    |icmp_ln210_fu_1219_p2   |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln213_fu_1213_p2   |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln281_fu_1416_p2   |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln285_fu_1407_p2   |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln296_fu_1638_p2   |   icmp   |      0|  0|   18|          32|           1|
    |icmp_ln299_fu_1644_p2   |   icmp   |      0|  0|   18|          32|          10|
    |icmp_ln300_fu_1653_p2   |   icmp   |      0|  0|   11|           4|           5|
    |icmp_ln304_fu_1679_p2   |   icmp   |      0|  0|   18|          32|          32|
    |or_ln191_fu_1290_p2     |    or    |      0|  0|   32|          32|          32|
    |or_ln250_fu_1579_p2     |    or    |      0|  0|   16|          16|          16|
    |shl_ln197_fu_1242_p2    |    shl   |      0|  0|  101|          32|          32|
    |shl_ln203_fu_1231_p2    |    shl   |      0|  0|  101|          32|          32|
    |xor_ln194_fu_1279_p2    |    xor   |      0|  0|   32|          32|          32|
    |xor_ln253_fu_1564_p2    |    xor   |      0|  0|   32|          32|          32|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      8|  0| 1179|         858|         854|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |Hi_2_fu_166            |   15|          3|   32|         96|
    |Lo_fu_170              |   15|          3|   32|         96|
    |ap_NS_fsm              |  129|         28|    1|         28|
    |dmem_address0          |   27|          5|    6|         30|
    |dmem_d0                |   15|          3|   32|         96|
    |i_0_reg_709            |    9|          2|    6|         12|
    |i_1_reg_720            |    9|          2|    7|         14|
    |j_0_reg_752            |    9|          2|    4|          8|
    |main_result_0_reg_742  |    9|          2|    4|          8|
    |n_inst_0_reg_731       |    9|          2|   32|         64|
    |pc_6_fu_162            |   47|         10|   32|        320|
    |reg_address0           |  149|         33|    5|        165|
    |reg_address1           |  149|         33|    5|        165|
    |reg_d0                 |   41|          8|   32|        256|
    |reg_d1                 |   93|         19|   32|        608|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  725|        155|  262|       1966|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Hi_1_reg_2078           |  32|   0|   32|          0|
    |Hi_2_fu_166             |  32|   0|   32|          0|
    |Hi_reg_2088             |  32|   0|   32|          0|
    |Lo_1_reg_2083           |  32|   0|   32|          0|
    |Lo_2_reg_2073           |  32|   0|   32|          0|
    |Lo_fu_170               |  32|   0|   32|          0|
    |add_ln161_reg_2098      |  32|   0|   32|          0|
    |add_ln243_reg_2127      |  32|   0|   32|          0|
    |address_reg_1774        |  16|   0|   16|          0|
    |ap_CS_fsm               |  27|   0|   27|          0|
    |ashr_ln200_reg_2063     |  32|   0|   32|          0|
    |ashr_ln206_reg_2053     |  32|   0|   32|          0|
    |funct_reg_1787          |   6|   0|    6|          0|
    |i_0_reg_709             |   6|   0|    6|          0|
    |i_1_reg_720             |   7|   0|    7|          0|
    |i_2_reg_1706            |   7|   0|    7|          0|
    |icmp_ln210_reg_2048     |   1|   0|    1|          0|
    |icmp_ln213_reg_2043     |   1|   0|    1|          0|
    |icmp_ln281_reg_2108     |   1|   0|    1|          0|
    |icmp_ln285_reg_2103     |   1|   0|    1|          0|
    |j_0_reg_752             |   4|   0|    4|          0|
    |j_reg_2143              |   4|   0|    4|          0|
    |main_result_0_reg_742   |   4|   0|    4|          0|
    |n_inst_0_reg_731        |  32|   0|   32|          0|
    |n_inst_reg_1800         |  32|   0|   32|          0|
    |pc_6_fu_162             |  32|   0|   32|          0|
    |pc_6_load_reg_1761      |  32|   0|   32|          0|
    |pc_reg_1791             |  32|   0|   32|          0|
    |rd_reg_1812             |   5|   0|    5|          0|
    |reg_801                 |  32|   0|   32|          0|
    |reg_805                 |  32|   0|   32|          0|
    |rt_reg_1952             |   5|   0|    5|          0|
    |shl_ln197_reg_2068      |  32|   0|   32|          0|
    |shl_ln203_reg_2058      |  32|   0|   32|          0|
    |sub_ln164_reg_2093      |  32|   0|   32|          0|
    |tmp_1_reg_1796          |   6|   0|    6|          0|
    |trunc_ln257_1_reg_2018  |   8|   0|    8|          0|
    |trunc_ln260_1_reg_2008  |   8|   0|    8|          0|
    |zext_ln136_reg_1711     |   7|   0|   64|         57|
    |zext_ln152_reg_1806     |   5|   0|   32|         27|
    +------------------------+----+----+-----+-----------+
    |Total                   | 769|   0|  853|         84|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     check    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     check    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     check    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     check    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     check    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     check    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     check    | return value |
+-----------+-----+-----+------------+--------------+--------------+

