{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759267739303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759267739303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 18:28:59 2025 " "Processing started: Tue Sep 30 18:28:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759267739303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267739303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267739303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759267740563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759267740563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_COMPONENT-Behavior " "Found design unit 1: AND_COMPONENT-Behavior" {  } { { "AND_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/AND_COMPONENT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763563 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_COMPONENT " "Found entity 1: AND_COMPONENT" {  } { { "AND_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/AND_COMPONENT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_COMPONENT-Behavior " "Found design unit 1: OR_COMPONENT-Behavior" {  } { { "OR_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/OR_COMPONENT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763579 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_COMPONENT " "Found entity 1: OR_COMPONENT" {  } { { "OR_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/OR_COMPONENT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RIPPLE_CARRY-Behavior " "Found design unit 1: RIPPLE_CARRY-Behavior" {  } { { "RIPPLE_CARRY.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/RIPPLE_CARRY.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763587 ""} { "Info" "ISGN_ENTITY_NAME" "1 RIPPLE_CARRY " "Found entity 1: RIPPLE_CARRY" {  } { { "RIPPLE_CARRY.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/RIPPLE_CARRY.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multi_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTI_COMPONENT-Behavior " "Found design unit 1: MULTI_COMPONENT-Behavior" {  } { { "MULTI_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/MULTI_COMPONENT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763587 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTI_COMPONENT " "Found entity 1: MULTI_COMPONENT" {  } { { "MULTI_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/MULTI_COMPONENT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATOR-Behavior " "Found design unit 1: COMPARATOR-Behavior" {  } { { "COMPARATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/COMPARATOR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763603 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "COMPARATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/COMPARATOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavior " "Found design unit 1: ULA-Behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763613 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_COMPONENT-Behavior " "Found design unit 1: NOT_COMPONENT-Behavior" {  } { { "NOT_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/NOT_COMPONENT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763613 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_COMPONENT " "Found entity 1: NOT_COMPONENT" {  } { { "NOT_COMPONENT.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/NOT_COMPONENT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-Behavior " "Found design unit 1: FULLADDER-Behavior" {  } { { "FULLADDER.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/FULLADDER.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763629 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "FULLADDER.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/FULLADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segs_3_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/segs_3_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGS_3_TRANSLATOR-Behavior " "Found design unit 1: SEGS_3_TRANSLATOR-Behavior" {  } { { "output_files/SEGS_3_TRANSLATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/SEGS_3_TRANSLATOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763637 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGS_3_TRANSLATOR " "Found entity 1: SEGS_3_TRANSLATOR" {  } { { "output_files/SEGS_3_TRANSLATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/SEGS_3_TRANSLATOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segs_4_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/segs_4_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEGS_4_TRANSLATOR-Behavior " "Found design unit 1: SEGS_4_TRANSLATOR-Behavior" {  } { { "output_files/SEGS_4_TRANSLATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/SEGS_4_TRANSLATOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763637 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEGS_4_TRANSLATOR " "Found entity 1: SEGS_4_TRANSLATOR" {  } { { "output_files/SEGS_4_TRANSLATOR.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/SEGS_4_TRANSLATOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uc_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/uc_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_CPU-Behavior " "Found design unit 1: UC_CPU-Behavior" {  } { { "output_files/UC_CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/UC_CPU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763653 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_CPU " "Found entity 1: UC_CPU" {  } { { "output_files/UC_CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/UC_CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/buffer_tri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/buffer_tri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFFER_TRI-Behavior " "Found design unit 1: BUFFER_TRI-Behavior" {  } { { "output_files/BUFFER_TRI.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/BUFFER_TRI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763663 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_TRI " "Found entity 1: BUFFER_TRI" {  } { { "output_files/BUFFER_TRI.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/BUFFER_TRI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavior " "Found design unit 1: REG-Behavior" {  } { { "output_files/REG.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/REG.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763663 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "output_files/REG.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uc_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/uc_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_LCD-bhv " "Found design unit 1: UC_LCD-bhv" {  } { { "output_files/UC_LCD.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/UC_LCD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763687 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_LCD " "Found entity 1: UC_LCD" {  } { { "output_files/UC_LCD.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/output_files/UC_LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763687 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_PACKAGE " "Found design unit 1: CPU_PACKAGE" {  } { { "CPU_PACKAGE.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU_PACKAGE.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_BANK-Behavior " "Found design unit 1: REG_BANK-Behavior" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/REG_BANK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763713 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_BANK " "Found entity 1: REG_BANK" {  } { { "REG_BANK.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/REG_BANK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759267763713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "REG_READ std_logic_vector CPU.vhd(112) " "VHDL error at CPU.vhd(112): type of identifier \"REG_READ\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 112 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out R_in CPU.vhd(112) " "VHDL error at CPU.vhd(112): cannot associate formal port \"R_in\" of mode \"out\" with an expression" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 112 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "REG_WRITE std_logic_vector CPU.vhd(113) " "VHDL error at CPU.vhd(113): type of identifier \"REG_WRITE\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 113 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out R_out CPU.vhd(113) " "VHDL error at CPU.vhd(113): cannot associate formal port \"R_out\" of mode \"out\" with an expression" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 113 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "Extern std_logic CPU.vhd(116) " "VHDL error at CPU.vhd(116): type of identifier \"Extern\" does not agree with its usage as \"std_logic\" type" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 116 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out A_in CPU.vhd(116) " "VHDL error at CPU.vhd(116): cannot associate formal port \"A_in\" of mode \"out\" with an expression" {  } { { "CPU.vhd" "" { Text "C:/Users/23012419/Desktop/Projeto_CPU_modelo_Ximenes/CPU.vhd" 116 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1759267763713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759267763913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 30 18:29:23 2025 " "Processing ended: Tue Sep 30 18:29:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759267763913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759267763913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759267763913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759267763913 ""}
