<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\impl\gwsynthesis\HDMI_IP_Test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Ben\Documents\GitHub\VZ300-on-a-tang9k\src\HDMI_IP_Test.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 16 14:55:03 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3847</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2073</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>179</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>328</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clkin_i_ibuf/I </td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>IOCTRL_CE_s2/F </td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>LED_WR_s7/F </td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>AmoreAccurateClk_s1/Q </td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>VideoGenerator/CPU_INT_n_s/F </td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.004</td>
<td>249.750
<td>0.000</td>
<td>2.002</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975
<td>0.000</td>
<td>20.020</td>
<td>clkin_i_ibuf/I</td>
<td>clkin_i</td>
<td>PLLClk/rpll_inst/CLKOUTD </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>AmoreAccurateClk_4</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.272(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CPU_INT_n</td>
<td>50.000(MHz)</td>
<td>68.389(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>SerialKeyboard/RX_Strobe</td>
<td>50.000(MHz)</td>
<td>140.360(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>249.750(MHz)</td>
<td style="color: #FF0000;" class = "error">119.739(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>45.746(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin_i!</h4>
<h4>No timing paths to get frequency of IOCTRL_CE!</h4>
<h4>No timing paths to get frequency of LED_WR_19!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>IOCTRL_CE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LED_WR_19</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Setup</td>
<td>-1863.178</td>
<td>276</td>
</tr>
<tr>
<td>AmoreAccurateClk_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CPU_INT_n</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SerialKeyboard/RX_Strobe</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-134.126</td>
<td>52</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-19.569</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/IncDecZ_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>39.169</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.032</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_2_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-17.731</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/F_6_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.331</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-17.559</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-17.395</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.351</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-17.074</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>37.031</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-16.740</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-16.740</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-16.490</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-16.414</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.371</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-16.153</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/ACC_7_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.753</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-16.073</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>36.030</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-16.038</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-16.025</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.981</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-15.989</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.946</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-15.965</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-15.965</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-15.909</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-15.835</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[0]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-15.766</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-15.596</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.552</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-15.577</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-15.553</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-15.535</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.491</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-15.434</td>
<td>CPU/u0/IStatus_0_s14/DO[12]</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[3]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>35.391</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortX_7_s0/Q</td>
<td>VideoGenerator/ViewPortX_7_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>VideoGenerator/ViewPortY_0_s0/Q</td>
<td>VideoGenerator/ViewPortY_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>VideoGenerator/Xcounter_0_s0/Q</td>
<td>VideoGenerator/Xcounter_0_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>HighClkPrescale_s0/Q</td>
<td>HighClkPrescale_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortX_4_s0/Q</td>
<td>VideoGenerator/ViewPortX_4_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>VideoGenerator/ViewPortX_6_s0/Q</td>
<td>VideoGenerator/ViewPortX_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>CPU/u0/R_1_s1/Q</td>
<td>CPU/u0/R_1_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.710</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>CPU/u0/R_2_s1/Q</td>
<td>CPU/u0/R_2_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.710</td>
<td>CPU/u0/R_5_s1/Q</td>
<td>CPU/u0/R_5_s1/D</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>AmoreAccurateClk_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/Q</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/D</td>
<td>CPU_INT_n:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.711</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.711</td>
<td>VideoGenerator/ViewPortX_2_s0/Q</td>
<td>VideoGenerator/ViewPortX_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortY_2_s0/Q</td>
<td>VideoGenerator/ViewPortY_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>VideoGenerator/ViewPortY_6_s0/Q</td>
<td>VideoGenerator/ViewPortY_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>VideoGenerator/Xcounter_2_s0/Q</td>
<td>VideoGenerator/Xcounter_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>AmoreAccurateClkCounter_2_s0/Q</td>
<td>AmoreAccurateClkCounter_2_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>AmoreAccurateClkCounter_6_s0/Q</td>
<td>AmoreAccurateClkCounter_6_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>AmoreAccurateClkCounter_8_s0/Q</td>
<td>AmoreAccurateClkCounter_8_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>AmoreAccurateClkCounter_12_s0/Q</td>
<td>AmoreAccurateClkCounter_12_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>AmoreAccurateClkCounter_14_s0/Q</td>
<td>AmoreAccurateClkCounter_14_s0/D</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.343</td>
<td>SerialKeyboard/regEF_5_s0/Q</td>
<td>SerialKeyboard/regEF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>8.653</td>
</tr>
<tr>
<td>2</td>
<td>1.598</td>
<td>SerialKeyboard/regEF_5_s4/Q</td>
<td>SerialKeyboard/regEF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>8.258</td>
</tr>
<tr>
<td>3</td>
<td>2.493</td>
<td>SerialKeyboard/regFD_2_s0/Q</td>
<td>SerialKeyboard/regFD_2_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>7.504</td>
</tr>
<tr>
<td>4</td>
<td>2.842</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>7.014</td>
</tr>
<tr>
<td>5</td>
<td>3.187</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>6.670</td>
</tr>
<tr>
<td>6</td>
<td>3.188</td>
<td>SerialKeyboard/regDF_5_s4/Q</td>
<td>SerialKeyboard/regDF_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>6.669</td>
</tr>
<tr>
<td>7</td>
<td>3.368</td>
<td>SerialKeyboard/regDF_5_s0/Q</td>
<td>SerialKeyboard/regDF_5_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>6.628</td>
</tr>
<tr>
<td>8</td>
<td>3.538</td>
<td>SerialKeyboard/regFD_2_s4/Q</td>
<td>SerialKeyboard/regFD_2_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>6.318</td>
</tr>
<tr>
<td>9</td>
<td>3.745</td>
<td>SerialKeyboard/reg7F_1_s1/Q</td>
<td>SerialKeyboard/reg7F_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>6.252</td>
</tr>
<tr>
<td>10</td>
<td>3.807</td>
<td>SerialKeyboard/reg7F_1_s4/Q</td>
<td>SerialKeyboard/reg7F_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>6.050</td>
</tr>
<tr>
<td>11</td>
<td>3.833</td>
<td>SerialKeyboard/regBF_1_s0/Q</td>
<td>SerialKeyboard/regBF_1_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>6.163</td>
</tr>
<tr>
<td>12</td>
<td>3.975</td>
<td>SerialKeyboard/regBF_1_s4/Q</td>
<td>SerialKeyboard/regBF_1_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.882</td>
</tr>
<tr>
<td>13</td>
<td>4.061</td>
<td>SerialKeyboard/regFD_2_s4/Q</td>
<td>SerialKeyboard/regFD_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.795</td>
</tr>
<tr>
<td>14</td>
<td>4.158</td>
<td>SerialKeyboard/regDF_0_s0/Q</td>
<td>SerialKeyboard/regDF_0_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>5.838</td>
</tr>
<tr>
<td>15</td>
<td>4.172</td>
<td>SerialKeyboard/regBF_1_s4/Q</td>
<td>SerialKeyboard/regBF_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.685</td>
</tr>
<tr>
<td>16</td>
<td>4.214</td>
<td>SerialKeyboard/reg7F_3_s4/Q</td>
<td>SerialKeyboard/reg7F_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.642</td>
</tr>
<tr>
<td>17</td>
<td>4.225</td>
<td>SerialKeyboard/regDF_4_s0/Q</td>
<td>SerialKeyboard/regDF_4_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>5.771</td>
</tr>
<tr>
<td>18</td>
<td>4.294</td>
<td>SerialKeyboard/regDF_0_s4/Q</td>
<td>SerialKeyboard/regDF_0_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.562</td>
</tr>
<tr>
<td>19</td>
<td>4.295</td>
<td>SerialKeyboard/regDF_0_s4/Q</td>
<td>SerialKeyboard/regDF_0_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.561</td>
</tr>
<tr>
<td>20</td>
<td>4.310</td>
<td>SerialKeyboard/reg7F_1_s4/Q</td>
<td>SerialKeyboard/reg7F_1_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.547</td>
</tr>
<tr>
<td>21</td>
<td>4.395</td>
<td>SerialKeyboard/reg7F_3_s1/Q</td>
<td>SerialKeyboard/reg7F_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>5.602</td>
</tr>
<tr>
<td>22</td>
<td>4.424</td>
<td>SerialKeyboard/regF7_3_s1/Q</td>
<td>SerialKeyboard/regF7_3_s4/CLEAR</td>
<td>CPU_INT_n:[R]</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>10.000</td>
<td>-0.070</td>
<td>5.572</td>
</tr>
<tr>
<td>23</td>
<td>4.479</td>
<td>SerialKeyboard/regEF_3_s4/Q</td>
<td>SerialKeyboard/regEF_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.378</td>
</tr>
<tr>
<td>24</td>
<td>4.563</td>
<td>SerialKeyboard/regDF_4_s4/Q</td>
<td>SerialKeyboard/regDF_4_s1/PRESET</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.294</td>
</tr>
<tr>
<td>25</td>
<td>4.564</td>
<td>SerialKeyboard/regDF_4_s4/Q</td>
<td>SerialKeyboard/regDF_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
<td>CPU_INT_n:[R]</td>
<td>10.000</td>
<td>0.070</td>
<td>5.293</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.209</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.799</td>
</tr>
<tr>
<td>2</td>
<td>0.209</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.799</td>
</tr>
<tr>
<td>3</td>
<td>0.209</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.799</td>
</tr>
<tr>
<td>4</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>5</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>6</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>7</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>8</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>9</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>10</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>11</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>12</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>13</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>14</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>15</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>16</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>17</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>18</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>19</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>20</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>21</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>22</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>23</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>24</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
<tr>
<td>25</td>
<td>0.217</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
<td>CPU_INT_n:[R]</td>
<td>0.000</td>
<td>-1.545</td>
<td>1.806</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
<tr>
<td>3</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClk_s1</td>
</tr>
<tr>
<td>10</td>
<td>0.674</td>
<td>1.924</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>31.956</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>CPU/u0/n1349_s19/I1</td>
</tr>
<tr>
<td>33.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s19/F</td>
</tr>
<tr>
<td>33.061</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>CPU/u0/n1349_s12/I2</td>
</tr>
<tr>
<td>34.087</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s12/F</td>
</tr>
<tr>
<td>34.506</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>CPU/u0/n1349_s6/I3</td>
</tr>
<tr>
<td>35.538</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>36.342</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>CPU/u0/n1349_s2/I1</td>
</tr>
<tr>
<td>37.441</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>39.385</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>CPU/u0/n1830_s0/I1</td>
</tr>
<tr>
<td>40.484</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1830_s0/F</td>
</tr>
<tr>
<td>40.484</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td style=" font-weight:bold;">CPU/u0/IncDecZ_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>CPU/u0/IncDecZ_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C19[2][A]</td>
<td>CPU/u0/IncDecZ_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.985, 43.364%; route: 18.724, 47.803%; tC2Q: 3.460, 8.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>32.447</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td>CPU/u0/n1489_s30/I1</td>
</tr>
<tr>
<td>33.269</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s30/F</td>
</tr>
<tr>
<td>33.274</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>CPU/u0/n1489_s21/I0</td>
</tr>
<tr>
<td>34.335</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s21/F</td>
</tr>
<tr>
<td>34.754</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td>CPU/u0/n1489_s12/I2</td>
</tr>
<tr>
<td>35.556</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s12/F</td>
</tr>
<tr>
<td>35.975</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td>CPU/u0/n1489_s8/I0</td>
</tr>
<tr>
<td>37.074</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s8/F</td>
</tr>
<tr>
<td>38.847</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>CPU/u0/n1489_s7/I0</td>
</tr>
<tr>
<td>39.946</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1489_s7/F</td>
</tr>
<tr>
<td>39.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>CPU/u0/F_2_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>CPU/u0/F_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.513, 42.745%; route: 18.659, 48.299%; tC2Q: 3.460, 8.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/F_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>31.956</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td>CPU/u0/n1349_s19/I1</td>
</tr>
<tr>
<td>33.055</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s19/F</td>
</tr>
<tr>
<td>33.061</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td>CPU/u0/n1349_s12/I2</td>
</tr>
<tr>
<td>34.087</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s12/F</td>
</tr>
<tr>
<td>34.506</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>CPU/u0/n1349_s6/I3</td>
</tr>
<tr>
<td>35.538</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s6/F</td>
</tr>
<tr>
<td>36.342</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][B]</td>
<td>CPU/u0/n1349_s2/I1</td>
</tr>
<tr>
<td>37.403</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C25[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s2/F</td>
</tr>
<tr>
<td>37.824</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td>CPU/u0/n1349_s1/I0</td>
</tr>
<tr>
<td>38.646</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1349_s1/F</td>
</tr>
<tr>
<td>38.646</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td style=" font-weight:bold;">CPU/u0/F_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td>CPU/u0/F_6_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[2][B]</td>
<td>CPU/u0/F_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.670, 44.654%; route: 17.201, 46.077%; tC2Q: 3.460, 9.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>34.176</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>35.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>36.250</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>36.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>38.831</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.706, 41.865%; route: 18.350, 48.912%; tC2Q: 3.460, 9.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>34.176</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>35.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>36.250</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>36.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>38.666</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.706, 42.049%; route: 18.185, 48.687%; tC2Q: 3.460, 9.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.876</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1375_s17/I1</td>
</tr>
<tr>
<td>28.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>28.333</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1375_s14/I0</td>
</tr>
<tr>
<td>29.135</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>29.559</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>CPU/u0/n1375_s10/I1</td>
</tr>
<tr>
<td>30.585</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s10/F</td>
</tr>
<tr>
<td>31.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/u0/n1375_s5/I1</td>
</tr>
<tr>
<td>31.630</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>31.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>32.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.613</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>35.894</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>36.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>38.346</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C13</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.833, 42.756%; route: 17.738, 47.900%; tC2Q: 3.460, 9.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.876</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1375_s17/I1</td>
</tr>
<tr>
<td>28.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>28.333</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1375_s14/I0</td>
</tr>
<tr>
<td>29.135</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>29.559</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>CPU/u0/n1375_s10/I1</td>
</tr>
<tr>
<td>30.585</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s10/F</td>
</tr>
<tr>
<td>31.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/u0/n1375_s5/I1</td>
</tr>
<tr>
<td>31.630</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>31.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>32.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.613</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>35.894</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>36.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>38.011</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.833, 43.146%; route: 17.403, 47.425%; tC2Q: 3.460, 9.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.876</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1375_s17/I1</td>
</tr>
<tr>
<td>28.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>28.333</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1375_s14/I0</td>
</tr>
<tr>
<td>29.135</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>29.559</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>CPU/u0/n1375_s10/I1</td>
</tr>
<tr>
<td>30.585</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s10/F</td>
</tr>
<tr>
<td>31.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/u0/n1375_s5/I1</td>
</tr>
<tr>
<td>31.630</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>31.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>32.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>33.613</td>
<td>1.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>CPU/u0/RegDIH_5_s2/I0</td>
</tr>
<tr>
<td>34.435</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s2/F</td>
</tr>
<tr>
<td>35.894</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][A]</td>
<td>CPU/u0/RegDIH_5_s0/I1</td>
</tr>
<tr>
<td>36.716</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_5_s0/F</td>
</tr>
<tr>
<td>38.011</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.833, 43.146%; route: 17.403, 47.425%; tC2Q: 3.460, 9.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>24.347</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/SUM</td>
</tr>
<tr>
<td>25.151</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][B]</td>
<td>CPU/u0/n1486_s13/I1</td>
</tr>
<tr>
<td>26.183</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1486_s13/F</td>
</tr>
<tr>
<td>26.194</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[3][A]</td>
<td>CPU/u0/n1486_s9/I0</td>
</tr>
<tr>
<td>27.226</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1486_s9/F</td>
</tr>
<tr>
<td>28.371</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>CPU/u0/n1379_s4/I1</td>
</tr>
<tr>
<td>29.470</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s4/F</td>
</tr>
<tr>
<td>29.475</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>CPU/u0/n1379_s2/I1</td>
</tr>
<tr>
<td>30.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1379_s2/F</td>
</tr>
<tr>
<td>32.318</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td>CPU/u0/RegDIL_1_s2/I0</td>
</tr>
<tr>
<td>33.140</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s2/F</td>
</tr>
<tr>
<td>34.279</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>CPU/u0/RegDIL_1_s0/I1</td>
</tr>
<tr>
<td>35.311</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>37.761</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.737, 43.178%; route: 17.250, 47.329%; tC2Q: 3.460, 9.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>34.176</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>CPU/u0/RegDIH_6_s2/I0</td>
</tr>
<tr>
<td>35.275</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s2/F</td>
</tr>
<tr>
<td>36.250</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>CPU/u0/RegDIH_6_s0/I1</td>
</tr>
<tr>
<td>36.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_6_s0/F</td>
</tr>
<tr>
<td>37.686</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.706, 43.183%; route: 17.205, 47.304%; tC2Q: 3.460, 9.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.459</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.412</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>28.038</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.043</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/u0/n1484_s21/I0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s21/F</td>
</tr>
<tr>
<td>29.087</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>30.186</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>CPU/u0/n1373_s13/I0</td>
</tr>
<tr>
<td>31.307</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>31.643</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td>CPU/u0/n1373_s4/I2</td>
</tr>
<tr>
<td>32.269</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>32.764</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][B]</td>
<td>CPU/u0/n1373_s1/I0</td>
</tr>
<tr>
<td>33.586</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R21C16[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s1/F</td>
</tr>
<tr>
<td>36.036</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>CPU/u0/n1452_s3/I0</td>
</tr>
<tr>
<td>37.068</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1452_s3/F</td>
</tr>
<tr>
<td>37.068</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/ACC_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>CPU/u0/ACC_7_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>CPU/u0/ACC_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.393, 43.053%; route: 16.900, 47.269%; tC2Q: 3.460, 9.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>24.461</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>25.282</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>26.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>26.386</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>CPU/u0/n1488_s10/I0</td>
</tr>
<tr>
<td>27.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s10/F</td>
</tr>
<tr>
<td>28.301</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>CPU/u0/n1488_s8/I0</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s8/F</td>
</tr>
<tr>
<td>29.828</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>30.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>32.705</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/RegDIH_3_s1/I1</td>
</tr>
<tr>
<td>33.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>34.358</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>CPU/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>35.390</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>37.345</td>
<td>1.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C12</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.985, 44.366%; route: 16.585, 46.031%; tC2Q: 3.460, 9.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.876</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1375_s17/I1</td>
</tr>
<tr>
<td>28.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>28.333</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1375_s14/I0</td>
</tr>
<tr>
<td>29.135</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>29.559</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>CPU/u0/n1375_s10/I1</td>
</tr>
<tr>
<td>30.585</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s10/F</td>
</tr>
<tr>
<td>31.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/u0/n1375_s5/I1</td>
</tr>
<tr>
<td>31.630</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>31.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>32.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>34.262</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>34.888</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>34.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>35.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>37.309</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.914, 44.212%; route: 16.621, 46.175%; tC2Q: 3.460, 9.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.459</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>27.412</td>
<td>0.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td>CPU/u0/n1484_s24/I1</td>
</tr>
<tr>
<td>28.038</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s24/F</td>
</tr>
<tr>
<td>28.043</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td>CPU/u0/n1484_s21/I0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s21/F</td>
</tr>
<tr>
<td>29.087</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[1][B]</td>
<td>CPU/u0/n1484_s14/I2</td>
</tr>
<tr>
<td>30.186</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1484_s14/F</td>
</tr>
<tr>
<td>30.208</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td>CPU/u0/n1373_s13/I0</td>
</tr>
<tr>
<td>31.307</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s13/F</td>
</tr>
<tr>
<td>31.643</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[3][A]</td>
<td>CPU/u0/n1373_s4/I2</td>
</tr>
<tr>
<td>32.269</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C18[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1373_s4/F</td>
</tr>
<tr>
<td>32.764</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>CPU/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>33.586</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>35.045</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][B]</td>
<td>CPU/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>36.144</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>37.296</td>
<td>1.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.460, 42.967%; route: 17.061, 47.417%; tC2Q: 3.460, 9.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.854</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>27.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/u0/n1376_s7/I1</td>
</tr>
<tr>
<td>28.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s7/F</td>
</tr>
<tr>
<td>29.500</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>CPU/u0/n1376_s14/I3</td>
</tr>
<tr>
<td>30.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s14/F</td>
</tr>
<tr>
<td>30.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CPU/u0/n1376_s2/I0</td>
</tr>
<tr>
<td>31.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>33.785</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>CPU/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>34.411</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>34.416</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>CPU/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>35.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>35.244</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CPU/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>36.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>37.260</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.502, 43.126%; route: 16.984, 47.248%; tC2Q: 3.460, 9.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>33.696</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>37.236</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s1/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C16</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.902, 44.268%; route: 16.560, 46.100%; tC2Q: 3.460, 9.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>33.696</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.421</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>37.236</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.902, 44.268%; route: 16.560, 46.100%; tC2Q: 3.460, 9.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>24.461</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>25.282</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>26.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>26.386</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>CPU/u0/n1488_s10/I0</td>
</tr>
<tr>
<td>27.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s10/F</td>
</tr>
<tr>
<td>28.301</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>CPU/u0/n1488_s8/I0</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s8/F</td>
</tr>
<tr>
<td>29.828</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>30.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>32.705</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/RegDIH_3_s1/I1</td>
</tr>
<tr>
<td>33.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>34.358</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[3][B]</td>
<td>CPU/u0/RegDIH_3_s0/I0</td>
</tr>
<tr>
<td>35.390</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s0/F</td>
</tr>
<tr>
<td>37.180</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.985, 44.569%; route: 16.420, 45.783%; tC2Q: 3.460, 9.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.854</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>27.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/u0/n1376_s7/I1</td>
</tr>
<tr>
<td>28.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s7/F</td>
</tr>
<tr>
<td>29.500</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>CPU/u0/n1376_s14/I3</td>
</tr>
<tr>
<td>30.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s14/F</td>
</tr>
<tr>
<td>30.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CPU/u0/n1376_s2/I0</td>
</tr>
<tr>
<td>31.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>33.785</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td>CPU/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>34.411</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>34.416</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td>CPU/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>35.238</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>35.244</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[2][B]</td>
<td>CPU/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>36.276</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>37.106</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.502, 43.312%; route: 16.830, 47.021%; tC2Q: 3.460, 9.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.766</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.854</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>27.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/u0/n1376_s7/I1</td>
</tr>
<tr>
<td>28.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s7/F</td>
</tr>
<tr>
<td>29.500</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>CPU/u0/n1376_s14/I3</td>
</tr>
<tr>
<td>30.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s14/F</td>
</tr>
<tr>
<td>30.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CPU/u0/n1376_s2/I0</td>
</tr>
<tr>
<td>31.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>32.634</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>CPU/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>33.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>33.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>CPU/u0/RegDIH_4_s3/I1</td>
</tr>
<tr>
<td>34.298</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s3/F</td>
</tr>
<tr>
<td>34.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>CPU/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>35.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>37.037</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.779, 44.171%; route: 16.483, 46.143%; tC2Q: 3.460, 9.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.854</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>27.659</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>CPU/u0/n1376_s7/I1</td>
</tr>
<tr>
<td>28.691</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s7/F</td>
</tr>
<tr>
<td>29.500</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>CPU/u0/n1376_s14/I3</td>
</tr>
<tr>
<td>30.599</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s14/F</td>
</tr>
<tr>
<td>30.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CPU/u0/n1376_s2/I0</td>
</tr>
<tr>
<td>31.637</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1376_s2/F</td>
</tr>
<tr>
<td>32.634</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td>CPU/u0/RegDIH_4_s2/I0</td>
</tr>
<tr>
<td>33.260</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s2/F</td>
</tr>
<tr>
<td>33.266</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>CPU/u0/RegDIH_4_s3/I1</td>
</tr>
<tr>
<td>34.298</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s3/F</td>
</tr>
<tr>
<td>34.303</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[1][A]</td>
<td>CPU/u0/RegDIH_4_s0/I0</td>
</tr>
<tr>
<td>35.402</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_4_s0/F</td>
</tr>
<tr>
<td>36.867</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsH_RegsH_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>CPU/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.779, 44.383%; route: 16.313, 45.885%; tC2Q: 3.460, 9.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>24.461</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>25.282</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>26.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>26.386</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>CPU/u0/n1488_s10/I0</td>
</tr>
<tr>
<td>27.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s10/F</td>
</tr>
<tr>
<td>28.301</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>CPU/u0/n1488_s8/I0</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s8/F</td>
</tr>
<tr>
<td>29.828</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>30.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>32.705</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/RegDIH_3_s1/I1</td>
</tr>
<tr>
<td>33.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>34.358</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>CPU/u0/RegDIL_3_s0/I0</td>
</tr>
<tr>
<td>35.390</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>36.849</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.985, 44.985%; route: 16.089, 45.278%; tC2Q: 3.460, 9.737%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.876</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/SUM</td>
</tr>
<tr>
<td>27.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td>CPU/u0/n1375_s17/I1</td>
</tr>
<tr>
<td>28.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s17/F</td>
</tr>
<tr>
<td>28.333</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[3][B]</td>
<td>CPU/u0/n1375_s14/I0</td>
</tr>
<tr>
<td>29.135</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s14/F</td>
</tr>
<tr>
<td>29.559</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td>CPU/u0/n1375_s10/I1</td>
</tr>
<tr>
<td>30.585</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C20[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s10/F</td>
</tr>
<tr>
<td>31.004</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>CPU/u0/n1375_s5/I1</td>
</tr>
<tr>
<td>31.630</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s5/F</td>
</tr>
<tr>
<td>31.636</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>CPU/u0/n1375_s2/I1</td>
</tr>
<tr>
<td>32.458</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1375_s2/F</td>
</tr>
<tr>
<td>34.262</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td>CPU/u0/RegDIL_5_s2/I0</td>
</tr>
<tr>
<td>34.888</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C14[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s2/F</td>
</tr>
<tr>
<td>34.894</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>CPU/u0/RegDIL_5_s0/I1</td>
</tr>
<tr>
<td>35.993</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_5_s0/F</td>
</tr>
<tr>
<td>36.825</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.914, 44.815%; route: 16.136, 45.441%; tC2Q: 3.460, 9.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>23.955</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>26.291</td>
<td>2.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][A]</td>
<td>CPU/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>26.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>26.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[0][B]</td>
<td>CPU/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>26.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>26.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C19[1][A]</td>
<td>CPU/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>26.968</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_6_s/SUM</td>
</tr>
<tr>
<td>28.251</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>CPU/u0/n1374_s14/I1</td>
</tr>
<tr>
<td>28.876</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s14/F</td>
</tr>
<tr>
<td>29.295</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[1][A]</td>
<td>CPU/u0/n1374_s10/I0</td>
</tr>
<tr>
<td>30.327</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R14C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s10/F</td>
</tr>
<tr>
<td>30.344</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>CPU/u0/n1374_s7/I2</td>
</tr>
<tr>
<td>30.970</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s7/F</td>
</tr>
<tr>
<td>30.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>CPU/u0/n1374_s5/I3</td>
</tr>
<tr>
<td>31.601</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s5/F</td>
</tr>
<tr>
<td>31.607</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>CPU/u0/n1374_s2/I1</td>
</tr>
<tr>
<td>32.706</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1374_s2/F</td>
</tr>
<tr>
<td>33.696</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>CPU/u0/RegDIL_6_s2/I0</td>
</tr>
<tr>
<td>34.518</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s2/F</td>
</tr>
<tr>
<td>35.322</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>CPU/u0/RegDIL_6_s0/I1</td>
</tr>
<tr>
<td>36.383</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_6_s0/F</td>
</tr>
<tr>
<td>36.806</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C14</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.864, 44.698%; route: 16.167, 45.553%; tC2Q: 3.460, 9.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.271</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>1.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>13</td>
<td>BSRAM_R10[7]</td>
<td>CPU/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.775</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">CPU/u0/IStatus_0_s14/DO[12]</td>
</tr>
<tr>
<td>6.061</td>
<td>1.286</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s11/I0</td>
</tr>
<tr>
<td>6.863</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s11/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s8/I0</td>
</tr>
<tr>
<td>8.382</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C24[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s8/F</td>
</tr>
<tr>
<td>9.192</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s2/I2</td>
</tr>
<tr>
<td>10.291</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s2/F</td>
</tr>
<tr>
<td>10.297</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s0/I0</td>
</tr>
<tr>
<td>11.323</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s0/F</td>
</tr>
<tr>
<td>11.742</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>CPU/u0/mcode/Set_BusB_To_Z_0_s/I2</td>
</tr>
<tr>
<td>12.564</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R11C22[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>14.529</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td>CPU/u0/n2206_s26/I2</td>
</tr>
<tr>
<td>15.561</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s26/F</td>
</tr>
<tr>
<td>15.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>CPU/u0/n2206_s22/I1</td>
</tr>
<tr>
<td>15.710</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n2206_s22/O</td>
</tr>
<tr>
<td>17.173</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>CPU/u0/alu/n23_s2/I3</td>
</tr>
<tr>
<td>17.995</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s2/F</td>
</tr>
<tr>
<td>19.290</td>
<td>1.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>CPU/u0/alu/n23_s1/I1</td>
</tr>
<tr>
<td>20.389</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s1/F</td>
</tr>
<tr>
<td>22.190</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td>CPU/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>22.815</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C19[3][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>23.234</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[0][B]</td>
<td>CPU/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>23.784</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>23.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C19[1][A]</td>
<td>CPU/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>23.841</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>23.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[1][B]</td>
<td>CPU/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>23.898</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>23.898</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C19[2][A]</td>
<td>CPU/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>24.461</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C19[2][A]</td>
<td style=" background: #97FFFF;">CPU/u0/alu/Q_v_3_s/SUM</td>
</tr>
<tr>
<td>25.282</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td>CPU/u0/n1488_s15/I1</td>
</tr>
<tr>
<td>26.381</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s15/F</td>
</tr>
<tr>
<td>26.386</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>CPU/u0/n1488_s10/I0</td>
</tr>
<tr>
<td>27.485</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s10/F</td>
</tr>
<tr>
<td>28.301</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[1][B]</td>
<td>CPU/u0/n1488_s8/I0</td>
</tr>
<tr>
<td>29.333</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C20[1][B]</td>
<td style=" background: #97FFFF;">CPU/u0/n1488_s8/F</td>
</tr>
<tr>
<td>29.828</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>CPU/u0/n1377_s4/I1</td>
</tr>
<tr>
<td>30.927</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1377_s4/F</td>
</tr>
<tr>
<td>32.705</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[0][B]</td>
<td>CPU/u0/RegDIH_3_s1/I1</td>
</tr>
<tr>
<td>33.527</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C17[0][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIH_3_s1/F</td>
</tr>
<tr>
<td>34.358</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[2][B]</td>
<td>CPU/u0/RegDIL_3_s0/I0</td>
</tr>
<tr>
<td>35.390</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[2][B]</td>
<td style=" background: #97FFFF;">CPU/u0/RegDIL_3_s0/F</td>
</tr>
<tr>
<td>36.705</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">CPU/u0/Regs/RegsL_RegsL_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>21.315</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s/CLK</td>
</tr>
<tr>
<td>21.271</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>CPU/u0/Regs/RegsL_RegsL_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 15.985, 45.167%; route: 15.946, 45.056%; tC2Q: 3.460, 9.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.315, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>VideoGenerator/ViewPortX_7_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_7_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>VideoGenerator/n523_s2/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n523_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>VideoGenerator/ViewPortX_7_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[0][A]</td>
<td>VideoGenerator/ViewPortX_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>VideoGenerator/n467_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n467_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>VideoGenerator/ViewPortY_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>VideoGenerator/Xcounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_0_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>VideoGenerator/n443_s2/I0</td>
</tr>
<tr>
<td>2.401</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n443_s2/F</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>VideoGenerator/Xcounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>VideoGenerator/Xcounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>HighClkPrescale_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>n655_s2/I0</td>
</tr>
<tr>
<td>2.459</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" background: #97FFFF;">n655_s2/F</td>
</tr>
<tr>
<td>2.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">HighClkPrescale_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>SerialKeyboard/SerialUART/n134_s16/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n134_s16/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_3_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>SerialKeyboard/SerialUART/n130_s18/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n130_s18/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>SerialKeyboard/SerialUART/n126_s21/I2</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n126_s21/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>VideoGenerator/n526_s3/I0</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n526_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[0][A]</td>
<td>VideoGenerator/ViewPortX_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/Q</td>
</tr>
<tr>
<td>2.030</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>VideoGenerator/n524_s3/I3</td>
</tr>
<tr>
<td>2.402</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n524_s3/F</td>
</tr>
<tr>
<td>2.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>VideoGenerator/ViewPortX_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34[1][A]</td>
<td>VideoGenerator/ViewPortX_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/Q</td>
</tr>
<tr>
<td>1.285</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>CPU/u0/n1109_s0/I2</td>
</tr>
<tr>
<td>1.657</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1109_s0/F</td>
</tr>
<tr>
<td>1.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>CPU/u0/R_1_s1/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[0][A]</td>
<td>CPU/u0/R_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/Q</td>
</tr>
<tr>
<td>2.032</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>SerialKeyboard/SerialUART/n136_s15/I1</td>
</tr>
<tr>
<td>2.404</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n136_s15/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Bit_Index_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>SerialKeyboard/SerialUART/r_Bit_Index_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/Q</td>
</tr>
<tr>
<td>1.286</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>CPU/u0/n1108_s0/I2</td>
</tr>
<tr>
<td>1.658</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1108_s0/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>CPU/u0/R_2_s1/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C14[1][A]</td>
<td>CPU/u0/R_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/u0/R_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/u0/R_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AmoreAccurateClk_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>CPU/u0/R_5_s1/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_5_s1/Q</td>
</tr>
<tr>
<td>1.286</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>CPU/u0/n1105_s0/I2</td>
</tr>
<tr>
<td>1.658</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/u0/n1105_s0/F</td>
</tr>
<tr>
<td>1.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">CPU/u0/R_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AmoreAccurateClk_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>487</td>
<td>R12C31[0][B]</td>
<td>AmoreAccurateClk_s1/Q</td>
</tr>
<tr>
<td>0.948</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>CPU/u0/R_5_s1/CLK</td>
</tr>
<tr>
<td>0.948</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>CPU/u0/R_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.948, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.878</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.883</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/n516_s3/I0</td>
</tr>
<tr>
<td>2.255</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n516_s3/F</td>
</tr>
<tr>
<td>2.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.545</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>SerialKeyboard/SerialUART/n133_s18/I0</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n133_s18/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_Clk_Count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_Clk_Count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>SerialKeyboard/SerialUART/n138_s6/I3</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/SerialUART/n138_s6/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/SerialUART/r_SM_Main_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>SerialKeyboard/SerialUART/r_SM_Main_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/Q</td>
</tr>
<tr>
<td>2.033</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>VideoGenerator/n528_s3/I2</td>
</tr>
<tr>
<td>2.405</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n528_s3/F</td>
</tr>
<tr>
<td>2.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortX_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C34[1][A]</td>
<td>VideoGenerator/ViewPortX_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td>VideoGenerator/n465_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n465_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>VideoGenerator/ViewPortY_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_6_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C32[0][A]</td>
<td>VideoGenerator/n461_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n461_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">VideoGenerator/ViewPortY_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>VideoGenerator/ViewPortY_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.027</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_2_s0/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C31[1][A]</td>
<td>VideoGenerator/n441_s/I1</td>
</tr>
<tr>
<td>2.423</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">VideoGenerator/n441_s/SUM</td>
</tr>
<tr>
<td>2.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">VideoGenerator/Xcounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.509</td>
<td>1.509</td>
<td>tCL</td>
<td>RR</td>
<td>177</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.693</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>VideoGenerator/Xcounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>AmoreAccurateClkCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AmoreAccurateClkCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>AmoreAccurateClkCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C33[1][A]</td>
<td>n687_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">n687_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>AmoreAccurateClkCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>AmoreAccurateClkCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>AmoreAccurateClkCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AmoreAccurateClkCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>AmoreAccurateClkCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[0][A]</td>
<td>n683_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" background: #97FFFF;">n683_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>AmoreAccurateClkCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>AmoreAccurateClkCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>AmoreAccurateClkCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AmoreAccurateClkCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>AmoreAccurateClkCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>n681_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">n681_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>AmoreAccurateClkCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>AmoreAccurateClkCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>AmoreAccurateClkCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AmoreAccurateClkCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>AmoreAccurateClkCounter_12_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_12_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C35[0][A]</td>
<td>n677_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" background: #97FFFF;">n677_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>AmoreAccurateClkCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>AmoreAccurateClkCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>AmoreAccurateClkCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AmoreAccurateClkCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>AmoreAccurateClkCounter_14_s0/CLK</td>
</tr>
<tr>
<td>2.085</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_14_s0/Q</td>
</tr>
<tr>
<td>2.087</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C35[1][A]</td>
<td>n675_s/I1</td>
</tr>
<tr>
<td>2.481</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" background: #97FFFF;">n675_s/SUM</td>
</tr>
<tr>
<td>2.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td style=" font-weight:bold;">AmoreAccurateClkCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.567</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.752</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>AmoreAccurateClkCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.752</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C35[1][A]</td>
<td>AmoreAccurateClkCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>SerialKeyboard/n680_s3/I1</td>
</tr>
<tr>
<td>4.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>5.478</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>7.916</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>9.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>10.793</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 32.635%; route: 5.371, 62.069%; tC2Q: 0.458, 5.297%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[1][A]</td>
<td>SerialKeyboard/regEF_5_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R21C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s4/Q</td>
</tr>
<tr>
<td>13.091</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[3][A]</td>
<td>SerialKeyboard/n680_s3/I2</td>
</tr>
<tr>
<td>13.717</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C35[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n680_s3/F</td>
</tr>
<tr>
<td>14.527</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[2][B]</td>
<td>SerialKeyboard/n309_s1/I3</td>
</tr>
<tr>
<td>15.153</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n309_s1/F</td>
</tr>
<tr>
<td>17.591</td>
<td>2.438</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][B]</td>
<td>SerialKeyboard/n993_s0/I0</td>
</tr>
<tr>
<td>18.690</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n993_s0/F</td>
</tr>
<tr>
<td>20.468</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/regEF_5_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C35[2][A]</td>
<td>SerialKeyboard/regEF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.351, 28.469%; route: 5.449, 65.981%; tC2Q: 0.458, 5.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>SerialKeyboard/regFD_2_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s0/Q</td>
</tr>
<tr>
<td>4.375</td>
<td>1.777</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>SerialKeyboard/n650_s3/I1</td>
</tr>
<tr>
<td>5.474</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>6.300</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>6.926</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>7.736</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>SerialKeyboard/n936_s0/I0</td>
</tr>
<tr>
<td>8.835</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n936_s0/F</td>
</tr>
<tr>
<td>9.644</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.824, 37.633%; route: 4.222, 56.259%; tC2Q: 0.458, 6.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>SerialKeyboard/n720_s3/I2</td>
</tr>
<tr>
<td>14.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>14.495</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>15.594</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>16.407</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][B]</td>
<td>SerialKeyboard/n1068_s0/I1</td>
</tr>
<tr>
<td>17.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1068_s0/F</td>
</tr>
<tr>
<td>19.224</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>SerialKeyboard/reg7F_3_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.192, 45.508%; route: 3.364, 47.957%; tC2Q: 0.458, 6.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.089</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>SerialKeyboard/n692_s3/I2</td>
</tr>
<tr>
<td>14.115</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>14.535</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>15.634</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>16.475</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][B]</td>
<td>SerialKeyboard/n1012_s0/I1</td>
</tr>
<tr>
<td>17.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1012_s0/F</td>
</tr>
<tr>
<td>18.880</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/regDF_5_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[0][A]</td>
<td>SerialKeyboard/regDF_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 41.246%; route: 3.460, 51.882%; tC2Q: 0.458, 6.872%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/Q</td>
</tr>
<tr>
<td>13.089</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>SerialKeyboard/n692_s3/I2</td>
</tr>
<tr>
<td>14.115</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>14.535</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>15.634</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>16.475</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>SerialKeyboard/n1014_s0/I0</td>
</tr>
<tr>
<td>17.101</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1014_s0/F</td>
</tr>
<tr>
<td>18.879</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>SerialKeyboard/regDF_5_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.751, 41.252%; route: 3.459, 51.875%; tC2Q: 0.458, 6.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C35[2][A]</td>
<td>SerialKeyboard/regDF_5_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[3][B]</td>
<td>SerialKeyboard/n692_s3/I1</td>
</tr>
<tr>
<td>4.004</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R23C35[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n692_s3/F</td>
</tr>
<tr>
<td>4.425</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[2][B]</td>
<td>SerialKeyboard/n157_s1/I3</td>
</tr>
<tr>
<td>5.524</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C35[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n157_s1/F</td>
</tr>
<tr>
<td>6.364</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][B]</td>
<td>SerialKeyboard/n1014_s0/I0</td>
</tr>
<tr>
<td>6.990</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C35[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1014_s0/F</td>
</tr>
<tr>
<td>8.768</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_5_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/regDF_5_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C35[1][A]</td>
<td>SerialKeyboard/regDF_5_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 42.031%; route: 3.384, 51.054%; tC2Q: 0.458, 6.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.538</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>SerialKeyboard/n650_s3/I2</td>
</tr>
<tr>
<td>13.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>14.662</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>15.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>16.124</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>SerialKeyboard/n934_s0/I1</td>
</tr>
<tr>
<td>16.750</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n934_s0/F</td>
</tr>
<tr>
<td>18.529</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>SerialKeyboard/regFD_2_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>SerialKeyboard/regFD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.074, 32.824%; route: 3.786, 59.922%; tC2Q: 0.458, 7.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>SerialKeyboard/reg7F_1_s1/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s1/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>SerialKeyboard/n724_s3/I0</td>
</tr>
<tr>
<td>4.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n724_s3/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/n296_s1/I3</td>
</tr>
<tr>
<td>5.674</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n296_s1/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>SerialKeyboard/n1078_s0/I0</td>
</tr>
<tr>
<td>7.583</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1078_s0/F</td>
</tr>
<tr>
<td>8.392</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.020, 48.307%; route: 2.773, 44.361%; tC2Q: 0.458, 7.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/Q</td>
</tr>
<tr>
<td>13.089</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>SerialKeyboard/n724_s3/I2</td>
</tr>
<tr>
<td>13.911</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n724_s3/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/n296_s1/I3</td>
</tr>
<tr>
<td>15.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n296_s1/F</td>
</tr>
<tr>
<td>16.352</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>SerialKeyboard/n1078_s0/I0</td>
</tr>
<tr>
<td>17.451</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1078_s0/F</td>
</tr>
<tr>
<td>18.260</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>SerialKeyboard/reg7F_1_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>SerialKeyboard/reg7F_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.743, 45.339%; route: 2.849, 47.085%; tC2Q: 0.458, 7.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>SerialKeyboard/regBF_1_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td>SerialKeyboard/n712_s3/I1</td>
</tr>
<tr>
<td>4.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C40[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n712_s3/F</td>
</tr>
<tr>
<td>5.337</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>SerialKeyboard/n337_s1/I3</td>
</tr>
<tr>
<td>6.369</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n337_s1/F</td>
</tr>
<tr>
<td>7.183</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>SerialKeyboard/n1054_s0/I0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1054_s0/F</td>
</tr>
<tr>
<td>8.303</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.757, 44.732%; route: 2.948, 47.832%; tC2Q: 0.458, 7.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td>SerialKeyboard/n712_s3/I2</td>
</tr>
<tr>
<td>13.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C40[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n712_s3/F</td>
</tr>
<tr>
<td>14.928</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>SerialKeyboard/n337_s1/I3</td>
</tr>
<tr>
<td>15.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n337_s1/F</td>
</tr>
<tr>
<td>16.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[3][B]</td>
<td>SerialKeyboard/n1052_s0/I1</td>
</tr>
<tr>
<td>17.596</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C39[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1052_s0/F</td>
</tr>
<tr>
<td>18.092</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>SerialKeyboard/regBF_1_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[0][A]</td>
<td>SerialKeyboard/regBF_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.480, 42.165%; route: 2.943, 50.042%; tC2Q: 0.458, 7.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.005</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regFD_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>SerialKeyboard/regFD_2_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[2][B]</td>
<td>SerialKeyboard/n650_s3/I2</td>
</tr>
<tr>
<td>13.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n650_s3/F</td>
</tr>
<tr>
<td>14.662</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C37[2][B]</td>
<td>SerialKeyboard/n17_s1/I2</td>
</tr>
<tr>
<td>15.288</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C37[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n17_s1/F</td>
</tr>
<tr>
<td>16.097</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[3][A]</td>
<td>SerialKeyboard/n936_s0/I0</td>
</tr>
<tr>
<td>17.196</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n936_s0/F</td>
</tr>
<tr>
<td>18.005</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regFD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>SerialKeyboard/regFD_2_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>SerialKeyboard/regFD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.547, 43.951%; route: 2.790, 48.140%; tC2Q: 0.458, 7.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>SerialKeyboard/regDF_0_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>SerialKeyboard/n702_s3/I1</td>
</tr>
<tr>
<td>4.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n702_s3/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>SerialKeyboard/n150_s1/I3</td>
</tr>
<tr>
<td>5.085</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n150_s1/F</td>
</tr>
<tr>
<td>5.102</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td>SerialKeyboard/n1034_s0/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1034_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 55.322%; route: 2.150, 36.827%; tC2Q: 0.458, 7.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regBF_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[2][A]</td>
<td>SerialKeyboard/regBF_1_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R20C40[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s4/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[3][B]</td>
<td>SerialKeyboard/n712_s3/I2</td>
</tr>
<tr>
<td>13.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C40[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n712_s3/F</td>
</tr>
<tr>
<td>14.928</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>SerialKeyboard/n337_s1/I3</td>
</tr>
<tr>
<td>15.960</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n337_s1/F</td>
</tr>
<tr>
<td>16.774</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>SerialKeyboard/n1054_s0/I0</td>
</tr>
<tr>
<td>17.400</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1054_s0/F</td>
</tr>
<tr>
<td>17.895</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regBF_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>SerialKeyboard/regBF_1_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>SerialKeyboard/regBF_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.284, 40.178%; route: 2.942, 51.760%; tC2Q: 0.458, 8.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>SerialKeyboard/n720_s3/I2</td>
</tr>
<tr>
<td>14.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>14.495</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>15.594</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>16.407</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>17.506</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>17.853</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[0][A]</td>
<td>SerialKeyboard/reg7F_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 57.759%; route: 1.925, 34.118%; tC2Q: 0.458, 8.123%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>SerialKeyboard/regDF_4_s0/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s0/Q</td>
</tr>
<tr>
<td>2.943</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>SerialKeyboard/n694_s3/I1</td>
</tr>
<tr>
<td>4.042</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n694_s3/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>SerialKeyboard/n117_s1/I3</td>
</tr>
<tr>
<td>5.085</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n117_s1/F</td>
</tr>
<tr>
<td>5.102</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>SerialKeyboard/n1018_s0/I0</td>
</tr>
<tr>
<td>6.134</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1018_s0/F</td>
</tr>
<tr>
<td>7.912</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>SerialKeyboard/regDF_4_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.163, 54.804%; route: 2.150, 37.255%; tC2Q: 0.458, 7.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>SerialKeyboard/n702_s3/I2</td>
</tr>
<tr>
<td>13.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n702_s3/F</td>
</tr>
<tr>
<td>13.846</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>SerialKeyboard/n150_s1/I3</td>
</tr>
<tr>
<td>14.878</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n150_s1/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td>SerialKeyboard/n1032_s0/I1</td>
</tr>
<tr>
<td>15.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1032_s0/F</td>
</tr>
<tr>
<td>17.773</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>SerialKeyboard/regDF_0_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>SerialKeyboard/regDF_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.088%; route: 2.151, 38.672%; tC2Q: 0.458, 8.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td>SerialKeyboard/regDF_0_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>SerialKeyboard/n702_s3/I2</td>
</tr>
<tr>
<td>13.835</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n702_s3/F</td>
</tr>
<tr>
<td>13.846</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td>SerialKeyboard/n150_s1/I3</td>
</tr>
<tr>
<td>14.878</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n150_s1/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td>SerialKeyboard/n1034_s0/I0</td>
</tr>
<tr>
<td>15.994</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C31[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1034_s0/F</td>
</tr>
<tr>
<td>17.772</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>SerialKeyboard/regDF_0_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[0][A]</td>
<td>SerialKeyboard/regDF_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 53.097%; route: 2.150, 38.662%; tC2Q: 0.458, 8.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[0][A]</td>
<td>SerialKeyboard/reg7F_1_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R20C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s4/Q</td>
</tr>
<tr>
<td>13.089</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][B]</td>
<td>SerialKeyboard/n724_s3/I2</td>
</tr>
<tr>
<td>13.911</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R20C38[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n724_s3/F</td>
</tr>
<tr>
<td>14.720</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>SerialKeyboard/n296_s1/I3</td>
</tr>
<tr>
<td>15.542</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n296_s1/F</td>
</tr>
<tr>
<td>16.379</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>SerialKeyboard/n1076_s0/I1</td>
</tr>
<tr>
<td>17.411</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1076_s0/F</td>
</tr>
<tr>
<td>17.757</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>SerialKeyboard/reg7F_1_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C38[2][A]</td>
<td>SerialKeyboard/reg7F_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.676, 48.247%; route: 2.412, 43.490%; tC2Q: 0.458, 8.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/reg7F_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C36[2][A]</td>
<td>SerialKeyboard/reg7F_3_s1/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s1/Q</td>
</tr>
<tr>
<td>2.937</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[0][B]</td>
<td>SerialKeyboard/n720_s3/I0</td>
</tr>
<tr>
<td>3.963</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C36[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n720_s3/F</td>
</tr>
<tr>
<td>4.384</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C36[2][A]</td>
<td>SerialKeyboard/n285_s1/I3</td>
</tr>
<tr>
<td>5.483</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R20C36[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n285_s1/F</td>
</tr>
<tr>
<td>6.297</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][B]</td>
<td>SerialKeyboard/n1070_s0/I0</td>
</tr>
<tr>
<td>7.396</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C36[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1070_s0/F</td>
</tr>
<tr>
<td>7.742</td>
<td>0.346</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/reg7F_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/reg7F_3_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C36[1][A]</td>
<td>SerialKeyboard/reg7F_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 57.554%; route: 1.919, 34.264%; tC2Q: 0.458, 8.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.137</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regF7_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>2.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[0][A]</td>
<td>SerialKeyboard/regF7_3_s1/CLK</td>
</tr>
<tr>
<td>2.598</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s1/Q</td>
</tr>
<tr>
<td>3.021</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[3][A]</td>
<td>SerialKeyboard/n672_s3/I0</td>
</tr>
<tr>
<td>4.053</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C36[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n672_s3/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[3][B]</td>
<td>SerialKeyboard/n133_s1/I3</td>
</tr>
<tr>
<td>4.886</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C36[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n133_s1/F</td>
</tr>
<tr>
<td>4.902</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][B]</td>
<td>SerialKeyboard/n980_s0/I0</td>
</tr>
<tr>
<td>5.934</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C36[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n980_s0/F</td>
</tr>
<tr>
<td>7.712</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regF7_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/regF7_3_s4/G</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
<tr>
<td>12.137</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>SerialKeyboard/regF7_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 51.792%; route: 2.228, 39.982%; tC2Q: 0.458, 8.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regEF_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regEF_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][A]</td>
<td>SerialKeyboard/regEF_3_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R18C39[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s4/Q</td>
</tr>
<tr>
<td>13.013</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][B]</td>
<td>SerialKeyboard/n684_s3/I2</td>
</tr>
<tr>
<td>14.074</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C39[0][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n684_s3/F</td>
</tr>
<tr>
<td>14.495</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>SerialKeyboard/n97_s1/I3</td>
</tr>
<tr>
<td>15.121</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n97_s1/F</td>
</tr>
<tr>
<td>15.621</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[2][B]</td>
<td>SerialKeyboard/n1001_s0/I0</td>
</tr>
<tr>
<td>16.443</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C40[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1001_s0/F</td>
</tr>
<tr>
<td>17.588</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regEF_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>SerialKeyboard/regEF_3_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regEF_3_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>SerialKeyboard/regEF_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 46.654%; route: 2.411, 44.824%; tC2Q: 0.458, 8.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>SerialKeyboard/regDF_4_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s4/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>SerialKeyboard/n694_s3/I2</td>
</tr>
<tr>
<td>13.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n694_s3/F</td>
</tr>
<tr>
<td>13.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>SerialKeyboard/n117_s1/I3</td>
</tr>
<tr>
<td>14.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n117_s1/F</td>
</tr>
<tr>
<td>14.693</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][B]</td>
<td>SerialKeyboard/n1016_s0/I1</td>
</tr>
<tr>
<td>15.725</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[1][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1016_s0/F</td>
</tr>
<tr>
<td>17.504</td>
<td>1.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>SerialKeyboard/regDF_4_s1/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[0][A]</td>
<td>SerialKeyboard/regDF_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 50.815%; route: 2.145, 40.527%; tC2Q: 0.458, 8.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/regDF_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/regDF_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>SerialKeyboard/regDF_4_s4/G</td>
</tr>
<tr>
<td>12.668</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s4/Q</td>
</tr>
<tr>
<td>13.007</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[2][B]</td>
<td>SerialKeyboard/n694_s3/I2</td>
</tr>
<tr>
<td>13.633</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[2][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n694_s3/F</td>
</tr>
<tr>
<td>13.644</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][B]</td>
<td>SerialKeyboard/n117_s1/I3</td>
</tr>
<tr>
<td>14.676</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R21C33[3][B]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n117_s1/F</td>
</tr>
<tr>
<td>14.693</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[3][A]</td>
<td>SerialKeyboard/n1018_s0/I0</td>
</tr>
<tr>
<td>15.725</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C33[3][A]</td>
<td style=" background: #97FFFF;">SerialKeyboard/n1018_s0/F</td>
</tr>
<tr>
<td>17.503</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/regDF_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>22.140</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>SerialKeyboard/regDF_4_s0/CLK</td>
</tr>
<tr>
<td>22.110</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/regDF_4_s0</td>
</tr>
<tr>
<td>22.067</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C33[1][A]</td>
<td>SerialKeyboard/regDF_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.210, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.690, 50.824%; route: 2.144, 40.516%; tC2Q: 0.458, 8.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.140, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.799</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.799, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.799</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_31_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.799, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.799</td>
<td>1.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.799, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[2][B]</td>
<td>SerialKeyboard/TypeRateCounter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][A]</td>
<td>SerialKeyboard/TypeRateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[0][B]</td>
<td>SerialKeyboard/TypeRateCounter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[1][A]</td>
<td>SerialKeyboard/TypeRateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[1][B]</td>
<td>SerialKeyboard/TypeRateCounter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SerialKeyboard/RX_Strobe:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CPU_INT_n:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/RX_Strobe</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>167</td>
<td>R22C33[0][A]</td>
<td>SerialKeyboard/SerialUART/r_RX_DV_s1/Q</td>
</tr>
<tr>
<td>1.806</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td style=" font-weight:bold;">SerialKeyboard/TypeRateCounter_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CPU_INT_n</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>123</td>
<td>R11C33[3][B]</td>
<td>VideoGenerator/CPU_INT_n_s/F</td>
</tr>
<tr>
<td>1.545</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0/CLK</td>
</tr>
<tr>
<td>1.575</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
<tr>
<td>1.590</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C36[2][A]</td>
<td>SerialKeyboard/TypeRateCounter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.806, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.545, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HighClkPrescale_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>HighClkPrescale_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_31_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_30_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_28_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClk_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClk_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>AmoreAccurateClkCounter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.002</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.569</td>
<td>1.567</td>
<td>tCL</td>
<td>FF</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.831</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PLLClk/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.571</td>
<td>1.567</td>
<td>tCL</td>
<td>RR</td>
<td>PLLClk/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.756</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>AmoreAccurateClkCounter_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>487</td>
<td>AmoreAccurateClk_4</td>
<td>-19.569</td>
<td>1.565</td>
</tr>
<tr>
<td>177</td>
<td>clk25mhz</td>
<td>11.808</td>
<td>0.262</td>
</tr>
<tr>
<td>167</td>
<td>RX_Strobe</td>
<td>-6.353</td>
<td>3.018</td>
</tr>
<tr>
<td>123</td>
<td>CPU_INT_n</td>
<td>1.343</td>
<td>3.739</td>
</tr>
<tr>
<td>109</td>
<td>IR[2]</td>
<td>-8.215</td>
<td>4.909</td>
</tr>
<tr>
<td>91</td>
<td>IR[1]</td>
<td>-9.626</td>
<td>5.413</td>
</tr>
<tr>
<td>88</td>
<td>IR[0]</td>
<td>-12.449</td>
<td>5.925</td>
</tr>
<tr>
<td>85</td>
<td>IR[3]</td>
<td>-12.343</td>
<td>5.582</td>
</tr>
<tr>
<td>82</td>
<td>IR[5]</td>
<td>-12.563</td>
<td>4.438</td>
</tr>
<tr>
<td>82</td>
<td>CPU_A_14_487</td>
<td>-4.576</td>
<td>4.114</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R5C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R18C36</td>
<td>84.72%</td>
</tr>
<tr>
<td>R15C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R15C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R15C16</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C8</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C35</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C36</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C7</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
