Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Aug 26 17:54:25 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-11   Warning           DSP output not registered                                         4           
TIMING-18  Warning           Missing input or output delay                                     105         
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (104)
7. checking multiple_clock (1049)
8. checking generated_clocks (0)
9. checking loops (21)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1049)
---------------------------------
 There are 1049 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (21)
----------------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.148        0.000                      0                 3037        0.018        0.000                      0                 3037        3.000        0.000                       0                  1055  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0           0.148        0.000                      0                 2173        0.093        0.000                      0                 2173        4.500        0.000                       0                  1051  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0_1         0.149        0.000                      0                 2173        0.093        0.000                      0                 2173        4.500        0.000                       0                  1051  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          0.148        0.000                      0                 2173        0.018        0.000                      0                 2173  
clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        0.148        0.000                      0                 2173        0.018        0.000                      0                 2173  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0          1.968        0.000                      0                  864        0.631        0.000                      0                  864  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          1.968        0.000                      0                  864        0.556        0.000                      0                  864  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        1.968        0.000                      0                  864        0.556        0.000                      0                  864  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0_1        1.969        0.000                      0                  864        0.631        0.000                      0                  864  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_sys_clk_wiz_0                           
(none)                clk_sys_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_sys_clk_wiz_0     
(none)                                      clk_sys_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.609ns (37.052%)  route 6.131ns (62.948%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.668     7.650    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.774 f  Series_recombination_loop/final3_S[6]_i_2/O
                         net (fo=2, routed)           0.948     8.722    Series_recombination_loop/final3_S[6]_i_2_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I3_O)        0.124     8.846 r  Series_recombination_loop/final3_S[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    Series_recombination_loop/final3[5]
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.609ns (37.629%)  route 5.982ns (62.371%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.675     8.572    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.124     8.696 r  Series_recombination_loop/final3_S[11]_i_1/O
                         net (fo=1, routed)           0.000     8.696    Series_recombination_loop/final3[11]
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[11]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/A1_S_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.249ns (35.676%)  route 5.858ns (64.324%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           1.035     5.975    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.099 r  Series_recombination_loop/A1_S[4]_i_4/O
                         net (fo=5, routed)           0.469     6.568    Series_recombination_loop/A1_S[4]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.692 f  Series_recombination_loop/A1_S[10]_i_6/O
                         net (fo=8, routed)           0.659     7.352    Series_recombination_loop/A1_S[10]_i_6_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.476 r  Series_recombination_loop/A1_S[9]_i_1/O
                         net (fo=6, routed)           0.737     8.212    Series_recombination_loop/A1_S[9]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524     8.464    Series_recombination_loop/A1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 3.609ns (37.487%)  route 6.018ns (62.513%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.855     8.609    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.733 r  Series_recombination_loop/final3_S[8]_i_1/O
                         net (fo=1, routed)           0.000     8.733    Series_recombination_loop/final3[8]
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[8]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.609ns (37.396%)  route 6.042ns (62.604%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.735     8.632    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.756 r  Series_recombination_loop/final3_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.756    Series_recombination_loop/final3[12]
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.079     9.042    Series_recombination_loop/final3_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 3.373ns (34.923%)  route 6.285ns (65.077%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.601     8.640    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.764 r  Series_recombination_loop/final1_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.764    Series_recombination_loop/final1[21]
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079     9.070    Series_recombination_loop/final1_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.373ns (35.454%)  route 6.141ns (64.546%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.456     8.495    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.619 r  Series_recombination_loop/final3_S[27]_i_1/O
                         net (fo=1, routed)           0.000     8.619    Series_recombination_loop/final3[27]
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[27]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.609ns (37.665%)  route 5.973ns (62.335%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.809     8.563    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.687 r  Series_recombination_loop/final3_S[7]_i_1/O
                         net (fo=1, routed)           0.000     8.687    Series_recombination_loop/final3[7]
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[7]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.373ns (35.057%)  route 6.248ns (64.943%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.564     8.603    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.727 r  Series_recombination_loop/final1_S[17]_i_1/O
                         net (fo=1, routed)           0.000     8.727    Series_recombination_loop/final1[17]
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.452     8.501    Series_recombination_loop/clk_sys
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/C
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X14Y42         FDCE (Setup_fdce_C_D)        0.077     9.067    Series_recombination_loop/final1_S_reg[17]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 3.609ns (37.605%)  route 5.988ns (62.395%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.459     7.791    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.915 f  Series_recombination_loop/final3_S[10]_i_2/O
                         net (fo=2, routed)           0.664     8.578    Series_recombination_loop/final3_S[10]_i_2_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  Series_recombination_loop/final3_S[9]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Series_recombination_loop/final3[9]
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.081     9.044    Series_recombination_loop/final3_S_reg[9]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.352ns (71.574%)  route 0.140ns (28.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step2i[4]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.365ns (72.306%)  route 0.140ns (27.694%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Series_recombination_loop/step2i[6]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.369%)  route 0.136ns (27.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  Series_recombination_loop/orderi_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    Series_recombination_loop/in5[13]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.388ns (73.513%)  route 0.140ns (26.487%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.021 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    Series_recombination_loop/step2i[5]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[5]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.390ns (73.613%)  route 0.140ns (26.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.019 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Series_recombination_loop/step2i[7]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[7]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.366ns (72.975%)  route 0.136ns (27.025%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.077 r  Series_recombination_loop/orderi_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/in5[15]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[15]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.392ns (73.712%)  route 0.140ns (26.288%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.070 r  Series_recombination_loop/step2i_S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Series_recombination_loop/step2i_S_reg[7]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  Series_recombination_loop/step2i_S_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Series_recombination_loop/step2i[8]
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[8]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Series_recombination_loop/order_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/order_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.355ns (70.593%)  route 0.148ns (29.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X11Y49         FDRE                                         r  Series_recombination_loop/order_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/order_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.290    Series_recombination_loop/order_R_OBUF[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.130 r  Series_recombination_loop/order_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    Series_recombination_loop/order_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  Series_recombination_loop/order_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    Series_recombination_loop/in7[13]
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/order_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X15Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  DFTBD_RAMs/ADDRESS1_reg[4]/Q
                         net (fo=4, routed)           0.259    -0.180    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.880    -0.775    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.811%)  route 0.264ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.562    -0.585    TWiddle1/CLK
    SLICE_X11Y32         FDCE                                         r  TWiddle1/ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  TWiddle1/ADDRESS_reg[7]/Q
                         net (fo=4, routed)           0.264    -0.180    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.878    -0.777    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.503    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.320    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y14      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y15      Series_recombination_loop/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.609ns (37.052%)  route 6.131ns (62.948%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.668     7.650    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.774 f  Series_recombination_loop/final3_S[6]_i_2/O
                         net (fo=2, routed)           0.948     8.722    Series_recombination_loop/final3_S[6]_i_2_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I3_O)        0.124     8.846 r  Series_recombination_loop/final3_S[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    Series_recombination_loop/final3[5]
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031     8.995    Series_recombination_loop/final3_S_reg[5]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.609ns (37.629%)  route 5.982ns (62.371%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.675     8.572    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.124     8.696 r  Series_recombination_loop/final3_S[11]_i_1/O
                         net (fo=1, routed)           0.000     8.696    Series_recombination_loop/final3[11]
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.896    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.031     8.927    Series_recombination_loop/final3_S_reg[11]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/A1_S_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.249ns (35.676%)  route 5.858ns (64.324%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           1.035     5.975    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.099 r  Series_recombination_loop/A1_S[4]_i_4/O
                         net (fo=5, routed)           0.469     6.568    Series_recombination_loop/A1_S[4]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.692 f  Series_recombination_loop/A1_S[10]_i_6/O
                         net (fo=8, routed)           0.659     7.352    Series_recombination_loop/A1_S[10]_i_6_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.476 r  Series_recombination_loop/A1_S[9]_i_1/O
                         net (fo=6, routed)           0.737     8.212    Series_recombination_loop/A1_S[9]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.989    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524     8.465    Series_recombination_loop/A1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 3.609ns (37.487%)  route 6.018ns (62.513%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.855     8.609    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.733 r  Series_recombination_loop/final3_S[8]_i_1/O
                         net (fo=1, routed)           0.000     8.733    Series_recombination_loop/final3[8]
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.031     8.995    Series_recombination_loop/final3_S_reg[8]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.609ns (37.396%)  route 6.042ns (62.604%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.735     8.632    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.756 r  Series_recombination_loop/final3_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.756    Series_recombination_loop/final3[12]
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.079     9.043    Series_recombination_loop/final3_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 3.373ns (34.923%)  route 6.285ns (65.077%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.601     8.640    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.764 r  Series_recombination_loop/final1_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.764    Series_recombination_loop/final1[21]
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.992    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079     9.071    Series_recombination_loop/final1_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.373ns (35.454%)  route 6.141ns (64.546%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.456     8.495    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.619 r  Series_recombination_loop/final3_S[27]_i_1/O
                         net (fo=1, routed)           0.000     8.619    Series_recombination_loop/final3[27]
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.896    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031     8.927    Series_recombination_loop/final3_S_reg[27]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.609ns (37.665%)  route 5.973ns (62.335%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.809     8.563    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.687 r  Series_recombination_loop/final3_S[7]_i_1/O
                         net (fo=1, routed)           0.000     8.687    Series_recombination_loop/final3[7]
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.031     8.995    Series_recombination_loop/final3_S_reg[7]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.373ns (35.057%)  route 6.248ns (64.943%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.564     8.603    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.727 r  Series_recombination_loop/final1_S[17]_i_1/O
                         net (fo=1, routed)           0.000     8.727    Series_recombination_loop/final1[17]
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.452     8.501    Series_recombination_loop/clk_sys
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/C
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.991    
    SLICE_X14Y42         FDCE (Setup_fdce_C_D)        0.077     9.068    Series_recombination_loop/final1_S_reg[17]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 3.609ns (37.605%)  route 5.988ns (62.395%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.459     7.791    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.915 f  Series_recombination_loop/final3_S[10]_i_2/O
                         net (fo=2, routed)           0.664     8.578    Series_recombination_loop/final3_S[10]_i_2_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  Series_recombination_loop/final3_S[9]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Series_recombination_loop/final3[9]
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.964    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.081     9.045    Series_recombination_loop/final3_S_reg[9]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.352ns (71.574%)  route 0.140ns (28.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step2i[4]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.365ns (72.306%)  route 0.140ns (27.694%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Series_recombination_loop/step2i[6]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.369%)  route 0.136ns (27.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  Series_recombination_loop/orderi_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    Series_recombination_loop/in5[13]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.388ns (73.513%)  route 0.140ns (26.487%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.021 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    Series_recombination_loop/step2i[5]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[5]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.390ns (73.613%)  route 0.140ns (26.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.019 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Series_recombination_loop/step2i[7]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[7]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.366ns (72.975%)  route 0.136ns (27.025%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.077 r  Series_recombination_loop/orderi_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/in5[15]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/orderi_reg[15]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.392ns (73.712%)  route 0.140ns (26.288%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.070 r  Series_recombination_loop/step2i_S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Series_recombination_loop/step2i_S_reg[7]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  Series_recombination_loop/step2i_S_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Series_recombination_loop/step2i[8]
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/C
                         clock pessimism              0.508    -0.284    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134    -0.150    Series_recombination_loop/step2i_S_reg[8]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Series_recombination_loop/order_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/order_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.355ns (70.593%)  route 0.148ns (29.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X11Y49         FDRE                                         r  Series_recombination_loop/order_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/order_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.290    Series_recombination_loop/order_R_OBUF[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.130 r  Series_recombination_loop/order_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    Series_recombination_loop/order_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  Series_recombination_loop/order_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    Series_recombination_loop/in7[13]
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.209    Series_recombination_loop/order_reg[13]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X15Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  DFTBD_RAMs/ADDRESS1_reg[4]/Q
                         net (fo=4, routed)           0.259    -0.180    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.880    -0.775    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.811%)  route 0.264ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.562    -0.585    TWiddle1/CLK
    SLICE_X11Y32         FDCE                                         r  TWiddle1/ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  TWiddle1/ADDRESS_reg[7]/Q
                         net (fo=4, routed)           0.264    -0.180    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.878    -0.777    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.503    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.320    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y14      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y15      Series_recombination_loop/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y2      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y8      DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y8      DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.609ns (37.052%)  route 6.131ns (62.948%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.668     7.650    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.774 f  Series_recombination_loop/final3_S[6]_i_2/O
                         net (fo=2, routed)           0.948     8.722    Series_recombination_loop/final3_S[6]_i_2_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I3_O)        0.124     8.846 r  Series_recombination_loop/final3_S[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    Series_recombination_loop/final3[5]
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.609ns (37.629%)  route 5.982ns (62.371%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.675     8.572    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.124     8.696 r  Series_recombination_loop/final3_S[11]_i_1/O
                         net (fo=1, routed)           0.000     8.696    Series_recombination_loop/final3[11]
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[11]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/A1_S_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.249ns (35.676%)  route 5.858ns (64.324%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           1.035     5.975    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.099 r  Series_recombination_loop/A1_S[4]_i_4/O
                         net (fo=5, routed)           0.469     6.568    Series_recombination_loop/A1_S[4]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.692 f  Series_recombination_loop/A1_S[10]_i_6/O
                         net (fo=8, routed)           0.659     7.352    Series_recombination_loop/A1_S[10]_i_6_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.476 r  Series_recombination_loop/A1_S[9]_i_1/O
                         net (fo=6, routed)           0.737     8.212    Series_recombination_loop/A1_S[9]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524     8.464    Series_recombination_loop/A1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 3.609ns (37.487%)  route 6.018ns (62.513%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.855     8.609    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.733 r  Series_recombination_loop/final3_S[8]_i_1/O
                         net (fo=1, routed)           0.000     8.733    Series_recombination_loop/final3[8]
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[8]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.609ns (37.396%)  route 6.042ns (62.604%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.735     8.632    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.756 r  Series_recombination_loop/final3_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.756    Series_recombination_loop/final3[12]
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.079     9.042    Series_recombination_loop/final3_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 3.373ns (34.923%)  route 6.285ns (65.077%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.601     8.640    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.764 r  Series_recombination_loop/final1_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.764    Series_recombination_loop/final1[21]
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079     9.070    Series_recombination_loop/final1_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.373ns (35.454%)  route 6.141ns (64.546%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.456     8.495    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.619 r  Series_recombination_loop/final3_S[27]_i_1/O
                         net (fo=1, routed)           0.000     8.619    Series_recombination_loop/final3[27]
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[27]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.609ns (37.665%)  route 5.973ns (62.335%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.809     8.563    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.687 r  Series_recombination_loop/final3_S[7]_i_1/O
                         net (fo=1, routed)           0.000     8.687    Series_recombination_loop/final3[7]
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[7]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.373ns (35.057%)  route 6.248ns (64.943%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.564     8.603    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.727 r  Series_recombination_loop/final1_S[17]_i_1/O
                         net (fo=1, routed)           0.000     8.727    Series_recombination_loop/final1[17]
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.452     8.501    Series_recombination_loop/clk_sys
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/C
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X14Y42         FDCE (Setup_fdce_C_D)        0.077     9.067    Series_recombination_loop/final1_S_reg[17]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 3.609ns (37.605%)  route 5.988ns (62.395%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.459     7.791    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.915 f  Series_recombination_loop/final3_S[10]_i_2/O
                         net (fo=2, routed)           0.664     8.578    Series_recombination_loop/final3_S[10]_i_2_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  Series_recombination_loop/final3_S[9]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Series_recombination_loop/final3[9]
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.081     9.044    Series_recombination_loop/final3_S_reg[9]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.352ns (71.574%)  route 0.140ns (28.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step2i[4]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.365ns (72.306%)  route 0.140ns (27.694%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Series_recombination_loop/step2i[6]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.369%)  route 0.136ns (27.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  Series_recombination_loop/orderi_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    Series_recombination_loop/in5[13]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[13]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.388ns (73.513%)  route 0.140ns (26.487%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.021 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    Series_recombination_loop/step2i[5]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[5]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.390ns (73.613%)  route 0.140ns (26.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.019 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Series_recombination_loop/step2i[7]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[7]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.366ns (72.975%)  route 0.136ns (27.025%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.077 r  Series_recombination_loop/orderi_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/in5[15]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[15]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.392ns (73.712%)  route 0.140ns (26.288%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.070 r  Series_recombination_loop/step2i_S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Series_recombination_loop/step2i_S_reg[7]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  Series_recombination_loop/step2i_S_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Series_recombination_loop/step2i[8]
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[8]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Series_recombination_loop/order_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/order_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.355ns (70.593%)  route 0.148ns (29.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X11Y49         FDRE                                         r  Series_recombination_loop/order_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/order_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.290    Series_recombination_loop/order_R_OBUF[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.130 r  Series_recombination_loop/order_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    Series_recombination_loop/order_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  Series_recombination_loop/order_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    Series_recombination_loop/in7[13]
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/order_reg[13]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X15Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  DFTBD_RAMs/ADDRESS1_reg[4]/Q
                         net (fo=4, routed)           0.259    -0.180    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.880    -0.775    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.811%)  route 0.264ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.562    -0.585    TWiddle1/CLK
    SLICE_X11Y32         FDCE                                         r  TWiddle1/ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  TWiddle1/ADDRESS_reg[7]/Q
                         net (fo=4, routed)           0.264    -0.180    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.878    -0.777    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.503    
                         clock uncertainty            0.074    -0.428    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.245    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 3.609ns (37.052%)  route 6.131ns (62.948%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.668     7.650    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.774 f  Series_recombination_loop/final3_S[6]_i_2/O
                         net (fo=2, routed)           0.948     8.722    Series_recombination_loop/final3_S[6]_i_2_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I3_O)        0.124     8.846 r  Series_recombination_loop/final3_S[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    Series_recombination_loop/final3[5]
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y50          FDCE                                         r  Series_recombination_loop/final3_S_reg[5]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[5]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 3.609ns (37.629%)  route 5.982ns (62.371%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.675     8.572    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X9Y56          LUT5 (Prop_lut5_I3_O)        0.124     8.696 r  Series_recombination_loop/final3_S[11]_i_1/O
                         net (fo=1, routed)           0.000     8.696    Series_recombination_loop/final3[11]
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y56          FDCE                                         r  Series_recombination_loop/final3_S_reg[11]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[11]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/A1_S_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 3.249ns (35.676%)  route 5.858ns (64.324%))
  Logic Levels:           13  (CARRY4=7 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           1.035     5.975    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I3_O)        0.124     6.099 r  Series_recombination_loop/A1_S[4]_i_4/O
                         net (fo=5, routed)           0.469     6.568    Series_recombination_loop/A1_S[4]_i_4_n_0
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.124     6.692 f  Series_recombination_loop/A1_S[10]_i_6/O
                         net (fo=8, routed)           0.659     7.352    Series_recombination_loop/A1_S[10]_i_6_n_0
    SLICE_X12Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.476 r  Series_recombination_loop/A1_S[9]_i_1/O
                         net (fo=6, routed)           0.737     8.212    Series_recombination_loop/A1_S[9]_i_1_n_0
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.450     8.499    Series_recombination_loop/clk_sys
    SLICE_X12Y38         FDRE                                         r  Series_recombination_loop/A1_S_reg[3]/C
                         clock pessimism              0.564     9.062    
                         clock uncertainty           -0.074     8.988    
    SLICE_X12Y38         FDRE (Setup_fdre_C_R)       -0.524     8.464    Series_recombination_loop/A1_S_reg[3]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.627ns  (logic 3.609ns (37.487%)  route 6.018ns (62.513%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.855     8.609    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.733 r  Series_recombination_loop/final3_S[8]_i_1/O
                         net (fo=1, routed)           0.000     8.733    Series_recombination_loop/final3[8]
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[8]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[8]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 3.609ns (37.396%)  route 6.042ns (62.604%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.441     7.773    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.897 f  Series_recombination_loop/final3_S[12]_i_2/O
                         net (fo=2, routed)           0.735     8.632    Series_recombination_loop/final3_S[12]_i_2_n_0
    SLICE_X6Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.756 r  Series_recombination_loop/final3_S[12]_i_1/O
                         net (fo=1, routed)           0.000     8.756    Series_recombination_loop/final3[12]
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[12]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y52          FDCE (Setup_fdce_C_D)        0.079     9.042    Series_recombination_loop/final3_S_reg[12]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 3.373ns (34.923%)  route 6.285ns (65.077%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.601     8.640    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.764 r  Series_recombination_loop/final1_S[21]_i_1/O
                         net (fo=1, routed)           0.000     8.764    Series_recombination_loop/final1[21]
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.453     8.502    Series_recombination_loop/clk_sys
    SLICE_X12Y43         FDCE                                         r  Series_recombination_loop/final1_S_reg[21]/C
                         clock pessimism              0.564     9.065    
                         clock uncertainty           -0.074     8.991    
    SLICE_X12Y43         FDCE (Setup_fdce_C_D)        0.079     9.070    Series_recombination_loop/final1_S_reg[21]
  -------------------------------------------------------------------
                         required time                          9.070    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.514ns  (logic 3.373ns (35.454%)  route 6.141ns (64.546%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.456     8.495    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X9Y54          LUT5 (Prop_lut5_I2_O)        0.124     8.619 r  Series_recombination_loop/final3_S[27]_i_1/O
                         net (fo=1, routed)           0.000     8.619    Series_recombination_loop/final3[27]
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.437     8.485    Series_recombination_loop/clk_sys
    SLICE_X9Y54          FDCE                                         r  Series_recombination_loop/final3_S_reg[27]/C
                         clock pessimism              0.485     8.970    
                         clock uncertainty           -0.074     8.895    
    SLICE_X9Y54          FDCE (Setup_fdce_C_D)        0.031     8.926    Series_recombination_loop/final3_S_reg[27]
  -------------------------------------------------------------------
                         required time                          8.926    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.582ns  (logic 3.609ns (37.665%)  route 5.973ns (62.335%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.318     6.859    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     6.983 f  Series_recombination_loop/final3_S[8]_i_3/O
                         net (fo=2, routed)           0.648     7.630    Series_recombination_loop/final3_S[8]_i_3_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.754 f  Series_recombination_loop/final3_S[8]_i_2/O
                         net (fo=2, routed)           0.809     8.563    Series_recombination_loop/final3_S[8]_i_2_n_0
    SLICE_X7Y52          LUT5 (Prop_lut5_I3_O)        0.124     8.687 r  Series_recombination_loop/final3_S[7]_i_1/O
                         net (fo=1, routed)           0.000     8.687    Series_recombination_loop/final3[7]
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X7Y52          FDCE                                         r  Series_recombination_loop/final3_S_reg[7]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X7Y52          FDCE (Setup_fdce_C_D)        0.031     8.994    Series_recombination_loop/final3_S_reg[7]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final1_S_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 3.373ns (35.057%)  route 6.248ns (64.943%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 r  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X8Y49          LUT6 (Prop_lut6_I0_O)        0.124     4.940 f  Series_recombination_loop/A1_S[23]_i_10/O
                         net (fo=4, routed)           0.777     5.718    Series_recombination_loop/A1_S[23]_i_10_n_0
    SLICE_X15Y48         LUT4 (Prop_lut4_I0_O)        0.124     5.842 f  Series_recombination_loop/final1_S[34]_i_16/O
                         net (fo=1, routed)           0.487     6.329    Series_recombination_loop/final1_S[34]_i_16_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I5_O)        0.124     6.453 r  Series_recombination_loop/final1_S[34]_i_11/O
                         net (fo=6, routed)           0.462     6.915    Series_recombination_loop/final1_S[34]_i_11_n_0
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.124     7.039 r  Series_recombination_loop/final1_S[33]_i_2/O
                         net (fo=68, routed)          1.564     8.603    Series_recombination_loop/final1_S[33]_i_2_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.727 r  Series_recombination_loop/final1_S[17]_i_1/O
                         net (fo=1, routed)           0.000     8.727    Series_recombination_loop/final1[17]
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.452     8.501    Series_recombination_loop/clk_sys
    SLICE_X14Y42         FDCE                                         r  Series_recombination_loop/final1_S_reg[17]/C
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X14Y42         FDCE (Setup_fdce_C_D)        0.077     9.067    Series_recombination_loop/final1_S_reg[17]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/final3_S_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.597ns  (logic 3.609ns (37.605%)  route 5.988ns (62.395%))
  Logic Levels:           14  (CARRY4=7 LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.572    -0.895    Series_recombination_loop/clk_sys
    SLICE_X11Y48         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=5, routed)           0.722     0.283    Series_recombination_loop/order_R_OBUF[5]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.124     0.407 r  Series_recombination_loop/B1_S[26]_i_10/O
                         net (fo=1, routed)           0.000     0.407    Series_recombination_loop/B1_S[26]_i_10_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.940 r  Series_recombination_loop/B1_S_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000     0.940    Series_recombination_loop/B1_S_reg[26]_i_5_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.057 r  Series_recombination_loop/B1_S_reg[24]_i_6/CO[3]
                         net (fo=1, routed)           0.001     1.058    Series_recombination_loop/B1_S_reg[24]_i_6_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.175 r  Series_recombination_loop/B1_S_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.175    Series_recombination_loop/B1_S_reg[24]_i_2_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.292 r  Series_recombination_loop/B1_S_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.292    Series_recombination_loop/B1_S_reg[24]_i_16_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.409 r  Series_recombination_loop/A1_S_reg[23]_i_28/CO[3]
                         net (fo=1, routed)           0.000     1.409    Series_recombination_loop/A1_S_reg[23]_i_28_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.724 f  Series_recombination_loop/B1_S_reg[24]_i_15/O[3]
                         net (fo=6, routed)           0.606     2.330    Series_recombination_loop/ord_diff[27]
    SLICE_X15Y53         LUT2 (Prop_lut2_I0_O)        0.307     2.637 r  Series_recombination_loop/final2_S[34]_i_17/O
                         net (fo=1, routed)           0.000     2.637    Series_recombination_loop/final2_S[34]_i_17_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.187 f  Series_recombination_loop/final2_S_reg[34]_i_3/CO[3]
                         net (fo=586, routed)         1.629     4.816    Series_recombination_loop/ord_diffi1
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.968 r  Series_recombination_loop/A1_S[26]_i_4/O
                         net (fo=39, routed)          1.240     6.209    Series_recombination_loop/A1_S[26]_i_4_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I2_O)        0.332     6.541 f  Series_recombination_loop/final3_S[12]_i_4/O
                         net (fo=2, routed)           0.668     7.208    Series_recombination_loop/final3_S[12]_i_4_n_0
    SLICE_X7Y58          LUT4 (Prop_lut4_I3_O)        0.124     7.332 f  Series_recombination_loop/final3_S[12]_i_3/O
                         net (fo=2, routed)           0.459     7.791    Series_recombination_loop/final3_S[12]_i_3_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     7.915 f  Series_recombination_loop/final3_S[10]_i_2/O
                         net (fo=2, routed)           0.664     8.578    Series_recombination_loop/final3_S[10]_i_2_n_0
    SLICE_X6Y51          LUT5 (Prop_lut5_I3_O)        0.124     8.702 r  Series_recombination_loop/final3_S[9]_i_1/O
                         net (fo=1, routed)           0.000     8.702    Series_recombination_loop/final3[9]
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.505     8.553    Series_recombination_loop/clk_sys
    SLICE_X6Y51          FDCE                                         r  Series_recombination_loop/final3_S_reg[9]/C
                         clock pessimism              0.485     9.038    
                         clock uncertainty           -0.074     8.963    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.081     9.044    Series_recombination_loop/final3_S_reg[9]
  -------------------------------------------------------------------
                         required time                          9.044    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.352ns (71.574%)  route 0.140ns (28.426%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.057 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.057    Series_recombination_loop/step2i[4]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[4]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[4]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.365ns (72.306%)  route 0.140ns (27.694%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.044 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.044    Series_recombination_loop/step2i[6]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[6]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[6]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.355ns (72.369%)  route 0.136ns (27.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.088 r  Series_recombination_loop/orderi_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    Series_recombination_loop/in5[13]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[13]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[13]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.388ns (73.513%)  route 0.140ns (26.487%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.021 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    Series_recombination_loop/step2i[5]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[5]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[5]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.390ns (73.613%)  route 0.140ns (26.387%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.019 r  Series_recombination_loop/step2i_S_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.019    Series_recombination_loop/step2i[7]
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y50          FDCE                                         r  Series_recombination_loop/step2i_S_reg[7]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y50          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[7]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/orderi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/orderi_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.366ns (72.975%)  route 0.136ns (27.025%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X13Y49         FDRE                                         r  Series_recombination_loop/orderi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/orderi_reg[11]/Q
                         net (fo=3, routed)           0.135    -0.302    Series_recombination_loop/orderi_reg_n_0_[11]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.142 r  Series_recombination_loop/orderi_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    Series_recombination_loop/orderi_reg[12]_i_1_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.077 r  Series_recombination_loop/orderi_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.077    Series_recombination_loop/in5[15]
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X13Y50         FDRE                                         r  Series_recombination_loop/orderi_reg[15]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/orderi_reg[15]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Series_recombination_loop/step1i_S_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/step2i_S_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.392ns (73.712%)  route 0.140ns (26.288%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X3Y49          FDCE                                         r  Series_recombination_loop/step1i_S_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.408 r  Series_recombination_loop/step1i_S_reg[1]/Q
                         net (fo=2, routed)           0.139    -0.269    Series_recombination_loop/step1i_S[1]
    SLICE_X2Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.158    -0.111 r  Series_recombination_loop/step2i_S_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.110    Series_recombination_loop/step2i_S_reg[3]_i_1_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.070 r  Series_recombination_loop/step2i_S_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.070    Series_recombination_loop/step2i_S_reg[7]_i_1_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  Series_recombination_loop/step2i_S_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    Series_recombination_loop/step2i[8]
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.863    -0.792    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/step2i_S_reg[8]/C
                         clock pessimism              0.508    -0.284    
                         clock uncertainty            0.074    -0.210    
    SLICE_X2Y51          FDCE (Hold_fdce_C_D)         0.134    -0.076    Series_recombination_loop/step2i_S_reg[8]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Series_recombination_loop/order_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/order_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.355ns (70.593%)  route 0.148ns (29.407%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.569    -0.578    Series_recombination_loop/clk_sys
    SLICE_X11Y49         FDRE                                         r  Series_recombination_loop/order_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  Series_recombination_loop/order_reg[11]/Q
                         net (fo=5, routed)           0.147    -0.290    Series_recombination_loop/order_R_OBUF[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.130 r  Series_recombination_loop/order_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    Series_recombination_loop/order_reg[12]_i_1_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  Series_recombination_loop/order_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    Series_recombination_loop/in7[13]
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X11Y50         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105    -0.135    Series_recombination_loop/order_reg[13]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X15Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  DFTBD_RAMs/ADDRESS1_reg[4]/Q
                         net (fo=4, routed)           0.259    -0.180    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.880    -0.775    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAMI1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 TWiddle1/ADDRESS_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.811%)  route 0.264ns (65.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.562    -0.585    TWiddle1/CLK
    SLICE_X11Y32         FDCE                                         r  TWiddle1/ADDRESS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  TWiddle1/ADDRESS_reg[7]/Q
                         net (fo=4, routed)           0.264    -0.180    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.878    -0.777    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.503    
                         clock uncertainty            0.074    -0.428    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.245    TWiddle1/Twiddle_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[10]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[11]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[8]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[9]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[4]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[6]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[7]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[10]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[11]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[8]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[9]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[4]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[6]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[7]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.643    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[10]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[11]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[8]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.579    DFTBD_RAMs/DFTBD13_reg[9]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[4]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[6]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[7]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.544    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.274    -0.545    
                         clock uncertainty            0.074    -0.471    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.538    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.643    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[10]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[11]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[8]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.513ns  (logic 0.580ns (7.720%)  route 6.933ns (92.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455     6.611    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518     8.567    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C
                         clock pessimism              0.492     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X58Y11         FDCE (Recov_fdce_C_CLR)     -0.405     8.580    DFTBD_RAMs/DFTBD13_reg[9]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[4]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[5]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[6]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.108ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.580ns (7.865%)  route 6.794ns (92.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317     6.473    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y10         FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[7]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  2.108    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 0.580ns (8.026%)  route 6.646ns (91.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.565    -0.902    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.477     0.032    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.124     0.156 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169     6.325    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519     8.568    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C
                         clock pessimism              0.492     9.059    
                         clock uncertainty           -0.074     8.986    
    SLICE_X58Y9          FDCE (Recov_fdce_C_CLR)     -0.405     8.581    DFTBD_RAMs/DFTBD13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                  2.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[0]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[2]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count_delay_reg[3]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.172%)  route 0.411ns (68.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.199     0.012    Series_recombination_loop/AR[0]
    SLICE_X30Y37         FDCE                                         f  Series_recombination_loop/count_delay_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    Series_recombination_loop/clk_sys
    SLICE_X30Y37         FDCE                                         r  Series_recombination_loop/count_delay_reg[3]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X30Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.618    Series_recombination_loop/count_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          0.618    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.186ns (28.011%)  route 0.478ns (71.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.147    -0.296    Series_recombination_loop/FFT_RESETs
    SLICE_X28Y38         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 f  Series_recombination_loop/temp2I[36]_i_2/O
                         net (fo=74, routed)          0.331     0.080    Series_recombination_loop/temp2I[36]_i_2_n_0
    SLICE_X14Y38         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.836    -0.819    Series_recombination_loop/clk_sys
    SLICE_X14Y38         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.274    -0.545    
    SLICE_X14Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.612    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[0]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    Series_recombination_loop/count2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/count2_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.183%)  route 0.474ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.563    -0.584    Series_recombination_loop/clk_sys
    SLICE_X29Y38         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.211    -0.232    Series_recombination_loop/FFT_RESETs
    SLICE_X29Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.187 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         0.263     0.076    Series_recombination_loop/AR[0]
    SLICE_X31Y38         FDCE                                         f  Series_recombination_loop/count2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X31Y38         FDCE                                         r  Series_recombination_loop/count2_reg[1]/C
                         clock pessimism              0.274    -0.549    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.641    Series_recombination_loop/count2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.717    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.982ns  (logic 1.591ns (22.786%)  route 5.391ns (77.214%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=32, routed)          4.859     6.326    input/rst_IBUF
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.450 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.532     6.982    input/read_en_i_2_n_0
    SLICE_X28Y34         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 1.617ns (24.244%)  route 5.052ns (75.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.859     6.326    input/rst_IBUF
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.150     6.476 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.193     6.669    input/E
    SLICE_X28Y34         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 1.467ns (24.527%)  route 4.514ns (75.473%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          4.514     5.981    rst_IBUF
    SLICE_X28Y31         LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.205ns  (logic 0.683ns (56.690%)  route 0.522ns (43.310%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X28Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  clk_mic_reg/Q
                         net (fo=2, routed)           0.522     1.081    clk_mic
    SLICE_X28Y31         LUT1 (Prop_lut1_I0_O)        0.124     1.205 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.000     1.205    clk_mic_reg_i_1_n_0
    SLICE_X28Y31         LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mic_reg/G
                            (positive level-sensitive latch)
  Destination:            clk_mic_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.203ns (52.347%)  route 0.185ns (47.653%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         LDCE                         0.000     0.000 r  clk_mic_reg/G
    SLICE_X28Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  clk_mic_reg/Q
                         net (fo=2, routed)           0.185     0.343    clk_mic
    SLICE_X28Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.388 r  clk_mic_reg_i_1/O
                         net (fo=1, routed)           0.000     0.388    clk_mic_reg_i_1_n_0
    SLICE_X28Y31         LDCE                                         r  clk_mic_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.960%)  route 0.362ns (66.040%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.185     0.326    input/read_en
    SLICE_X28Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.371 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.177     0.548    input/read_en_i_2_n_0
    SLICE_X28Y34         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_mic_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 0.235ns (10.980%)  route 1.904ns (89.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.904     2.138    rst_IBUF
    SLICE_X28Y31         LDCE                                         f  clk_mic_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 0.281ns (11.755%)  route 2.108ns (88.245%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          2.049     2.284    input/rst_IBUF
    SLICE_X28Y34         LUT1 (Prop_lut1_I0_O)        0.046     2.330 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.059     2.389    input/E
    SLICE_X28Y34         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 3.063ns (41.621%)  route 4.296ns (58.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.296     3.855    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.462 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.462    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.082ns (42.125%)  route 4.235ns (57.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[3]/Q
                         net (fo=1, routed)           4.235     3.793    outR_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.626     6.419 r  outR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.419    outR[3]
    T6                                                                r  outR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 3.071ns (42.555%)  route 4.145ns (57.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.145     3.704    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     6.319 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.319    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 3.086ns (42.773%)  route 4.129ns (57.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.129     3.687    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.318 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.318    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.085ns (42.876%)  route 4.110ns (57.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.110     3.669    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.298 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.298    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.093ns (43.022%)  route 4.096ns (56.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.571    -0.896    Series_recombination_loop/clk_sys
    SLICE_X15Y44         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.096     3.657    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     6.293 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.293    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.075ns (42.856%)  route 4.101ns (57.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X15Y36         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.101     3.656    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     6.275 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.275    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.090ns (43.228%)  route 4.058ns (56.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[9]/Q
                         net (fo=1, routed)           4.058     3.616    outR_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.634     6.250 r  outR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.250    outR[9]
    V6                                                                r  outR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.091ns (43.235%)  route 4.058ns (56.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X15Y38         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.058     3.615    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.250 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.250    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 3.070ns (43.010%)  route 4.067ns (56.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.571    -0.896    Series_recombination_loop/clk_sys
    SLICE_X15Y44         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  Series_recombination_loop/FFT_outR_reg[15]/Q
                         net (fo=1, routed)           4.067     3.628    outR_OBUF[15]
    T1                   OBUF (Prop_obuf_I_O)         2.614     6.241 r  outR_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.241    outR[15]
    T1                                                                r  outR[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.318ns (79.562%)  route 0.338ns (20.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X4Y58          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[9]/Q
                         net (fo=1, routed)           0.338    -0.080    outI_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         1.177     1.097 r  outI_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.097    outI[9]
    C17                                                               r  outI[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.286ns (75.875%)  route 0.409ns (24.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y59          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Series_recombination_loop/FFT_outI_reg[16]/Q
                         net (fo=1, routed)           0.409    -0.007    outI_OBUF[16]
    K13                  OBUF (Prop_obuf_I_O)         1.145     1.138 r  outI_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.138    outI[16]
    K13                                                               r  outI[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.317ns (77.420%)  route 0.384ns (22.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X2Y49          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.401 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.384    -0.017    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.169     1.151 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.151    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.338ns (78.068%)  route 0.376ns (21.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[11]/Q
                         net (fo=1, routed)           0.376    -0.053    outI_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         1.210     1.156 r  outI_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.156    outI[11]
    H15                                                               r  outI[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.324ns (76.977%)  route 0.396ns (23.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X4Y58          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[10]/Q
                         net (fo=1, routed)           0.396    -0.022    outI_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.183     1.160 r  outI_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.160    outI[10]
    C16                                                               r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.366ns (79.485%)  route 0.353ns (20.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X2Y49          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.401 r  Series_recombination_loop/FFT_outI_reg[3]/Q
                         net (fo=1, routed)           0.353    -0.049    outI_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.218     1.169 r  outI_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.169    outI[3]
    J18                                                               r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.301ns (75.016%)  route 0.433ns (24.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y59          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Series_recombination_loop/FFT_outI_reg[17]/Q
                         net (fo=1, routed)           0.433     0.017    outI_OBUF[17]
    D17                  OBUF (Prop_obuf_I_O)         1.160     1.177 r  outI_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.177    outI[17]
    D17                                                               r  outI[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.320ns (76.118%)  route 0.414ns (23.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[13]/Q
                         net (fo=1, routed)           0.414    -0.015    outI_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.192     1.177 r  outI_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.177    outI[13]
    G17                                                               r  outI[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.354ns (78.008%)  route 0.382ns (21.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.592    -0.555    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.148    -0.407 r  Series_recombination_loop/FFT_outI_reg[2]/Q
                         net (fo=1, routed)           0.382    -0.025    outI_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.206     1.180 r  outI_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.180    outI[2]
    K15                                                               r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.337ns (76.811%)  route 0.403ns (23.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.403    -0.026    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.209     1.183 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.183    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 3.063ns (41.621%)  route 4.296ns (58.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.296     3.855    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.462 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.462    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.082ns (42.125%)  route 4.235ns (57.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[3]/Q
                         net (fo=1, routed)           4.235     3.793    outR_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.626     6.419 r  outR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.419    outR[3]
    T6                                                                r  outR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.216ns  (logic 3.071ns (42.555%)  route 4.145ns (57.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.145     3.704    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     6.319 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.319    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 3.086ns (42.773%)  route 4.129ns (57.227%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.129     3.687    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.318 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.318    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.195ns  (logic 3.085ns (42.876%)  route 4.110ns (57.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y40         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.110     3.669    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.298 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.298    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 3.093ns (43.022%)  route 4.096ns (56.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.571    -0.896    Series_recombination_loop/clk_sys
    SLICE_X15Y44         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.096     3.657    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     6.293 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.293    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 3.075ns (42.856%)  route 4.101ns (57.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X15Y36         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.445 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.101     3.656    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     6.275 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.275    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.090ns (43.228%)  route 4.058ns (56.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.569    -0.898    Series_recombination_loop/clk_sys
    SLICE_X15Y39         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.442 r  Series_recombination_loop/FFT_outR_reg[9]/Q
                         net (fo=1, routed)           4.058     3.616    outR_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.634     6.250 r  outR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.250    outR[9]
    V6                                                                r  outR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.148ns  (logic 3.091ns (43.235%)  route 4.058ns (56.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.568    -0.899    Series_recombination_loop/clk_sys
    SLICE_X15Y38         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.443 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.058     3.615    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.250 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.250    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 3.070ns (43.010%)  route 4.067ns (56.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.571    -0.896    Series_recombination_loop/clk_sys
    SLICE_X15Y44         FDCE                                         r  Series_recombination_loop/FFT_outR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.440 r  Series_recombination_loop/FFT_outR_reg[15]/Q
                         net (fo=1, routed)           4.067     3.628    outR_OBUF[15]
    T1                   OBUF (Prop_obuf_I_O)         2.614     6.241 r  outR_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.241    outR[15]
    T1                                                                r  outR[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.656ns  (logic 1.318ns (79.562%)  route 0.338ns (20.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X4Y58          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[9]/Q
                         net (fo=1, routed)           0.338    -0.080    outI_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         1.177     1.097 r  outI_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.097    outI[9]
    C17                                                               r  outI[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 1.286ns (75.875%)  route 0.409ns (24.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y59          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Series_recombination_loop/FFT_outI_reg[16]/Q
                         net (fo=1, routed)           0.409    -0.007    outI_OBUF[16]
    K13                  OBUF (Prop_obuf_I_O)         1.145     1.138 r  outI_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.138    outI[16]
    K13                                                               r  outI[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.317ns (77.420%)  route 0.384ns (22.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X2Y49          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.401 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.384    -0.017    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.169     1.151 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.151    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.338ns (78.068%)  route 0.376ns (21.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[11]/Q
                         net (fo=1, routed)           0.376    -0.053    outI_OBUF[11]
    H15                  OBUF (Prop_obuf_I_O)         1.210     1.156 r  outI_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.156    outI[11]
    H15                                                               r  outI[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.324ns (76.977%)  route 0.396ns (23.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.588    -0.559    Series_recombination_loop/clk_sys
    SLICE_X4Y58          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  Series_recombination_loop/FFT_outI_reg[10]/Q
                         net (fo=1, routed)           0.396    -0.022    outI_OBUF[10]
    C16                  OBUF (Prop_obuf_I_O)         1.183     1.160 r  outI_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.160    outI[10]
    C16                                                               r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.366ns (79.485%)  route 0.353ns (20.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.598    -0.549    Series_recombination_loop/clk_sys
    SLICE_X2Y49          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.148    -0.401 r  Series_recombination_loop/FFT_outI_reg[3]/Q
                         net (fo=1, routed)           0.353    -0.049    outI_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.218     1.169 r  outI_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.169    outI[3]
    J18                                                               r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.301ns (75.016%)  route 0.433ns (24.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y59          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  Series_recombination_loop/FFT_outI_reg[17]/Q
                         net (fo=1, routed)           0.433     0.017    outI_OBUF[17]
    D17                  OBUF (Prop_obuf_I_O)         1.160     1.177 r  outI_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.177    outI[17]
    D17                                                               r  outI[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.320ns (76.118%)  route 0.414ns (23.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[13]/Q
                         net (fo=1, routed)           0.414    -0.015    outI_OBUF[13]
    G17                  OBUF (Prop_obuf_I_O)         1.192     1.177 r  outI_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.177    outI[13]
    G17                                                               r  outI[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.354ns (78.008%)  route 0.382ns (21.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.592    -0.555    Series_recombination_loop/clk_sys
    SLICE_X2Y51          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.148    -0.407 r  Series_recombination_loop/FFT_outI_reg[2]/Q
                         net (fo=1, routed)           0.382    -0.025    outI_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.206     1.180 r  outI_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.180    outI[2]
    K15                                                               r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.337ns (76.811%)  route 0.403ns (23.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.590    -0.557    Series_recombination_loop/clk_sys
    SLICE_X3Y57          FDCE                                         r  Series_recombination_loop/FFT_outI_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.128    -0.429 r  Series_recombination_loop/FFT_outI_reg[12]/Q
                         net (fo=1, routed)           0.403    -0.026    outI_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.209     1.183 r  outI_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.183    outI[12]
    J14                                                               r  outI[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          1202 Endpoints
Min Delay          1202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.986ns  (logic 1.591ns (12.250%)  route 11.395ns (87.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169    12.986    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.986ns  (logic 1.591ns (12.250%)  route 11.395ns (87.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169    12.986    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.183     0.324    input/read_en
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.369    input/read_en2_i_1_n_0
    SLICE_X28Y36         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X28Y36         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.407%)  route 0.198ns (51.593%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.198     0.339    input/read_en
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.384    input/buffer_push_i_1_n_0
    SLICE_X29Y36         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y36         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.397%)  route 0.339ns (64.603%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.110     0.525    input/count0
    SLICE_X28Y35         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X28Y35         FDRE                                         r  input/count_reg[4]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[3]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/ARG__0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.280ns (13.239%)  route 1.834ns (86.761%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.596     1.831    Series_recombination_loop/rst_IBUF
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  Series_recombination_loop/ARG_i_1/O
                         net (fo=12, routed)          0.237     2.114    Series_recombination_loop/PPsig20
    DSP48_X0Y18          DSP48E1                                      r  Series_recombination_loop/ARG__0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.927    -0.728    Series_recombination_loop/clk_sys
    DSP48_X0Y18          DSP48E1                                      r  Series_recombination_loop/ARG__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.139ns  (logic 0.286ns (13.361%)  route 1.853ns (86.639%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.596     1.831    Series_recombination_loop/rst_IBUF
    SLICE_X11Y42         LUT5 (Prop_lut5_I3_O)        0.051     1.882 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.257     2.139    Series_recombination_loop/order0
    SLICE_X11Y47         FDRE                                         r  Series_recombination_loop/order_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.839    -0.816    Series_recombination_loop/clk_sys
    SLICE_X11Y47         FDRE                                         r  Series_recombination_loop/order_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0_1

Max Delay          1202 Endpoints
Min Delay          1202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.273ns  (logic 1.591ns (11.986%)  route 11.682ns (88.014%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.455    13.273    DFTBD_RAMs/AR[0]
    SLICE_X58Y11         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.518    -1.433    DFTBD_RAMs/clk_sys
    SLICE_X58Y11         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.134ns  (logic 1.591ns (12.112%)  route 11.543ns (87.888%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.317    13.134    DFTBD_RAMs/AR[0]
    SLICE_X58Y10         FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y10         FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.986ns  (logic 1.591ns (12.250%)  route 11.395ns (87.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169    12.986    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBD13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.986ns  (logic 1.591ns (12.250%)  route 11.395ns (87.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=32, routed)          5.226     6.693    Series_recombination_loop/rst_IBUF
    SLICE_X29Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.817 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=790, routed)         6.169    12.986    DFTBD_RAMs/AR[0]
    SLICE_X58Y9          FDCE                                         f  DFTBD_RAMs/DFTBD13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        1.519    -1.432    DFTBD_RAMs/clk_sys
    SLICE_X58Y9          FDCE                                         r  DFTBD_RAMs/DFTBD13_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.183     0.324    input/read_en
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.369 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.369    input/read_en2_i_1_n_0
    SLICE_X28Y36         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X28Y36         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.407%)  route 0.198ns (51.593%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.198     0.339    input/read_en
    SLICE_X29Y36         LUT6 (Prop_lut6_I1_O)        0.045     0.384 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.384    input/buffer_push_i_1_n_0
    SLICE_X29Y36         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y36         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.397%)  route 0.339ns (64.603%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.110     0.525    input/count0
    SLICE_X28Y35         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X28Y35         FDRE                                         r  input/count_reg[4]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[0]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[1]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[2]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[3]/C

Slack:                    inf
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.755%)  route 0.400ns (68.245%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y34         FDCE                         0.000     0.000 r  input/read_en_reg/C
    SLICE_X28Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.229     0.370    input/read_en
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.415 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.586    input/count0
    SLICE_X29Y35         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.830    -0.825    input/clk_sys
    SLICE_X29Y35         FDRE                                         r  input/count_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/ARG__0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.280ns (13.239%)  route 1.834ns (86.761%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.596     1.831    Series_recombination_loop/rst_IBUF
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  Series_recombination_loop/ARG_i_1/O
                         net (fo=12, routed)          0.237     2.114    Series_recombination_loop/PPsig20
    DSP48_X0Y18          DSP48E1                                      r  Series_recombination_loop/ARG__0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.927    -0.728    Series_recombination_loop/clk_sys
    DSP48_X0Y18          DSP48E1                                      r  Series_recombination_loop/ARG__0/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/order_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.139ns  (logic 0.286ns (13.361%)  route 1.853ns (86.639%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=32, routed)          1.596     1.831    Series_recombination_loop/rst_IBUF
    SLICE_X11Y42         LUT5 (Prop_lut5_I3_O)        0.051     1.882 r  Series_recombination_loop/order[31]_i_2/O
                         net (fo=32, routed)          0.257     2.139    Series_recombination_loop/order0
    SLICE_X11Y47         FDRE                                         r  Series_recombination_loop/order_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=1049, routed)        0.839    -0.816    Series_recombination_loop/clk_sys
    SLICE_X11Y47         FDRE                                         r  Series_recombination_loop/order_reg[1]/C





