$date
	Tue Oct  8 19:57:14 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module bancoPruebas $end
$var wire 3 0 BC_counterE [2:0] $end
$var wire 1 1 activeE $end
$var wire 1 2 valid_out $end
$var wire 8 3 data_outE [7:0] $end
$var wire 8 4 data_out [7:0] $end
$var wire 1 5 data_in $end
$var wire 1 6 clk_4f $end
$var wire 1 7 clk_32f $end
$var wire 1 8 active $end
$var wire 3 9 BC_counter [2:0] $end
$scope module estructural $end
$var wire 3 : BC_counter [2:0] $end
$var wire 1 1 active $end
$var wire 1 2 valid_out $end
$var wire 8 ; data_out [7:0] $end
$var wire 1 5 data_in $end
$var wire 1 6 clk_4f $end
$var wire 1 7 clk_32f $end
$var wire 8 < bus0 [0:7] $end
$scope module _0_ $end
$var wire 1 = D $end
$var wire 1 6 C $end
$var reg 1 > Q $end
$upscope $end
$scope module _1_ $end
$var wire 1 ? D $end
$var wire 1 6 C $end
$var reg 1 @ Q $end
$upscope $end
$scope module _2_ $end
$var wire 1 A D $end
$var wire 1 6 C $end
$var reg 1 B Q $end
$upscope $end
$scope module _3_ $end
$var wire 1 C D $end
$var wire 1 6 C $end
$var reg 1 D Q $end
$upscope $end
$scope module _4_ $end
$var wire 1 E D $end
$var wire 1 6 C $end
$var reg 1 F Q $end
$upscope $end
$scope module _5_ $end
$var wire 1 G D $end
$var wire 1 6 C $end
$var reg 1 H Q $end
$upscope $end
$scope module _6_ $end
$var wire 1 I D $end
$var wire 1 6 C $end
$var reg 1 J Q $end
$upscope $end
$scope module _7_ $end
$var wire 1 K D $end
$var wire 1 6 C $end
$var reg 1 L Q $end
$upscope $end
$scope module _8_ $end
$var wire 1 5 D $end
$var wire 1 7 C $end
$var reg 1 M Q $end
$upscope $end
$upscope $end
$scope module probador_serie_paralelo_1 $end
$var wire 3 N BC_counterE [2:0] $end
$var wire 1 1 activeE $end
$var wire 8 O data_outE [7:0] $end
$var wire 8 P data_out [7:0] $end
$var wire 1 8 active $end
$var wire 3 Q BC_counter [2:0] $end
$var reg 1 7 clk_32f $end
$var reg 1 6 clk_4f $end
$var reg 1 5 data_in $end
$var reg 1 2 valid_out $end
$upscope $end
$scope module serie_paralelo_1 $end
$var wire 1 7 clk_32f $end
$var wire 1 6 clk_4f $end
$var wire 1 5 data_in $end
$var wire 1 2 valid_out $end
$var reg 3 R BC_counter [2:0] $end
$var reg 1 8 active $end
$var reg 8 S bus0 [0:7] $end
$var reg 3 T counter [2:0] $end
$var reg 8 U data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx U
bx T
bx S
b0 R
b0 Q
bx P
bx O
b0 N
xM
xL
xK
xJ
zI
xH
zG
xF
zE
xD
zC
xB
zA
x@
z?
x>
z=
bxzzzzzzz <
bx ;
b0 :
b0 9
x8
07
06
05
bx 4
bx 3
02
01
b0 0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#10
0K
b0zzzzzzz <
0M
17
#20
07
#30
17
#40
07
#50
17
#60
07
#70
15
17
#80
08
b0 T
z>
z@
zB
zD
zF
zH
zJ
b0zzzzzzz 3
b0zzzzzzz ;
b0zzzzzzz O
0L
07
16
#90
1K
b1xxxxxxx S
05
b1zzzzzzz <
1M
b1 T
17
#100
07
#110
0K
b0zzzzzzz <
0M
15
b10xxxxxx S
b10 T
17
#120
07
#130
1K
b101xxxxx S
b1zzzzzzz <
1M
b11 T
17
#140
07
#150
b1011xxxx S
b100 T
17
#160
07
06
#170
b10111xxx S
b101 T
17
#180
07
#190
05
b101111xx S
b110 T
17
#200
07
#210
0K
b1011110x S
b0zzzzzzz <
0M
b111 T
17
#220
07
#230
15
b10111100 S
b0 T
17
#240
b10111100 4
b10111100 P
b10111100 U
07
16
#250
1K
12
05
b1zzzzzzz <
1M
b1 T
17
#260
07
#270
0K
b0zzzzzzz <
0M
15
b10 T
17
#280
07
#290
1K
b1zzzzzzz <
1M
b11 T
17
#300
07
#310
b100 T
17
#320
07
06
#330
b101 T
17
#340
07
#350
05
b110 T
17
#360
07
#370
0K
b0zzzzzzz <
0M
b111 T
17
#380
07
#390
15
b0 T
17
#400
b1 9
b1 Q
b1 R
07
16
#410
1K
05
b1zzzzzzz <
1M
b1 T
17
#420
07
#430
0K
b0zzzzzzz <
0M
15
b10 T
17
#440
07
#450
1K
b1zzzzzzz <
1M
b11 T
17
#460
07
#470
b100 T
17
#480
07
06
#490
b101 T
17
#500
07
#510
05
b110 T
17
#520
07
#530
0K
b0zzzzzzz <
0M
b111 T
17
#540
07
#550
15
b0 T
17
#560
b10 9
b10 Q
b10 R
07
16
#570
1K
05
b1zzzzzzz <
1M
b1 T
17
#580
07
#590
0K
b0zzzzzzz <
0M
15
b10 T
17
#600
07
#610
1K
b1zzzzzzz <
1M
b11 T
17
#620
07
#630
b100 T
17
#640
07
06
#650
b101 T
17
#660
07
#670
05
b110 T
17
#680
07
#690
0K
b0zzzzzzz <
0M
b111 T
17
#700
07
#710
b0 T
17
#720
b11 9
b11 Q
b11 R
07
16
#730
b111100 S
15
b1 T
17
#740
07
#750
1K
b1zzzzzzz <
1M
05
b1111100 S
b10 T
17
#760
07
#770
0K
b1011100 S
b0zzzzzzz <
0M
b11 T
17
#780
07
#790
15
b1001100 S
b100 T
17
#800
07
06
#810
1K
05
b1zzzzzzz <
1M
b101 T
17
#820
07
#830
0K
b0zzzzzzz <
0M
15
b1001000 S
b110 T
17
#840
07
#850
1K
b1001010 S
b1zzzzzzz <
1M
b111 T
17
#860
07
#870
b1001011 S
b0 T
17
#880
b1zzzzzzz 3
b1zzzzzzz ;
b1zzzzzzz O
1L
18
b1001011 4
b1001011 P
b1001011 U
b100 9
b100 Q
b100 R
07
16
#890
b11001011 S
b1 T
17
#900
07
#910
05
b10 T
17
#920
07
#930
0K
15
b0zzzzzzz <
0M
b11 T
17
#940
07
#950
1K
b1zzzzzzz <
1M
05
b11011011 S
b100 T
17
#960
07
06
#970
0K
b11010011 S
b0zzzzzzz <
0M
b101 T
17
#980
07
#990
15
b110 T
17
#1000
07
#1010
1K
05
b1zzzzzzz <
1M
b111 T
17
#1020
07
#1030
0K
b0zzzzzzz <
0M
15
b11010010 S
b0 T
17
#1040
b11010010 4
b11010010 P
b11010010 U
b0zzzzzzz 3
b0zzzzzzz ;
b0zzzzzzz O
0L
07
16
#1050
1K
b1zzzzzzz <
1M
b1 T
17
#1060
07
#1070
05
b10 T
17
#1080
07
#1090
0K
b0zzzzzzz <
0M
b11 T
17
#1100
07
#1110
15
b11000010 S
b100 T
17
#1120
07
06
#1130
1K
b11001010 S
b1zzzzzzz <
1M
b101 T
17
#1140
07
#1150
b11001110 S
b110 T
17
#1160
07
#1170
05
b111 T
17
#1180
07
#1190
0K
b0zzzzzzz <
0M
b0 T
17
#1200
b11001110 4
b11001110 P
b11001110 U
07
16
#1210
b1001110 S
b1 T
17
#1220
07
#1230
15
b1110 S
b10 T
17
#1240
07
#1250
1K
b101110 S
05
b1zzzzzzz <
1M
b11 T
17
#1260
07
#1270
0K
b0zzzzzzz <
0M
15
b100 T
17
#1280
07
06
#1290
1K
b1zzzzzzz <
1M
b101 T
17
#1300
07
#1310
b110 T
17
#1320
07
#1330
05
b111 T
17
#1340
07
#1350
0K
b0zzzzzzz <
0M
b0 T
17
#1360
b101110 4
b101110 P
b101110 U
07
16
#1370
b1 T
17
#1380
07
#1390
15
b10 T
17
#1400
07
#1410
1K
b1zzzzzzz <
1M
b11 T
17
#1420
07
#1430
b111110 S
b100 T
17
#1440
07
06
#1450
05
b101 T
17
#1460
07
#1470
0K
b0zzzzzzz <
0M
15
b111010 S
b110 T
17
#1480
07
#1490
1K
05
b1zzzzzzz <
1M
b111 T
17
#1500
07
#1510
0K
b0zzzzzzz <
0M
15
b0 T
17
#1520
b111010 4
b111010 P
b111010 U
07
16
#1530
1K
b10111010 S
b1zzzzzzz <
1M
b1 T
17
#1540
07
#1550
b11111010 S
b10 T
17
#1560
07
#1570
b11 T
17
#1580
07
#1590
b100 T
17
#1600
07
06
#1610
b101 T
17
#1620
07
#1630
b11111110 S
b110 T
17
#1640
07
#1650
05
b111 T
17
#1660
07
#1670
0K
b0zzzzzzz <
0M
b0 T
17
#1680
b11111110 4
b11111110 P
b11111110 U
07
16
#1690
b1111110 S
b1 T
17
#1700
07
#1710
15
b111110 S
b10 T
17
#1720
07
#1730
1K
05
b1zzzzzzz <
1M
b11 T
17
#1740
07
#1750
0K
b0zzzzzzz <
0M
b101110 S
b100 T
17
#1760
07
06
#1770
b100110 S
b101 T
17
#1780
07
#1790
15
b100010 S
b110 T
17
#1800
07
#1810
1K
05
b1zzzzzzz <
1M
b111 T
17
