CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INTENDED_DEVICE_FAMILY="Cyclone V"
NUMWORDS_A=256
OPERATION_MODE=SINGLE_PORT
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=UNREGISTERED
POWER_UP_UNINITIALIZED=FALSE
RAM_BLOCK_TYPE=MLAB
READ_DURING_WRITE_MODE_PORT_A=DONT_CARE
WIDTHAD_A=8
WIDTH_A=8
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone V"
address_a
clock0
q_a
