#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000001eebf0 .scope module, "testff" "testff" 2 33;
 .timescale 0 0;
v0000000000fd2400_0 .var "clk", 0 0;
v0000000000fd2680_0 .var "reset", 0 0;
v0000000000fd2860_0 .var "t_in", 0 0;
v0000000000fd1fa0_0 .net "t_out", 2 0, L_0000000000fd22c0;  1 drivers
S_0000000000f85cb0 .scope module, "ctff" "circuit_tff" 2 36, 2 23 0, S_00000000001eebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 3 "t_out";
L_0000000000f83320 .functor BUF 1, v0000000000f533b0_0, C4<0>, C4<0>, C4<0>;
L_0000000000f83390 .functor BUF 1, v0000000000f77080_0, C4<0>, C4<0>, C4<0>;
v0000000000fd1960_0 .net *"_s0", 0 0, L_0000000000f83320;  1 drivers
v0000000000fd1e10_0 .net *"_s2", 0 0, L_0000000000f83390;  1 drivers
v0000000000fd1eb0_0 .net "clk", 0 0, v0000000000fd2400_0;  1 drivers
v0000000000f831e0_0 .net "clk1", 0 0, v0000000000f533b0_0;  1 drivers
v0000000000f83280_0 .net "clk2", 0 0, v0000000000f77080_0;  1 drivers
v0000000000fd2720_0 .net "reset", 0 0, v0000000000fd2680_0;  1 drivers
v0000000000fd2220_0 .net "t_out", 2 0, L_0000000000fd22c0;  alias, 1 drivers
v0000000000fd2e00_0 .net "x", 0 0, v0000000000fd2860_0;  1 drivers
L_0000000000fd22c0 .concat8 [ 1 1 1 0], L_0000000000f83320, L_0000000000f83390, v0000000000fd18c0_0;
S_0000000000f85e40 .scope module, "tff0" "t_flip_flop" 2 25, 2 1 0, S_0000000000f85cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "t_in";
    .port_info 3 /OUTPUT 1 "t_out";
v0000000000f76d30_0 .net "clk", 0 0, v0000000000fd2400_0;  alias, 1 drivers
v0000000000f769a0_0 .net "reset", 0 0, v0000000000fd2680_0;  alias, 1 drivers
v0000000000f75600_0 .net "t_in", 0 0, v0000000000fd2860_0;  alias, 1 drivers
v0000000000f533b0_0 .var "t_out", 0 0;
E_00000000001ea5b0 .event negedge, v0000000000f76d30_0;
S_0000000000f76ef0 .scope module, "tff1" "t_flip_flop" 2 27, 2 1 0, S_0000000000f85cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "t_in";
    .port_info 3 /OUTPUT 1 "t_out";
v0000000000f85fd0_0 .net "clk", 0 0, v0000000000f533b0_0;  alias, 1 drivers
v00000000001eed80_0 .net "reset", 0 0, v0000000000fd2680_0;  alias, 1 drivers
v00000000001eee20_0 .net "t_in", 0 0, v0000000000fd2860_0;  alias, 1 drivers
v0000000000f77080_0 .var "t_out", 0 0;
E_00000000001ea470 .event negedge, v0000000000f533b0_0;
S_0000000000f77120 .scope module, "tff2" "t_flip_flop" 2 29, 2 1 0, S_0000000000f85cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "t_in";
    .port_info 3 /OUTPUT 1 "t_out";
v0000000000f772b0_0 .net "clk", 0 0, v0000000000f77080_0;  alias, 1 drivers
v0000000000f77350_0 .net "reset", 0 0, v0000000000fd2680_0;  alias, 1 drivers
v0000000000fd1820_0 .net "t_in", 0 0, v0000000000fd2860_0;  alias, 1 drivers
v0000000000fd18c0_0 .var "t_out", 0 0;
E_00000000001ea8f0 .event negedge, v0000000000f77080_0;
    .scope S_0000000000f85e40;
T_0 ;
    %wait E_00000000001ea5b0;
    %load/vec4 v0000000000f769a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f533b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f75600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000f533b0_0;
    %inv;
    %assign/vec4 v0000000000f533b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000f533b0_0;
    %assign/vec4 v0000000000f533b0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f76ef0;
T_1 ;
    %wait E_00000000001ea470;
    %load/vec4 v00000000001eed80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f77080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000001eee20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000f77080_0;
    %inv;
    %assign/vec4 v0000000000f77080_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000f77080_0;
    %assign/vec4 v0000000000f77080_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000f77120;
T_2 ;
    %wait E_00000000001ea8f0;
    %load/vec4 v0000000000f77350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fd18c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000fd1820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000000000fd18c0_0;
    %inv;
    %assign/vec4 v0000000000fd18c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000fd18c0_0;
    %assign/vec4 v0000000000fd18c0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001eebf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd2680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2860_0, 0, 1;
    %vpi_call 2 40 "$monitor", "clk = %b reset = %b counter state = %b%b", v0000000000fd2400_0, v0000000000fd2680_0, v0000000000fd1fa0_0, v0000000000fd2400_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000001eebf0;
T_4 ;
T_4.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000fd2400_0;
    %inv;
    %store/vec4 v0000000000fd2400_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000000001eebf0;
T_5 ;
    %fork t_1, S_00000000001eebf0;
    %fork t_2, S_00000000001eebf0;
    %fork t_3, S_00000000001eebf0;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fd2680_0, 0, 1;
    %end;
t_2 ;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fd2860_0, 0, 1;
    %end;
t_3 ;
    %delay 16, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .scope S_00000000001eebf0;
t_0 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Exer5_1.txt";
