// Seed: 1718619447
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  wire  id_1,
    output wand  id_2,
    output tri   id_3
    , id_6,
    input  tri0  id_4
);
  always begin : LABEL_0
    id_0 = 1;
  end
  module_0 modCall_1 ();
  int id_7;
endmodule
module module_2 #(
    parameter id_9 = 32'd49
) (
    id_1[1 : id_9],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire _id_9;
  inout reg id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  always_comb #id_13 begin : LABEL_0
    id_8 = id_12;
  end
endmodule
