/*
v1:
    (1)å°†PCå–æŒ‡ç»“æœç®?å•åœ°åœ¨æ—¶é’Ÿä¸Šå‡æ²¿ä¼ é?’ç»™ITè¯‘ç é˜¶æ®µ
    (2)è¦æ±‚åœ¨å¤ä½rstä¸ºé«˜ç”µå¹³æ—¶ï¼Œè¿›è¡Œæ¸…é›¶

*/

`include "defines.v"
module if_it (
    input wire clk,
    input wire rst,
    
    input wire[`InstAddrBus] if_pc,
    input wire[`InstBus] if_inst,
    //å‡ä¸º32ä½?

    input wire[5:0] stall,

    input wire flush,

    output reg[`InstAddrBus] it_pc,
    output reg[`InstBus]it_inst
);

    always @(posedge clk) 
    begin
        if(rst == `RstEnable) 
        begin
          it_pc <= `ZeroWord;
          it_inst <= `ZeroWord; //å¤ä½æ—¶çš†æ¸…é›¶
        end
        else if(flush == 1'b1)
        begin
          it_pc <= `ZeroWord;
          it_inst <= `ZeroWord;
        end
        else if(stall[1] == `Stop && stall[2] == `NoStop) begin
          it_pc <= `ZeroWord;
          it_inst <= `ZeroWord;
        end else if(stall[1] == `NoStop) 
        begin
          it_pc <= if_pc;    //å‘ä¸‹ä¼ é?’å–æŒ‡é˜¶æ®µçš„å€?
          it_inst <= if_inst;
        end
    end
  
endmodule
