<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Juan\Documents\Documentos_para_residencia\MIPS ENSAMBLADOR\MIPS\impl\gwsynthesis\MIPS.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Juan\Documents\Documentos_para_residencia\MIPS ENSAMBLADOR\MIPS\src\MIPS.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 26 18:11:20 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>301</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>378</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>8</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">45.480(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-14.163</td>
<td>8</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.988</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.988</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_0_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.944</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.907</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.864</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.790</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.707</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_2_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.664</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.622</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_3_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.622</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_0_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.579</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.539</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>dmem/RAM_RAM_1_1_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.496</td>
</tr>
<tr>
<td>9</td>
<td>3.229</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.728</td>
</tr>
<tr>
<td>10</td>
<td>3.329</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.628</td>
</tr>
<tr>
<td>11</td>
<td>3.368</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.589</td>
</tr>
<tr>
<td>12</td>
<td>3.580</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.377</td>
</tr>
<tr>
<td>13</td>
<td>3.714</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.243</td>
</tr>
<tr>
<td>14</td>
<td>3.726</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.231</td>
</tr>
<tr>
<td>15</td>
<td>3.784</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_5_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.172</td>
</tr>
<tr>
<td>16</td>
<td>3.845</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_4_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.112</td>
</tr>
<tr>
<td>17</td>
<td>3.858</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.099</td>
</tr>
<tr>
<td>18</td>
<td>3.874</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s0/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.083</td>
</tr>
<tr>
<td>19</td>
<td>3.874</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_5_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.082</td>
</tr>
<tr>
<td>20</td>
<td>3.909</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_3_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.048</td>
</tr>
<tr>
<td>21</td>
<td>3.917</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_6_s0/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.040</td>
</tr>
<tr>
<td>22</td>
<td>3.926</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_6_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.030</td>
</tr>
<tr>
<td>23</td>
<td>4.028</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.928</td>
</tr>
<tr>
<td>24</td>
<td>4.058</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_4_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.898</td>
</tr>
<tr>
<td>25</td>
<td>4.091</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s0/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>15.866</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>mips/dp/pcreg/q_6_s0/Q</td>
<td>mips/dp/pcreg/q_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>mips/dp/pcreg/q_4_s0/Q</td>
<td>mips/dp/pcreg/q_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>mips/dp/pcreg/q_5_s0/Q</td>
<td>mips/dp/pcreg/q_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.717</td>
<td>mips/dp/pcreg/q_3_s0/Q</td>
<td>mips/dp/pcreg/q_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.717</td>
</tr>
<tr>
<td>5</td>
<td>1.060</td>
<td>mips/dp/pcreg/q_7_s0/Q</td>
<td>mips/dp/pcreg/q_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>6</td>
<td>1.068</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/pcreg/q_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.068</td>
</tr>
<tr>
<td>7</td>
<td>1.880</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_4_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.892</td>
</tr>
<tr>
<td>8</td>
<td>1.885</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.898</td>
</tr>
<tr>
<td>9</td>
<td>1.904</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_2_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.916</td>
</tr>
<tr>
<td>10</td>
<td>1.904</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_0_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.916</td>
</tr>
<tr>
<td>11</td>
<td>1.905</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_0_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.918</td>
</tr>
<tr>
<td>12</td>
<td>1.905</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.918</td>
</tr>
<tr>
<td>13</td>
<td>2.103</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_1_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.116</td>
</tr>
<tr>
<td>14</td>
<td>2.136</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_6_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.148</td>
</tr>
<tr>
<td>15</td>
<td>2.143</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_3_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.156</td>
</tr>
<tr>
<td>16</td>
<td>2.143</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_1_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.156</td>
</tr>
<tr>
<td>17</td>
<td>2.146</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_0_s0/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.159</td>
</tr>
<tr>
<td>18</td>
<td>2.149</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_6_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.162</td>
</tr>
<tr>
<td>19</td>
<td>2.149</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_5_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.162</td>
</tr>
<tr>
<td>20</td>
<td>2.150</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s/WRE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.163</td>
</tr>
<tr>
<td>21</td>
<td>2.151</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_7_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.163</td>
</tr>
<tr>
<td>22</td>
<td>2.166</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_0_7_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>23</td>
<td>2.166</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_6_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>24</td>
<td>2.166</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_3_s/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.179</td>
</tr>
<tr>
<td>25</td>
<td>2.168</td>
<td>mips/dp/pcreg/q_2_s0/Q</td>
<td>mips/dp/rf/rf_rf_1_3_s0/WAD[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.180</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.612</td>
<td>7.862</td>
<td>1.250</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>9.183</td>
<td>10.433</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>9.183</td>
<td>10.433</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td>9</td>
<td>9.183</td>
<td>10.433</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>9.183</td>
<td>10.433</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>dmem/RAM_s289/I1</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s289/F</td>
</tr>
<tr>
<td>26.418</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C12</td>
<td>dmem/RAM_RAM_0_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C12</td>
<td>dmem/RAM_RAM_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 42.458%; route: 12.169, 55.453%; tC2Q: 0.458, 2.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>dmem/RAM_s289/I1</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s289/F</td>
</tr>
<tr>
<td>26.418</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12</td>
<td>dmem/RAM_RAM_0_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C12</td>
<td>dmem/RAM_RAM_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 42.458%; route: 12.169, 55.453%; tC2Q: 0.458, 2.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>dmem/RAM_s292/I0</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s292/F</td>
</tr>
<tr>
<td>26.337</td>
<td>1.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13</td>
<td>dmem/RAM_RAM_3_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C13</td>
<td>dmem/RAM_RAM_3_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 42.615%; route: 12.088, 55.289%; tC2Q: 0.458, 2.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.630</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>dmem/RAM_s291/I1</td>
</tr>
<tr>
<td>25.432</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s291/F</td>
</tr>
<tr>
<td>26.220</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16</td>
<td>dmem/RAM_RAM_2_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C16</td>
<td>dmem/RAM_RAM_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.494, 43.658%; route: 11.794, 54.234%; tC2Q: 0.458, 2.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_2_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.630</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>dmem/RAM_s291/I1</td>
</tr>
<tr>
<td>25.432</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s291/F</td>
</tr>
<tr>
<td>26.138</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_2_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15</td>
<td>dmem/RAM_RAM_2_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C15</td>
<td>dmem/RAM_RAM_2_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.494, 43.825%; route: 11.711, 54.060%; tC2Q: 0.458, 2.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_3_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>dmem/RAM_s292/I0</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s292/F</td>
</tr>
<tr>
<td>26.052</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_3_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14</td>
<td>dmem/RAM_RAM_3_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C14</td>
<td>dmem/RAM_RAM_3_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 43.178%; route: 11.803, 54.698%; tC2Q: 0.458, 2.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>dmem/RAM_s290/I0</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s290/F</td>
</tr>
<tr>
<td>26.052</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13</td>
<td>dmem/RAM_RAM_1_0_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C13</td>
<td>dmem/RAM_RAM_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 43.178%; route: 11.803, 54.698%; tC2Q: 0.458, 2.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/RAM_RAM_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>18.111</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/SUM</td>
</tr>
<tr>
<td>20.231</td>
<td>2.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td>dmem/RAM_s300/I1</td>
</tr>
<tr>
<td>21.330</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C22[3][B]</td>
<td style=" background: #97FFFF;">dmem/RAM_s300/F</td>
</tr>
<tr>
<td>22.134</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>dmem/RAM_s294/I1</td>
</tr>
<tr>
<td>23.166</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C20[0][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s294/F</td>
</tr>
<tr>
<td>24.639</td>
<td>1.473</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[2][A]</td>
<td>dmem/RAM_s290/I0</td>
</tr>
<tr>
<td>25.264</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C15[2][A]</td>
<td style=" background: #97FFFF;">dmem/RAM_s290/F</td>
</tr>
<tr>
<td>25.970</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td style=" font-weight:bold;">dmem/RAM_RAM_1_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15</td>
<td>dmem/RAM_RAM_1_1_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15</td>
<td>dmem/RAM_RAM_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.317, 43.344%; route: 11.721, 54.524%; tC2Q: 0.458, 2.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/SUM</td>
</tr>
<tr>
<td>21.201</td>
<td>2.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.732, 40.246%; route: 9.537, 57.014%; tC2Q: 0.458, 2.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>18.339</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/SUM</td>
</tr>
<tr>
<td>21.102</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.789, 40.829%; route: 9.381, 56.414%; tC2Q: 0.458, 2.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>17.833</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>17.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>17.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>17.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[1][A]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>21.063</td>
<td>2.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.903, 41.613%; route: 9.228, 55.625%; tC2Q: 0.458, 2.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>17.833</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>17.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.396</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/SUM</td>
</tr>
<tr>
<td>20.851</td>
<td>2.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.846, 41.804%; route: 9.072, 55.398%; tC2Q: 0.458, 2.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/SUM</td>
</tr>
<tr>
<td>20.717</td>
<td>2.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.732, 41.446%; route: 9.053, 55.732%; tC2Q: 0.458, 2.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/SUM</td>
</tr>
<tr>
<td>20.705</td>
<td>2.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.732, 41.478%; route: 9.040, 55.699%; tC2Q: 0.458, 2.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.883</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/SUM</td>
</tr>
<tr>
<td>20.646</td>
<td>2.763</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_5_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>mips/dp/rf/rf_rf_1_5_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>mips/dp/rf/rf_rf_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.333, 39.161%; route: 9.381, 58.005%; tC2Q: 0.458, 2.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.655</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/SUM</td>
</tr>
<tr>
<td>20.586</td>
<td>2.930</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_4_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>mips/dp/rf/rf_rf_1_4_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>mips/dp/rf/rf_rf_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.105, 37.892%; route: 9.548, 59.263%; tC2Q: 0.458, 2.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>17.833</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>17.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>17.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>17.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[1][A]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.572</td>
<td>2.119</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.903, 42.881%; route: 8.737, 54.272%; tC2Q: 0.458, 2.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>18.282</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/SUM</td>
</tr>
<tr>
<td>20.557</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td>mips/dp/rf/rf_rf_1_7_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.732, 41.859%; route: 8.892, 55.291%; tC2Q: 0.458, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.940</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/SUM</td>
</tr>
<tr>
<td>20.556</td>
<td>2.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_5_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20</td>
<td>mips/dp/rf/rf_rf_1_5_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20</td>
<td>mips/dp/rf/rf_rf_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.390, 39.734%; route: 9.234, 57.416%; tC2Q: 0.458, 2.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.522</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>17.427</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/SUM</td>
</tr>
<tr>
<td>20.522</td>
<td>3.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17</td>
<td>mips/dp/rf/rf_rf_0_3_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C17</td>
<td>mips/dp/rf/rf_rf_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.877, 36.622%; route: 9.713, 60.522%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/SUM</td>
</tr>
<tr>
<td>20.513</td>
<td>2.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_6_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>mips/dp/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>mips/dp/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.675, 41.617%; route: 8.906, 55.525%; tC2Q: 0.458, 2.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>18.225</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/SUM</td>
</tr>
<tr>
<td>20.504</td>
<td>2.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_6_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22</td>
<td>mips/dp/rf/rf_rf_0_6_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22</td>
<td>mips/dp/rf/rf_rf_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.675, 41.641%; route: 8.897, 55.500%; tC2Q: 0.458, 2.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>17.833</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>17.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>17.890</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/COUT</td>
</tr>
<tr>
<td>17.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[1][A]</td>
<td>mips/dp/alu/S_31_s/CIN</td>
</tr>
<tr>
<td>18.453</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C40[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_31_s/SUM</td>
</tr>
<tr>
<td>20.402</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.903, 43.339%; route: 8.567, 53.783%; tC2Q: 0.458, 2.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.598</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/SUM</td>
</tr>
<tr>
<td>20.372</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_4_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19</td>
<td>mips/dp/rf/rf_rf_1_4_s/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19</td>
<td>mips/dp/rf/rf_rf_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.048, 38.043%; route: 9.392, 59.074%; tC2Q: 0.458, 2.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.430</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>4.932</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>5.755</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>mips/dp/wrmux/writereg_4_s2/I0</td>
</tr>
<tr>
<td>6.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>50</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_4_s2/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.870</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][A]</td>
<td>imem/instr_0_s148/I0</td>
</tr>
<tr>
<td>8.283</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R12C27[3][A]</td>
<td style=" background: #97FFFF;">imem/instr_0_s148/F</td>
</tr>
<tr>
<td>9.811</td>
<td>1.528</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C18</td>
<td>mips/dp/rf/rf_rf_0_0_s/RAD[3]</td>
</tr>
<tr>
<td>10.070</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_rf_0_0_s/DO[1]</td>
</tr>
<tr>
<td>11.524</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>mips/dp/rf/srca_1_s0/I0</td>
</tr>
<tr>
<td>12.150</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s0/F</td>
</tr>
<tr>
<td>12.155</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>mips/dp/rf/srca_1_s1/I0</td>
</tr>
<tr>
<td>13.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/srca_1_s1/F</td>
</tr>
<tr>
<td>15.192</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][A]</td>
<td>mips/dp/alu/S_1_s/I0</td>
</tr>
<tr>
<td>16.237</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_1_s/COUT</td>
</tr>
<tr>
<td>16.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[1][B]</td>
<td>mips/dp/alu/S_2_s/CIN</td>
</tr>
<tr>
<td>16.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_2_s/COUT</td>
</tr>
<tr>
<td>16.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][A]</td>
<td>mips/dp/alu/S_3_s/CIN</td>
</tr>
<tr>
<td>16.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_3_s/COUT</td>
</tr>
<tr>
<td>16.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C35[2][B]</td>
<td>mips/dp/alu/S_4_s/CIN</td>
</tr>
<tr>
<td>16.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C35[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_4_s/COUT</td>
</tr>
<tr>
<td>16.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][A]</td>
<td>mips/dp/alu/S_5_s/CIN</td>
</tr>
<tr>
<td>16.465</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_5_s/COUT</td>
</tr>
<tr>
<td>16.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[0][B]</td>
<td>mips/dp/alu/S_6_s/CIN</td>
</tr>
<tr>
<td>16.522</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_6_s/COUT</td>
</tr>
<tr>
<td>16.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][A]</td>
<td>mips/dp/alu/S_7_s/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_7_s/COUT</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[1][B]</td>
<td>mips/dp/alu/S_8_s/CIN</td>
</tr>
<tr>
<td>16.636</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_8_s/COUT</td>
</tr>
<tr>
<td>16.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][A]</td>
<td>mips/dp/alu/S_9_s/CIN</td>
</tr>
<tr>
<td>16.693</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_9_s/COUT</td>
</tr>
<tr>
<td>16.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C36[2][B]</td>
<td>mips/dp/alu/S_10_s/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C36[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_10_s/COUT</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][A]</td>
<td>mips/dp/alu/S_11_s/CIN</td>
</tr>
<tr>
<td>16.807</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_11_s/COUT</td>
</tr>
<tr>
<td>16.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[0][B]</td>
<td>mips/dp/alu/S_12_s/CIN</td>
</tr>
<tr>
<td>16.864</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_12_s/COUT</td>
</tr>
<tr>
<td>16.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][A]</td>
<td>mips/dp/alu/S_13_s/CIN</td>
</tr>
<tr>
<td>16.921</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_13_s/COUT</td>
</tr>
<tr>
<td>16.921</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[1][B]</td>
<td>mips/dp/alu/S_14_s/CIN</td>
</tr>
<tr>
<td>16.978</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_14_s/COUT</td>
</tr>
<tr>
<td>16.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][A]</td>
<td>mips/dp/alu/S_15_s/CIN</td>
</tr>
<tr>
<td>17.035</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_15_s/COUT</td>
</tr>
<tr>
<td>17.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C37[2][B]</td>
<td>mips/dp/alu/S_16_s/CIN</td>
</tr>
<tr>
<td>17.092</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_16_s/COUT</td>
</tr>
<tr>
<td>17.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][A]</td>
<td>mips/dp/alu/S_17_s/CIN</td>
</tr>
<tr>
<td>17.149</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_17_s/COUT</td>
</tr>
<tr>
<td>17.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[0][B]</td>
<td>mips/dp/alu/S_18_s/CIN</td>
</tr>
<tr>
<td>17.206</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_18_s/COUT</td>
</tr>
<tr>
<td>17.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][A]</td>
<td>mips/dp/alu/S_19_s/CIN</td>
</tr>
<tr>
<td>17.263</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_19_s/COUT</td>
</tr>
<tr>
<td>17.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[1][B]</td>
<td>mips/dp/alu/S_20_s/CIN</td>
</tr>
<tr>
<td>17.320</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_20_s/COUT</td>
</tr>
<tr>
<td>17.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][A]</td>
<td>mips/dp/alu/S_21_s/CIN</td>
</tr>
<tr>
<td>17.377</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_21_s/COUT</td>
</tr>
<tr>
<td>17.377</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C38[2][B]</td>
<td>mips/dp/alu/S_22_s/CIN</td>
</tr>
<tr>
<td>17.434</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C38[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_22_s/COUT</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][A]</td>
<td>mips/dp/alu/S_23_s/CIN</td>
</tr>
<tr>
<td>17.491</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_23_s/COUT</td>
</tr>
<tr>
<td>17.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[0][B]</td>
<td>mips/dp/alu/S_24_s/CIN</td>
</tr>
<tr>
<td>17.548</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_24_s/COUT</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][A]</td>
<td>mips/dp/alu/S_25_s/CIN</td>
</tr>
<tr>
<td>17.605</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_25_s/COUT</td>
</tr>
<tr>
<td>17.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[1][B]</td>
<td>mips/dp/alu/S_26_s/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_26_s/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][A]</td>
<td>mips/dp/alu/S_27_s/CIN</td>
</tr>
<tr>
<td>17.719</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_27_s/COUT</td>
</tr>
<tr>
<td>17.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C39[2][B]</td>
<td>mips/dp/alu/S_28_s/CIN</td>
</tr>
<tr>
<td>17.776</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[2][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_28_s/COUT</td>
</tr>
<tr>
<td>17.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][A]</td>
<td>mips/dp/alu/S_29_s/CIN</td>
</tr>
<tr>
<td>17.833</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C40[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_29_s/COUT</td>
</tr>
<tr>
<td>17.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C40[0][B]</td>
<td>mips/dp/alu/S_30_s/CIN</td>
</tr>
<tr>
<td>18.396</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C40[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/alu/S_30_s/SUM</td>
</tr>
<tr>
<td>20.340</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>24.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>24.430</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.846, 43.151%; route: 8.561, 53.961%; tC2Q: 0.458, 2.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 94.547%; route: 0.244, 5.453%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_6_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>mips/dp/pcadd1/pcplus4_6_s3/I0</td>
</tr>
<tr>
<td>4.019</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcadd1/pcplus4_6_s3/F</td>
</tr>
<tr>
<td>4.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcadd1/pcplus4_4_s5/I0</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcadd1/pcplus4_4_s5/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_5_s0/Q</td>
</tr>
<tr>
<td>3.648</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>mips/dp/pcmux/pcnext_Z_5_s0/I3</td>
</tr>
<tr>
<td>4.020</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcmux/pcnext_Z_5_s0/F</td>
</tr>
<tr>
<td>4.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C21[0][A]</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>mips/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>46</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_3_s0/Q</td>
</tr>
<tr>
<td>3.656</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>mips/dp/pcadd1/pcplus4_3_s3/I0</td>
</tr>
<tr>
<td>4.028</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/pcadd1/pcplus4_3_s3/F</td>
</tr>
<tr>
<td>4.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>mips/dp/pcreg/q_3_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.873%; route: 0.012, 1.646%; tC2Q: 0.333, 46.481%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_7_s0/Q</td>
</tr>
<tr>
<td>3.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>mips/dp/pcadd1/pcplus4_7_s2/I2</td>
</tr>
<tr>
<td>4.371</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcadd1/pcplus4_7_s2/F</td>
</tr>
<tr>
<td>4.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[0][B]</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.655</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcadd1/pcplus4_2_s6/I0</td>
</tr>
<tr>
<td>4.379</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/pcadd1/pcplus4_2_s6/F</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.311</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 67.793%; route: 0.011, 0.995%; tC2Q: 0.333, 31.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.203</td>
<td>0.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_4_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30</td>
<td>mips/dp/rf/rf_rf_0_4_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30</td>
<td>mips/dp/rf/rf_rf_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.368%; route: 0.833, 44.016%; tC2Q: 0.333, 17.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34</td>
<td>mips/dp/rf/rf_rf_1_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C34</td>
<td>mips/dp/rf/rf_rf_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.254%; route: 0.839, 44.182%; tC2Q: 0.333, 17.564%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_2_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25</td>
<td>mips/dp/rf/rf_rf_0_2_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25</td>
<td>mips/dp/rf/rf_rf_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.885%; route: 0.857, 44.720%; tC2Q: 0.333, 17.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_0_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27</td>
<td>mips/dp/rf/rf_rf_1_0_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C27</td>
<td>mips/dp/rf/rf_rf_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.885%; route: 0.857, 44.720%; tC2Q: 0.333, 17.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_0_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>mips/dp/rf/rf_rf_1_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>mips/dp/rf/rf_rf_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.856%; route: 0.858, 44.762%; tC2Q: 0.333, 17.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 37.856%; route: 0.858, 44.762%; tC2Q: 0.333, 17.381%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.427</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_1_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>mips/dp/rf/rf_rf_0_1_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>mips/dp/rf/rf_rf_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 34.312%; route: 1.057, 49.934%; tC2Q: 0.333, 15.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.459</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_6_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22</td>
<td>mips/dp/rf/rf_rf_0_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22</td>
<td>mips/dp/rf/rf_rf_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.797%; route: 1.089, 50.686%; tC2Q: 0.333, 15.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.467</td>
<td>0.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_3_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32</td>
<td>mips/dp/rf/rf_rf_0_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C32</td>
<td>mips/dp/rf/rf_rf_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.674%; route: 1.097, 50.865%; tC2Q: 0.333, 15.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.467</td>
<td>0.833</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24</td>
<td>mips/dp/rf/rf_rf_0_1_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24</td>
<td>mips/dp/rf/rf_rf_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.674%; route: 1.097, 50.865%; tC2Q: 0.333, 15.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>mips/dp/rf/rf_s164/I2</td>
</tr>
<tr>
<td>4.960</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_s164/F</td>
</tr>
<tr>
<td>5.470</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_0_s0/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26</td>
<td>mips/dp/rf/rf_rf_1_0_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26</td>
<td>mips/dp/rf/rf_rf_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.630%; route: 1.099, 50.930%; tC2Q: 0.333, 15.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_6_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36</td>
<td>mips/dp/rf/rf_rf_1_6_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36</td>
<td>mips/dp/rf/rf_rf_1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.586%; route: 1.102, 50.993%; tC2Q: 0.333, 15.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.473</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_5_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34</td>
<td>mips/dp/rf/rf_rf_1_5_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C34</td>
<td>mips/dp/rf/rf_rf_1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.586%; route: 1.102, 50.993%; tC2Q: 0.333, 15.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>4.234</td>
<td>0.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][B]</td>
<td>mips/dp/rf/rf_s163/I3</td>
</tr>
<tr>
<td>4.960</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R13C26[0][B]</td>
<td style=" background: #97FFFF;">mips/dp/rf/rf_s163/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26</td>
<td>mips/dp/rf/rf_rf_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.571%; route: 1.103, 51.015%; tC2Q: 0.333, 15.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.474</td>
<td>0.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_7_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C20</td>
<td>mips/dp/rf/rf_rf_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.557%; route: 1.104, 51.035%; tC2Q: 0.333, 15.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.490</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_0_7_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24</td>
<td>mips/dp/rf/rf_rf_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.324%; route: 1.119, 51.376%; tC2Q: 0.333, 15.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.490</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_6_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>mips/dp/rf/rf_rf_1_6_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>mips/dp/rf/rf_rf_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.324%; route: 1.119, 51.376%; tC2Q: 0.333, 15.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.490</td>
<td>0.855</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_3_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28</td>
<td>mips/dp/rf/rf_rf_1_3_s/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28</td>
<td>mips/dp/rf/rf_rf_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.324%; route: 1.119, 51.376%; tC2Q: 0.333, 15.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.323</td>
</tr>
<tr>
<td class="label">From</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mips/dp/rf/rf_rf_1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
<tr>
<td>3.644</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">mips/dp/pcreg/q_2_s0/Q</td>
</tr>
<tr>
<td>3.908</td>
<td>0.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>mips/dp/wrmux/writereg_0_s2/I0</td>
</tr>
<tr>
<td>4.634</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">mips/dp/wrmux/writereg_0_s2/F</td>
</tr>
<tr>
<td>5.491</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td style=" font-weight:bold;">mips/dp/rf/rf_rf_1_3_s0/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25</td>
<td>mips/dp/rf/rf_rf_1_3_s0/CLK</td>
</tr>
<tr>
<td>3.323</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25</td>
<td>mips/dp/rf/rf_rf_1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 33.302%; route: 1.121, 51.408%; tC2Q: 0.333, 15.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 94.425%; route: 0.185, 5.575%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.612</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.862</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.474</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.140</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.335</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.878</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.878</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.878</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>9.183</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mips/dp/pcreg/q_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.616</td>
<td>2.616</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.878</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>23.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.311</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>mips/dp/pcreg/q_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>50</td>
<td>writereg_4_6</td>
<td>-1.988</td>
<td>2.168</td>
</tr>
<tr>
<td>47</td>
<td>pc[2]</td>
<td>-0.352</td>
<td>2.150</td>
</tr>
<tr>
<td>46</td>
<td>pc[3]</td>
<td>-0.570</td>
<td>2.161</td>
</tr>
<tr>
<td>46</td>
<td>instr_Z[0]</td>
<td>-1.988</td>
<td>2.051</td>
</tr>
<tr>
<td>46</td>
<td>clk_d</td>
<td>-1.988</td>
<td>0.262</td>
</tr>
<tr>
<td>34</td>
<td>instr_Z_0_8</td>
<td>-1.567</td>
<td>2.327</td>
</tr>
<tr>
<td>34</td>
<td>writereg[3]</td>
<td>1.161</td>
<td>2.358</td>
</tr>
<tr>
<td>32</td>
<td>writereg[0]</td>
<td>14.237</td>
<td>2.029</td>
</tr>
<tr>
<td>16</td>
<td>instr[0]</td>
<td>-1.841</td>
<td>2.322</td>
</tr>
<tr>
<td>16</td>
<td>instr_Z_0</td>
<td>-1.831</td>
<td>2.188</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R12C25</td>
<td>56.94%</td>
</tr>
<tr>
<td>R12C26</td>
<td>51.39%</td>
</tr>
<tr>
<td>R12C24</td>
<td>50.00%</td>
</tr>
<tr>
<td>R15C27</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C28</td>
<td>48.61%</td>
</tr>
<tr>
<td>R14C27</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C32</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C23</td>
<td>47.22%</td>
</tr>
<tr>
<td>R12C27</td>
<td>47.22%</td>
</tr>
<tr>
<td>R14C34</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
