# Simple_RISC-V_CPU_Emulation

Emulation of single-cycle five stage RISC-V CPU in C++. Can be expanded to include more functionality in the future. See project report (CA1_Report.pdf) for details.
