

================================================================
== Vitis HLS Report for 'spvm_kernel_Loop_VITIS_LOOP_52_3_proc4'
================================================================
* Date:           Fri Oct 21 20:04:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_3  |        ?|        ?|        13|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 13, States = { 1 4 2 5 6 7 3 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 5 
3 --> 8 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%col_left = alloca i32 1"   --->   Operation 17 'alloca' 'col_left' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %results_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_fifo, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %data_size"   --->   Operation 23 'read' 'data_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %r"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond11"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_1 = load i32 %r" [proj3/spmv.cpp:52]   --->   Operation 27 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.47ns)   --->   "%icmp_ln52 = icmp_eq  i32 %r_1, i32 %data_size_read" [proj3/spmv.cpp:52]   --->   Operation 28 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%r_2 = add i32 %r_1, i32 1" [proj3/spmv.cpp:52]   --->   Operation 29 'add' 'r_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.body13, void %for.cond23.exitStub" [proj3/spmv.cpp:52]   --->   Operation 30 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 2 <SV = 2> <Delay = 2.47>
ST_2 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %col_left"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%col_left_load = load i32 %col_left" [proj3/spmv.cpp:54]   --->   Operation 31 'load' 'col_left_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [proj3/spmv.cpp:53]   --->   Operation 32 'specpipeline' 'specpipeline_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [proj3/spmv.cpp:54]   --->   Operation 33 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_eq  i32 %col_left_load, i32 0" [proj3/spmv.cpp:54]   --->   Operation 34 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %if.end, void %if.then" [proj3/spmv.cpp:54]   --->   Operation 35 'br' 'br_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (2.32ns)   --->   "%x_local_load = load i2 %x_local_addr" [proj3/spmv.cpp:60]   --->   Operation 36 'load' 'x_local_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 6> <Delay = 5.70>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rows_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_3' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %sum" [proj3/spmv.cpp:57]   --->   Operation 38 'store' 'store_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (1.70ns)   --->   "%store_ln57 = store i32 %tmp_3, i32 %col_left" [proj3/spmv.cpp:57]   --->   Operation 39 'store' 'store_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 1.70>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end" [proj3/spmv.cpp:57]   --->   Operation 40 'br' 'br_ln57' <Predicate = (!icmp_ln52 & icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 41 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 41 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.95>
ST_4 : Operation 42 [1/1] (3.63ns)   --->   "%values_fifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %values_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'values_fifo_read' <Predicate = (!icmp_ln52)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %cols_fifo" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'tmp_2' <Predicate = (!icmp_ln52)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %tmp_2" [proj3/spmv.cpp:60]   --->   Operation 44 'zext' 'zext_ln60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%x_local_addr = getelementptr i32 %x_local, i64 0, i64 %zext_ln60" [proj3/spmv.cpp:60]   --->   Operation 45 'getelementptr' 'x_local_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.32ns)   --->   "%x_local_load = load i2 %x_local_addr" [proj3/spmv.cpp:60]   --->   Operation 46 'load' 'x_local_load' <Predicate = (!icmp_ln52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 5 <SV = 3> <Delay = 5.70>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %values_fifo_read" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'bitcast' 'tmp' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_5 : Operation 48 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 48 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 5.70>
ST_6 : Operation 49 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 49 'fmul' 'mul' <Predicate = (!icmp_ln52)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 5.70>
ST_7 : Operation 50 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %x_local_load" [proj3/spmv.cpp:60]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %r_2, i32 %r" [proj3/spmv.cpp:52]   --->   Operation 51 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%col_left_2 = load i32 %col_left" [proj3/spmv.cpp:62]   --->   Operation 52 'load' 'col_left_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%sum_1 = load i32 %sum" [proj3/spmv.cpp:60]   --->   Operation 53 'load' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 54 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (2.55ns)   --->   "%col_left_3 = add i32 %col_left_2, i32 4294967295" [proj3/spmv.cpp:62]   --->   Operation 55 'add' 'col_left_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln64 = icmp_eq  i32 %col_left_3, i32 0" [proj3/spmv.cpp:64]   --->   Operation 56 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc20, void %if.then18" [proj3/spmv.cpp:64]   --->   Operation 57 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.70ns)   --->   "%store_ln52 = store i32 %col_left_3, i32 %col_left" [proj3/spmv.cpp:52]   --->   Operation 58 'store' 'store_ln52' <Predicate = true> <Delay = 1.70>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 59 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 59 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 60 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 60 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 61 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 61 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 62 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul" [proj3/spmv.cpp:60]   --->   Operation 62 'fadd' 'sum_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.63>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %sum_2" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %results_fifo, i32 %bitcast_ln174" [E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (icmp_ln64)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc20" [proj3/spmv.cpp:66]   --->   Operation 65 'br' 'br_ln66' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln52 = store i32 %sum_2, i32 %sum" [proj3/spmv.cpp:52]   --->   Operation 66 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.cond11" [proj3/spmv.cpp:52]   --->   Operation 67 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	'alloca' operation ('r') [7]  (0 ns)
	'load' operation ('r', proj3/spmv.cpp:52) on local variable 'r' [19]  (0 ns)
	'add' operation ('r', proj3/spmv.cpp:52) [21]  (2.55 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'load' operation ('col_left_load', proj3/spmv.cpp:54) on local variable 'col_left' [24]  (0 ns)
	'icmp' operation ('icmp_ln54', proj3/spmv.cpp:54) [27]  (2.47 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', proj3/spmv.cpp:60) [43]  (5.7 ns)

 <State 4>: 5.96ns
The critical path consists of the following:
	fifo read operation ('tmp', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'cols_fifo' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [39]  (3.63 ns)
	'getelementptr' operation ('x_local_addr', proj3/spmv.cpp:60) [41]  (0 ns)
	'load' operation ('x_local_load', proj3/spmv.cpp:60) on array 'x_local' [42]  (2.32 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', proj3/spmv.cpp:60) [43]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', proj3/spmv.cpp:60) [43]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', proj3/spmv.cpp:60) [43]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'load' operation ('sum', proj3/spmv.cpp:60) on local variable 'sum' [36]  (0 ns)
	'fadd' operation ('sum', proj3/spmv.cpp:60) [44]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', proj3/spmv.cpp:60) [44]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', proj3/spmv.cpp:60) [44]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', proj3/spmv.cpp:60) [44]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', proj3/spmv.cpp:60) [44]  (7.26 ns)

 <State 13>: 3.63ns
The critical path consists of the following:
	fifo write operation ('write_ln174', E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'results_fifo' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [50]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
