// Seed: 2230304314
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd40
) (
    input tri id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 _id_3,
    output wire id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri1 id_7
);
  wire [id_3 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
  assign id_9 = id_3;
  wire \id_10 ;
  wire id_11;
  `define pp_12 0
endmodule
