#ifndef _DRV_SHARED_CFG_H_
#define _DRV_SHARED_CFG_H_

#ifdef TRUSTZONE_SEC
    #ifdef IP_INST_NS_csirx
        #define CSIRX_REGS_BASE        BASE_ADDR_MIPI_RX_CTRL
        #define CSIRX_DPHY_REG         (BASE_ADDR_APB_MIPI_RX_PHY + 0x50)
        #define CSIRX_DPHY_TUNCATE_REG (BASE_ADDR_APB_MIPI_RX_PHY + 0x48)
    #else
        #define CSIRX_REGS_BASE        BASE_ADDR_MIPI_RX_CTRL_ALIAS
        #define CSIRX_DPHY_REG         (BASE_ADDR_APB_MIPI_RX_PHY_ALIAS + 0x50)
        #define CSIRX_DPHY_TUNCATE_REG (BASE_ADDR_APB_MIPI_RX_PHY_ALIAS + 0x48)
    #endif
#else
    #ifndef TRUSTZONE
        #define CSIRX_REGS_BASE        BASE_ADDR_MIPI_RX_CTRL_ALIAS
        #define CSIRX_DPHY_REG         (BASE_ADDR_APB_MIPI_RX_PHY_ALIAS + 0x50)
        #define CSIRX_DPHY_TUNCATE_REG (BASE_ADDR_APB_MIPI_RX_PHY_ALIAS + 0x48)
    #else
        #define CSIRX_REGS_BASE        BASE_ADDR_MIPI_RX_CTRL
        #define CSIRX_DPHY_REG         (BASE_ADDR_APB_MIPI_RX_PHY + 0x50)
        #define CSIRX_DPHY_TUNCATE_REG (BASE_ADDR_APB_MIPI_RX_PHY + 0x48)
    #endif
#endif

#define DEAULT_XHSUTDOWN_PIN      AON_GPIO2

#define ENABLE_SENSOR_FAST_SWITCH 1

#define ALIGN_32BIT(x)            (((x) + 0x1F) & ~0x1F)

#define FRAME_WIDTH_MAX           640
#define FRAME_HEIGHT_MAX          480

#define SRAM_1_TAIL_ADDR          0x3416A000
#define SRAM_1_TAIL_SIZE          (0x34200000 - 0x3416A000)  // 600KB

#define SRAM_2_START_ADDR         0x36000000
#define SRAM_2_SIZE               (0x36060000 - 0x36000000)  // 384KB

#define YUV422_SIZE_EXP(w, h)     (w * h * 2)

#define YUV422_BASE_ADDR          ALIGN_32BIT(SRAM_1_TAIL_ADDR)
#define YUV422_BASE_SIZE          YUV422_SIZE_EXP(FRAME_WIDTH_MAX, FRAME_HEIGHT_MAX)  // 600KB

static_assert(YUV422_BASE_SIZE <= SRAM_1_TAIL_SIZE, "SRAM1 is not enough");

#define WDMA_1_BASE_ADDR SRAM_2_START_ADDR
#define WDMA_1_BASE_SIZE 0

#define JPEG_BASE_SIZE_EXP(w, h) \
    (((623 + (size_t)(w / 16) * (size_t)(h / 16) * 128 + 35) >> 2) << 2)  // 4x quantization

#define JPEG_BASE_ADDR      ALIGN_32BIT(WDMA_1_BASE_ADDR + WDMA_1_BASE_SIZE)
#define JPEG_BASE_SIZE      JPEG_BASE_SIZE_EXP(FRAME_WIDTH_MAX, FRAME_HEIGHT_MAX)  // 150KB

#define JPEG_FILL_BASE_ADDR ALIGN_32BIT(JPEG_BASE_ADDR + JPEG_BASE_SIZE)
#define JPEG_FILL_SIZE      0x1000  // 4KB

#if defined(CONFIG_EL_BOARD_SENSECAP_A1102)
    #define SPI_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(JPEG_FILL_BASE_ADDR + JPEG_FILL_SIZE)
    #define SPI_TRANSPORT_TX_BASE_SIZE 0
    #define SPI_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(SPI_TRANSPORT_TX_BASE_ADDR + SPI_TRANSPORT_TX_BASE_SIZE)
    #define SPI_TRANSPORT_RX_BASE_SIZE 0
#else
    #define SPI_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(JPEG_FILL_BASE_ADDR + JPEG_FILL_SIZE)
    #define SPI_TRANSPORT_TX_BASE_SIZE (64 * 1024)  // 64KB
    #define SPI_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(SPI_TRANSPORT_TX_BASE_ADDR + SPI_TRANSPORT_TX_BASE_SIZE)
    #define SPI_TRANSPORT_RX_BASE_SIZE (8 * 1024)  // 8KB
#endif

#define SERIAL1_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(SPI_TRANSPORT_RX_BASE_ADDR + SPI_TRANSPORT_RX_BASE_SIZE)
#define SERIAL1_TRANSPORT_TX_BASE_SIZE (32 * 1024)
#define SERIAL1_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(SERIAL1_TRANSPORT_TX_BASE_ADDR + SERIAL1_TRANSPORT_TX_BASE_SIZE)
#define SERIAL1_TRANSPORT_RX_BASE_SIZE (8 * 1024)

#define SERIAL2_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(SERIAL1_TRANSPORT_RX_BASE_ADDR + SERIAL1_TRANSPORT_RX_BASE_SIZE)
#define SERIAL2_TRANSPORT_TX_BASE_SIZE (32 * 1024)
#define SERIAL2_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(SERIAL2_TRANSPORT_TX_BASE_ADDR + SERIAL2_TRANSPORT_TX_BASE_SIZE)
#define SERIAL2_TRANSPORT_RX_BASE_SIZE (8 * 1024)

#if defined(CONFIG_EL_BOARD_SENSECAP_A1102)
    #define WIRE_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(SERIAL2_TRANSPORT_RX_BASE_ADDR + SERIAL2_TRANSPORT_RX_BASE_SIZE)
    #define WIRE_TRANSPORT_TX_BASE_SIZE 0
    #define WIRE_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(WIRE_TRANSPORT_TX_BASE_ADDR + WIRE_TRANSPORT_TX_BASE_SIZE)
    #define WIRE_TRANSPORT_RX_BASE_SIZE 0
#else
    #define WIRE_TRANSPORT_TX_BASE_ADDR ALIGN_32BIT(SERIAL2_TRANSPORT_RX_BASE_ADDR + SERIAL2_TRANSPORT_RX_BASE_SIZE)
    #define WIRE_TRANSPORT_TX_BASE_SIZE (32 * 1024)
    #define WIRE_TRANSPORT_RX_BASE_ADDR ALIGN_32BIT(WIRE_TRANSPORT_TX_BASE_ADDR + WIRE_TRANSPORT_TX_BASE_SIZE)
    #define WIRE_TRANSPORT_RX_BASE_SIZE (8 * 1024)
#endif

#if defined(CONFIG_EL_BOARD_SENSECAP_A1102)
    #define MA_CONTENT_EXPORT_CACHE_SIZE (60 * 1024)
    #define SRAM_2_START_ADDR_FREE \
        (WIRE_TRANSPORT_TX_BASE_ADDR + WIRE_TRANSPORT_TX_BASE_SIZE + MA_CONTENT_EXPORT_CACHE_SIZE)
    #define SRAM_2_SIZE_FREE             (SRAM_2_SIZE - (SRAM_2_START_ADDR_FREE - SRAM_2_START_ADDR))
    #define MA_CONTENT_EXPORT_CACHE_ADDR \
        (uint8_t*)(WIRE_TRANSPORT_TX_BASE_ADDR + WIRE_TRANSPORT_TX_BASE_SIZE)
#else
    #define SRAM_2_START_ADDR_FREE (WIRE_TRANSPORT_TX_BASE_ADDR + WIRE_TRANSPORT_TX_BASE_SIZE)
    #define SRAM_2_SIZE_FREE       (SRAM_2_SIZE - (SRAM_2_START_ADDR_FREE - SRAM_2_START_ADDR))
#endif

static_assert(SRAM_2_SIZE_FREE >= 0, "SRAM2 is not enough");

#endif
