#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Apr 19 09:13:41 2025
# Process ID: 16860
# Current directory: C:/Users/pokor/Desktop/Digital_komplet/Digital_scoreboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1840 C:\Users\pokor\Desktop\Digital_komplet\Digital_scoreboard\Digital_scoreboard.xpr
# Log file: C:/Users/pokor/Desktop/Digital_komplet/Digital_scoreboard/vivado.log
# Journal file: C:/Users/pokor/Desktop/Digital_komplet/Digital_scoreboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pokor/Desktop/Digital_komplet/Digital_scoreboard/Digital_scoreboard.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/pokor/Desktop/Digital_komplet/Digital_scoreboard/Digital_scoreboard.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 1001.047 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/position_counter_tb.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/game_timer_tb.vhd w ]
add_files -fileset sim_1 C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/game_timer_tb.vhd
update_compile_order -fileset sim_1
set_property top game_timer_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/game_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'game_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/position_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'position_counter'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
"xelab -wto 4d83a46614c944e288a1c5824203fe61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_behav xil_defaultlib.top_level -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4d83a46614c944e288a1c5824203fe61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_behav xil_defaultlib.top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:30]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:34]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:38]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:42]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:46]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:50]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:54]
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 3 is different from right argument length 4 for 'std_logic_vector_93' array [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sources_1/new/bin2seg.vhd:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [clock_enable_default]
Compiling architecture behavioral of entity xil_defaultlib.game_timer [game_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.position_counter [position_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.score_counter [score_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level
Built simulation snapshot top_level_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_behav -key {Behavioral:sim_1:Functional:top_level} -tclbatch {top_level.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_level.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top cfg_tb_game_timer [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cfg_tb_game_timer' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj cfg_tb_game_timer_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/game_timer_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_game_timer'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim'
"xelab -wto 4d83a46614c944e288a1c5824203fe61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_game_timer_behav xil_defaultlib.cfg_tb_game_timer -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4d83a46614c944e288a1c5824203fe61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_game_timer_behav xil_defaultlib.cfg_tb_game_timer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/game_timer_tb.vhd:20]
ERROR: [VRFC 10-664] expression has 2 elements ; expected 4 [C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.srcs/sim_1/new/game_timer_tb.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_game_timer in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/pokor/Desktop/Digital_scoreboard_v2/Digital_scoreboard_v2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
