\hypertarget{group___d_b_g_m_c_u___freeze___unfreeze}{}\doxysection{Freeze Unfreeze Peripherals in Debug mode}
\label{group___d_b_g_m_c_u___freeze___unfreeze}\index{Freeze Unfreeze Peripherals in Debug mode@{Freeze Unfreeze Peripherals in Debug mode}}


Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices STM32\+F10xx8 and STM32\+F10xxB, STM32\+F101x\+C/\+D/E and STM32\+F103x\+C/\+D/E, STM32\+F101x\+F/G and STM32\+F103x\+F/G STM32\+F10xx4 and STM32\+F10xx6 Debug registers DBGMCU\+\_\+\+IDCODE and DBGMCU\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details.  


Collaboration diagram for Freeze Unfreeze Peripherals in Debug mode\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}} 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga4a466905a367266e7c23417248dc741d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM2}}()~SET\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em TIM2 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}\label{group___d_b_g_m_c_u___freeze___unfreeze_gafd40134436233985a840e1cd8eb6c4c3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM2}()~CLEAR\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1ee73c14e640c4e97041a9ce3e221a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}})
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}} 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gaf2fe2b6d0a5e8df4ebb38020acf210d9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+TIM3}}()~SET\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em TIM3 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga5aecefa008a37ef7c6489a2e29415e69}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+TIM3}()~CLEAR\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6801756368b597301f4098b69bce4e7}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}})
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}} 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga81215154725c479c67fb1adac906fbd9}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+WWDG}}()~SET\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em WWDG Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}\label{group___d_b_g_m_c_u___freeze___unfreeze_gaa14c8a2e8911976b8c8ce6ca278372a2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+WWDG}()~CLEAR\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga626bea771c7fdb87e515685104d3a562}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}})
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}\label{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}} 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_gabab7ab631ba58fb6246a9385e8af9d0d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+IWDG}}()~SET\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})
\begin{DoxyCompactList}\small\item\em IWDG Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}\label{group___d_b_g_m_c_u___freeze___unfreeze_gab29a88ef9c31cbe107c58b9ecc3bdf79}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+IWDG}()~CLEAR\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e02885e11d05135dd967b33fad68f1}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}})
\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}} 
\#define \mbox{\hyperlink{group___d_b_g_m_c_u___freeze___unfreeze_ga6160f642dcff812be3a04c5b5c66e31d}{\+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+FREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}}()~SET\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})
\begin{DoxyCompactList}\small\item\em I2\+C1 Peripherals Debug mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}\label{group___d_b_g_m_c_u___freeze___unfreeze_ga636083d6b6931b1cf35e7c39aebf0723}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+DBGMCU\+\_\+\+UNFREEZE\+\_\+\+I2\+C1\+\_\+\+TIMEOUT}()~CLEAR\+\_\+\+BIT(DBGMCU-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74c71dedb4221750d7e3d8237c8b7846}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Freeze/\+Unfreeze Peripherals in Debug mode Note\+: On devices STM32\+F10xx8 and STM32\+F10xxB, STM32\+F101x\+C/\+D/E and STM32\+F103x\+C/\+D/E, STM32\+F101x\+F/G and STM32\+F103x\+F/G STM32\+F10xx4 and STM32\+F10xx6 Debug registers DBGMCU\+\_\+\+IDCODE and DBGMCU\+\_\+\+CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details. 

