# MIPS processor in Verilog
 Pipelined Instruction set of a popular RISC processor (MIPS) is developed in verilog with Data forwarding to eliminate data hazards.
