<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="464pt" height="878pt"
 viewBox="0.00 0.00 464.00 878.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 874)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-874 460,-874 460,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 436,-8 436,-8 442,-8 448,-14 448,-20 448,-20 448,-850 448,-850 448,-856 442,-862 436,-862 436,-862 20,-862 20,-862 14,-862 8,-856 8,-850 8,-850 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="228" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="228" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kernel_extras&#61;&#10;load_addr_mask&#61;18446744073709551615&#10;load_offset&#61;0&#10;mem_mode&#61;timing&#10;mem_ranges&#61;0:536870911:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 428,-16 428,-16 434,-16 440,-22 440,-28 440,-28 440,-804 440,-804 440,-810 434,-816 428,-816 428,-816 28,-816 28,-816 22,-816 16,-810 16,-804 16,-804 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="228" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="228" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M195,-155C195,-155 319,-155 319,-155 325,-155 331,-161 331,-167 331,-167 331,-234 331,-234 331,-240 325,-246 319,-246 319,-246 195,-246 195,-246 189,-246 183,-240 183,-234 183,-234 183,-167 183,-167 183,-161 189,-155 195,-155"/>
<text text-anchor="middle" x="257" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="257" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;point_of_unification&#61;true&#10;power_model&#61;&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M169,-417C169,-417 293,-417 293,-417 299,-417 305,-423 305,-429 305,-429 305,-496 305,-496 305,-502 299,-508 293,-508 293,-508 169,-508 169,-508 163,-508 157,-502 157,-496 157,-496 157,-429 157,-429 157,-423 163,-417 169,-417"/>
<text text-anchor="middle" x="231" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="231" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M234,-286C234,-286 402,-286 402,-286 408,-286 414,-292 414,-298 414,-298 414,-365 414,-365 414,-371 408,-377 402,-377 402,-377 234,-377 234,-377 228,-377 222,-371 222,-365 222,-365 222,-298 222,-298 222,-292 228,-286 234,-286"/>
<text text-anchor="middle" x="318" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="318" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.0&#10;IDD2N&#61;0.032&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.032&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.038&#10;IDD3N2&#61;0.0&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.038&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.157&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.125&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.235&#10;IDD52&#61;0.0&#10;IDD6&#61;0.02&#10;IDD62&#61;0.0&#10;VDD&#61;1.5&#10;VDD2&#61;0.0&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;&#10;range&#61;0:536870911:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M237,-24C237,-24 350,-24 350,-24 356,-24 362,-30 362,-36 362,-36 362,-103 362,-103 362,-109 356,-115 350,-115 350,-115 237,-115 237,-115 231,-115 225,-109 225,-103 225,-103 225,-36 225,-36 225,-30 231,-24 237,-24"/>
<text text-anchor="middle" x="293.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="293.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="LFSTSize&#61;1024&#10;LQEntries&#61;32&#10;LSQCheckLoads&#61;true&#10;LSQDepCheckShift&#61;4&#10;SQEntries&#61;32&#10;SSITSize&#61;1024&#10;activity&#61;0&#10;backComSize&#61;5&#10;branchPred&#61;system.cpu.branchPred&#10;cacheStorePorts&#61;200&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;commitToDecodeDelay&#61;1&#10;commitToFetchDelay&#61;1&#10;commitToIEWDelay&#61;1&#10;commitToRenameDelay&#61;1&#10;commitWidth&#61;8&#10;cpu_id&#61;0&#10;decodeToFetchDelay&#61;1&#10;decodeToRenameDelay&#61;1&#10;decodeWidth&#61;8&#10;default_p_state&#61;UNDEFINED&#10;dispatchWidth&#61;8&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fetchBufferSize&#61;64&#10;fetchQueueSize&#61;32&#10;fetchToDecodeDelay&#61;1&#10;fetchTrapLatency&#61;1&#10;fetchWidth&#61;8&#10;forwardComSize&#61;5&#10;fuPool&#61;system.cpu.fuPool&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;iewToCommitDelay&#61;1&#10;iewToDecodeDelay&#61;1&#10;iewToFetchDelay&#61;1&#10;iewToRenameDelay&#61;1&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;issueToExecuteDelay&#61;1&#10;issueWidth&#61;8&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;needsTSO&#61;false&#10;numIQEntries&#61;64&#10;numPhysCCRegs&#61;0&#10;numPhysFloatRegs&#61;256&#10;numPhysIntRegs&#61;256&#10;numPhysVecRegs&#61;256&#10;numROBEntries&#61;192&#10;numRobs&#61;1&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_gating_on_idle&#61;false&#10;power_model&#61;&#10;profile&#61;0&#10;progress_interval&#61;0&#10;pwr_gating_latency&#61;300&#10;renameToDecodeDelay&#61;1&#10;renameToFetchDelay&#61;1&#10;renameToIEWDelay&#61;2&#10;renameToROBDelay&#61;1&#10;renameWidth&#61;8&#10;simpoint_start_insts&#61;&#10;smtCommitPolicy&#61;RoundRobin&#10;smtFetchPolicy&#61;SingleThread&#10;smtIQPolicy&#61;Partitioned&#10;smtIQThreshold&#61;100&#10;smtLSQPolicy&#61;Partitioned&#10;smtLSQThreshold&#61;100&#10;smtNumFetchingThreads&#61;1&#10;smtROBPolicy&#61;Partitioned&#10;smtROBThreshold&#61;100&#10;socket_id&#61;0&#10;squashWidth&#61;8&#10;store_set_clear_period&#61;250000&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;trapLatency&#61;13&#10;wait_for_remote_gdb&#61;false&#10;wbWidth&#61;8&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 420,-540 420,-540 426,-540 432,-546 432,-552 432,-552 432,-758 432,-758 432,-764 426,-770 420,-770 420,-770 36,-770 36,-770 30,-770 24,-764 24,-758 24,-758 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="228" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="228" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: DerivO3CPU</text>
</a>
</g>
</g>
<g id="clust70" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust70"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M244,-548C244,-548 412,-548 412,-548 418,-548 424,-554 424,-560 424,-560 424,-627 424,-627 424,-633 418,-639 412,-639 412,-639 244,-639 244,-639 238,-639 232,-633 232,-627 232,-627 232,-560 232,-560 232,-554 238,-548 244,-548"/>
<text text-anchor="middle" x="328" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="328" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust72"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;4&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;20&#10;warmup_percentage&#61;0&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M44,-548C44,-548 212,-548 212,-548 218,-548 224,-554 224,-560 224,-560 224,-627 224,-627 224,-633 218,-639 212,-639 212,-639 44,-639 44,-639 38,-639 32,-633 32,-627 32,-627 32,-560 32,-560 32,-554 38,-548 44,-548"/>
<text text-anchor="middle" x="128" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="128" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M128.5,-294.5C128.5,-294.5 199.5,-294.5 199.5,-294.5 205.5,-294.5 211.5,-300.5 211.5,-306.5 211.5,-306.5 211.5,-318.5 211.5,-318.5 211.5,-324.5 205.5,-330.5 199.5,-330.5 199.5,-330.5 128.5,-330.5 128.5,-330.5 122.5,-330.5 116.5,-324.5 116.5,-318.5 116.5,-318.5 116.5,-306.5 116.5,-306.5 116.5,-300.5 122.5,-294.5 128.5,-294.5"/>
<text text-anchor="middle" x="164" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M203,-163.5C203,-163.5 233,-163.5 233,-163.5 239,-163.5 245,-169.5 245,-175.5 245,-175.5 245,-187.5 245,-187.5 245,-193.5 239,-199.5 233,-199.5 233,-199.5 203,-199.5 203,-199.5 197,-199.5 191,-193.5 191,-187.5 191,-187.5 191,-175.5 191,-175.5 191,-169.5 197,-163.5 203,-163.5"/>
<text text-anchor="middle" x="218" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M171.171,-294.37C180.289,-272.588 196.131,-234.744 206.836,-209.17"/>
<polygon fill="black" stroke="black" points="210.167,-210.277 210.8,-199.701 203.71,-207.574 210.167,-210.277"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M275,-163.5C275,-163.5 311,-163.5 311,-163.5 317,-163.5 323,-169.5 323,-175.5 323,-175.5 323,-187.5 323,-187.5 323,-193.5 317,-199.5 311,-199.5 311,-199.5 275,-199.5 275,-199.5 269,-199.5 263,-193.5 263,-187.5 263,-187.5 263,-175.5 263,-175.5 263,-169.5 269,-163.5 275,-163.5"/>
<text text-anchor="middle" x="293" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M278,-32.5C278,-32.5 308,-32.5 308,-32.5 314,-32.5 320,-38.5 320,-44.5 320,-44.5 320,-56.5 320,-56.5 320,-62.5 314,-68.5 308,-68.5 308,-68.5 278,-68.5 278,-68.5 272,-68.5 266,-62.5 266,-56.5 266,-56.5 266,-44.5 266,-44.5 266,-38.5 272,-32.5 278,-32.5"/>
<text text-anchor="middle" x="293" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M293,-163.37C293,-141.781 293,-104.412 293,-78.852"/>
<polygon fill="black" stroke="black" points="296.5,-78.701 293,-68.7011 289.5,-78.7011 296.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M249,-425.5C249,-425.5 285,-425.5 285,-425.5 291,-425.5 297,-431.5 297,-437.5 297,-437.5 297,-449.5 297,-449.5 297,-455.5 291,-461.5 285,-461.5 285,-461.5 249,-461.5 249,-461.5 243,-461.5 237,-455.5 237,-449.5 237,-449.5 237,-437.5 237,-437.5 237,-431.5 243,-425.5 249,-425.5"/>
<text text-anchor="middle" x="267" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M241.5,-294.5C241.5,-294.5 292.5,-294.5 292.5,-294.5 298.5,-294.5 304.5,-300.5 304.5,-306.5 304.5,-306.5 304.5,-318.5 304.5,-318.5 304.5,-324.5 298.5,-330.5 292.5,-330.5 292.5,-330.5 241.5,-330.5 241.5,-330.5 235.5,-330.5 229.5,-324.5 229.5,-318.5 229.5,-318.5 229.5,-306.5 229.5,-306.5 229.5,-300.5 235.5,-294.5 241.5,-294.5"/>
<text text-anchor="middle" x="267" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M267,-425.37C267,-403.781 267,-366.412 267,-340.852"/>
<polygon fill="black" stroke="black" points="270.5,-340.701 267,-330.701 263.5,-340.701 270.5,-340.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M177,-425.5C177,-425.5 207,-425.5 207,-425.5 213,-425.5 219,-431.5 219,-437.5 219,-437.5 219,-449.5 219,-449.5 219,-455.5 213,-461.5 207,-461.5 207,-461.5 177,-461.5 177,-461.5 171,-461.5 165,-455.5 165,-449.5 165,-449.5 165,-437.5 165,-437.5 165,-431.5 171,-425.5 177,-425.5"/>
<text text-anchor="middle" x="192" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M334,-294.5C334,-294.5 394,-294.5 394,-294.5 400,-294.5 406,-300.5 406,-306.5 406,-306.5 406,-318.5 406,-318.5 406,-324.5 400,-330.5 394,-330.5 394,-330.5 334,-330.5 334,-330.5 328,-330.5 322,-324.5 322,-318.5 322,-318.5 322,-306.5 322,-306.5 322,-300.5 328,-294.5 334,-294.5"/>
<text text-anchor="middle" x="364" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M331.229,-294.416C303.347,-279.449 265.972,-258.23 254,-246 243.647,-235.424 235.249,-221.283 229.175,-209.03"/>
<polygon fill="black" stroke="black" points="232.222,-207.284 224.81,-199.713 225.883,-210.253 232.222,-207.284"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M243.5,-687.5C243.5,-687.5 310.5,-687.5 310.5,-687.5 316.5,-687.5 322.5,-693.5 322.5,-699.5 322.5,-699.5 322.5,-711.5 322.5,-711.5 322.5,-717.5 316.5,-723.5 310.5,-723.5 310.5,-723.5 243.5,-723.5 243.5,-723.5 237.5,-723.5 231.5,-717.5 231.5,-711.5 231.5,-711.5 231.5,-699.5 231.5,-699.5 231.5,-693.5 237.5,-687.5 243.5,-687.5"/>
<text text-anchor="middle" x="277" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M251.5,-556.5C251.5,-556.5 302.5,-556.5 302.5,-556.5 308.5,-556.5 314.5,-562.5 314.5,-568.5 314.5,-568.5 314.5,-580.5 314.5,-580.5 314.5,-586.5 308.5,-592.5 302.5,-592.5 302.5,-592.5 251.5,-592.5 251.5,-592.5 245.5,-592.5 239.5,-586.5 239.5,-580.5 239.5,-580.5 239.5,-568.5 239.5,-568.5 239.5,-562.5 245.5,-556.5 251.5,-556.5"/>
<text text-anchor="middle" x="277" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M277,-687.37C277,-665.781 277,-628.412 277,-602.852"/>
<polygon fill="black" stroke="black" points="280.5,-602.701 277,-592.701 273.5,-602.701 280.5,-602.701"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node14" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.5,-556.5C51.5,-556.5 102.5,-556.5 102.5,-556.5 108.5,-556.5 114.5,-562.5 114.5,-568.5 114.5,-568.5 114.5,-580.5 114.5,-580.5 114.5,-586.5 108.5,-592.5 102.5,-592.5 102.5,-592.5 51.5,-592.5 51.5,-592.5 45.5,-592.5 39.5,-586.5 39.5,-580.5 39.5,-580.5 39.5,-568.5 39.5,-568.5 39.5,-562.5 45.5,-556.5 51.5,-556.5"/>
<text text-anchor="middle" x="77" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M79.6016,-687.37C79.0996,-665.781 78.2305,-628.412 77.6361,-602.852"/>
<polygon fill="black" stroke="black" points="81.1317,-602.617 77.4,-592.701 74.1336,-602.78 81.1317,-602.617"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M344,-556.5C344,-556.5 404,-556.5 404,-556.5 410,-556.5 416,-562.5 416,-568.5 416,-568.5 416,-580.5 416,-580.5 416,-586.5 410,-592.5 404,-592.5 404,-592.5 344,-592.5 344,-592.5 338,-592.5 332,-586.5 332,-580.5 332,-580.5 332,-568.5 332,-568.5 332,-562.5 338,-556.5 344,-556.5"/>
<text text-anchor="middle" x="374" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M351.378,-556.468C343.063,-550.72 333.381,-544.602 324,-540 283.621,-520.194 262.732,-536.572 228,-508 216.224,-498.312 207.565,-483.703 201.694,-470.938"/>
<polygon fill="black" stroke="black" points="204.878,-469.481 197.742,-461.649 198.436,-472.221 204.878,-469.481"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node13" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M144,-556.5C144,-556.5 204,-556.5 204,-556.5 210,-556.5 216,-562.5 216,-568.5 216,-568.5 216,-580.5 216,-580.5 216,-586.5 210,-592.5 204,-592.5 204,-592.5 144,-592.5 144,-592.5 138,-592.5 132,-586.5 132,-580.5 132,-580.5 132,-568.5 132,-568.5 132,-562.5 138,-556.5 144,-556.5"/>
<text text-anchor="middle" x="174" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge8" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M176.39,-556.37C179.403,-534.781 184.617,-497.412 188.183,-471.852"/>
<polygon fill="black" stroke="black" points="191.684,-472.089 189.6,-461.701 184.751,-471.121 191.684,-472.089"/>
</g>
</g>
</svg>
