<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › infiniband › hw › cxgb3 › tcb.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tcb.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2007 Chelsio, Inc. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This software is available to you under a choice of one of two</span>
<span class="cm"> * licenses.  You may choose to be licensed under the terms of the GNU</span>
<span class="cm"> * General Public License (GPL) Version 2, available from the file</span>
<span class="cm"> * COPYING in the main directory of this source tree, or the</span>
<span class="cm"> * OpenIB.org BSD license below:</span>
<span class="cm"> *</span>
<span class="cm"> *     Redistribution and use in source and binary forms, with or</span>
<span class="cm"> *     without modification, are permitted provided that the following</span>
<span class="cm"> *     conditions are met:</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions of source code must retain the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer.</span>
<span class="cm"> *</span>
<span class="cm"> *      - Redistributions in binary form must reproduce the above</span>
<span class="cm"> *        copyright notice, this list of conditions and the following</span>
<span class="cm"> *        disclaimer in the documentation and/or other materials</span>
<span class="cm"> *        provided with the distribution.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND,</span>
<span class="cm"> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span>
<span class="cm"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</span>
<span class="cm"> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</span>
<span class="cm"> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</span>
<span class="cm"> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span>
<span class="cm"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</span>
<span class="cm"> * SOFTWARE.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _TCB_DEFS_H</span>
<span class="cp">#define _TCB_DEFS_H</span>

<span class="cp">#define W_TCB_T_STATE    0</span>
<span class="cp">#define S_TCB_T_STATE    0</span>
<span class="cp">#define M_TCB_T_STATE    0xfULL</span>
<span class="cp">#define V_TCB_T_STATE(x) ((x) &lt;&lt; S_TCB_T_STATE)</span>

<span class="cp">#define W_TCB_TIMER    0</span>
<span class="cp">#define S_TCB_TIMER    4</span>
<span class="cp">#define M_TCB_TIMER    0x1ULL</span>
<span class="cp">#define V_TCB_TIMER(x) ((x) &lt;&lt; S_TCB_TIMER)</span>

<span class="cp">#define W_TCB_DACK_TIMER    0</span>
<span class="cp">#define S_TCB_DACK_TIMER    5</span>
<span class="cp">#define M_TCB_DACK_TIMER    0x1ULL</span>
<span class="cp">#define V_TCB_DACK_TIMER(x) ((x) &lt;&lt; S_TCB_DACK_TIMER)</span>

<span class="cp">#define W_TCB_DEL_FLAG    0</span>
<span class="cp">#define S_TCB_DEL_FLAG    6</span>
<span class="cp">#define M_TCB_DEL_FLAG    0x1ULL</span>
<span class="cp">#define V_TCB_DEL_FLAG(x) ((x) &lt;&lt; S_TCB_DEL_FLAG)</span>

<span class="cp">#define W_TCB_L2T_IX    0</span>
<span class="cp">#define S_TCB_L2T_IX    7</span>
<span class="cp">#define M_TCB_L2T_IX    0x7ffULL</span>
<span class="cp">#define V_TCB_L2T_IX(x) ((x) &lt;&lt; S_TCB_L2T_IX)</span>

<span class="cp">#define W_TCB_SMAC_SEL    0</span>
<span class="cp">#define S_TCB_SMAC_SEL    18</span>
<span class="cp">#define M_TCB_SMAC_SEL    0x3ULL</span>
<span class="cp">#define V_TCB_SMAC_SEL(x) ((x) &lt;&lt; S_TCB_SMAC_SEL)</span>

<span class="cp">#define W_TCB_TOS    0</span>
<span class="cp">#define S_TCB_TOS    20</span>
<span class="cp">#define M_TCB_TOS    0x3fULL</span>
<span class="cp">#define V_TCB_TOS(x) ((x) &lt;&lt; S_TCB_TOS)</span>

<span class="cp">#define W_TCB_MAX_RT    0</span>
<span class="cp">#define S_TCB_MAX_RT    26</span>
<span class="cp">#define M_TCB_MAX_RT    0xfULL</span>
<span class="cp">#define V_TCB_MAX_RT(x) ((x) &lt;&lt; S_TCB_MAX_RT)</span>

<span class="cp">#define W_TCB_T_RXTSHIFT    0</span>
<span class="cp">#define S_TCB_T_RXTSHIFT    30</span>
<span class="cp">#define M_TCB_T_RXTSHIFT    0xfULL</span>
<span class="cp">#define V_TCB_T_RXTSHIFT(x) ((x) &lt;&lt; S_TCB_T_RXTSHIFT)</span>

<span class="cp">#define W_TCB_T_DUPACKS    1</span>
<span class="cp">#define S_TCB_T_DUPACKS    2</span>
<span class="cp">#define M_TCB_T_DUPACKS    0xfULL</span>
<span class="cp">#define V_TCB_T_DUPACKS(x) ((x) &lt;&lt; S_TCB_T_DUPACKS)</span>

<span class="cp">#define W_TCB_T_MAXSEG    1</span>
<span class="cp">#define S_TCB_T_MAXSEG    6</span>
<span class="cp">#define M_TCB_T_MAXSEG    0xfULL</span>
<span class="cp">#define V_TCB_T_MAXSEG(x) ((x) &lt;&lt; S_TCB_T_MAXSEG)</span>

<span class="cp">#define W_TCB_T_FLAGS1    1</span>
<span class="cp">#define S_TCB_T_FLAGS1    10</span>
<span class="cp">#define M_TCB_T_FLAGS1    0xffffffffULL</span>
<span class="cp">#define V_TCB_T_FLAGS1(x) ((x) &lt;&lt; S_TCB_T_FLAGS1)</span>

<span class="cp">#define W_TCB_T_MIGRATION    1</span>
<span class="cp">#define S_TCB_T_MIGRATION    20</span>
<span class="cp">#define M_TCB_T_MIGRATION    0x1ULL</span>
<span class="cp">#define V_TCB_T_MIGRATION(x) ((x) &lt;&lt; S_TCB_T_MIGRATION)</span>

<span class="cp">#define W_TCB_T_FLAGS2    2</span>
<span class="cp">#define S_TCB_T_FLAGS2    10</span>
<span class="cp">#define M_TCB_T_FLAGS2    0x7fULL</span>
<span class="cp">#define V_TCB_T_FLAGS2(x) ((x) &lt;&lt; S_TCB_T_FLAGS2)</span>

<span class="cp">#define W_TCB_SND_SCALE    2</span>
<span class="cp">#define S_TCB_SND_SCALE    17</span>
<span class="cp">#define M_TCB_SND_SCALE    0xfULL</span>
<span class="cp">#define V_TCB_SND_SCALE(x) ((x) &lt;&lt; S_TCB_SND_SCALE)</span>

<span class="cp">#define W_TCB_RCV_SCALE    2</span>
<span class="cp">#define S_TCB_RCV_SCALE    21</span>
<span class="cp">#define M_TCB_RCV_SCALE    0xfULL</span>
<span class="cp">#define V_TCB_RCV_SCALE(x) ((x) &lt;&lt; S_TCB_RCV_SCALE)</span>

<span class="cp">#define W_TCB_SND_UNA_RAW    2</span>
<span class="cp">#define S_TCB_SND_UNA_RAW    25</span>
<span class="cp">#define M_TCB_SND_UNA_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_SND_UNA_RAW(x) ((x) &lt;&lt; S_TCB_SND_UNA_RAW)</span>

<span class="cp">#define W_TCB_SND_NXT_RAW    3</span>
<span class="cp">#define S_TCB_SND_NXT_RAW    20</span>
<span class="cp">#define M_TCB_SND_NXT_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_SND_NXT_RAW(x) ((x) &lt;&lt; S_TCB_SND_NXT_RAW)</span>

<span class="cp">#define W_TCB_RCV_NXT    4</span>
<span class="cp">#define S_TCB_RCV_NXT    15</span>
<span class="cp">#define M_TCB_RCV_NXT    0xffffffffULL</span>
<span class="cp">#define V_TCB_RCV_NXT(x) ((x) &lt;&lt; S_TCB_RCV_NXT)</span>

<span class="cp">#define W_TCB_RCV_ADV    5</span>
<span class="cp">#define S_TCB_RCV_ADV    15</span>
<span class="cp">#define M_TCB_RCV_ADV    0xffffULL</span>
<span class="cp">#define V_TCB_RCV_ADV(x) ((x) &lt;&lt; S_TCB_RCV_ADV)</span>

<span class="cp">#define W_TCB_SND_MAX_RAW    5</span>
<span class="cp">#define S_TCB_SND_MAX_RAW    31</span>
<span class="cp">#define M_TCB_SND_MAX_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_SND_MAX_RAW(x) ((x) &lt;&lt; S_TCB_SND_MAX_RAW)</span>

<span class="cp">#define W_TCB_SND_CWND    6</span>
<span class="cp">#define S_TCB_SND_CWND    26</span>
<span class="cp">#define M_TCB_SND_CWND    0x7ffffffULL</span>
<span class="cp">#define V_TCB_SND_CWND(x) ((x) &lt;&lt; S_TCB_SND_CWND)</span>

<span class="cp">#define W_TCB_SND_SSTHRESH    7</span>
<span class="cp">#define S_TCB_SND_SSTHRESH    21</span>
<span class="cp">#define M_TCB_SND_SSTHRESH    0x7ffffffULL</span>
<span class="cp">#define V_TCB_SND_SSTHRESH(x) ((x) &lt;&lt; S_TCB_SND_SSTHRESH)</span>

<span class="cp">#define W_TCB_T_RTT_TS_RECENT_AGE    8</span>
<span class="cp">#define S_TCB_T_RTT_TS_RECENT_AGE    16</span>
<span class="cp">#define M_TCB_T_RTT_TS_RECENT_AGE    0xffffffffULL</span>
<span class="cp">#define V_TCB_T_RTT_TS_RECENT_AGE(x) ((x) &lt;&lt; S_TCB_T_RTT_TS_RECENT_AGE)</span>

<span class="cp">#define W_TCB_T_RTSEQ_RECENT    9</span>
<span class="cp">#define S_TCB_T_RTSEQ_RECENT    16</span>
<span class="cp">#define M_TCB_T_RTSEQ_RECENT    0xffffffffULL</span>
<span class="cp">#define V_TCB_T_RTSEQ_RECENT(x) ((x) &lt;&lt; S_TCB_T_RTSEQ_RECENT)</span>

<span class="cp">#define W_TCB_T_SRTT    10</span>
<span class="cp">#define S_TCB_T_SRTT    16</span>
<span class="cp">#define M_TCB_T_SRTT    0xffffULL</span>
<span class="cp">#define V_TCB_T_SRTT(x) ((x) &lt;&lt; S_TCB_T_SRTT)</span>

<span class="cp">#define W_TCB_T_RTTVAR    11</span>
<span class="cp">#define S_TCB_T_RTTVAR    0</span>
<span class="cp">#define M_TCB_T_RTTVAR    0xffffULL</span>
<span class="cp">#define V_TCB_T_RTTVAR(x) ((x) &lt;&lt; S_TCB_T_RTTVAR)</span>

<span class="cp">#define W_TCB_TS_LAST_ACK_SENT_RAW    11</span>
<span class="cp">#define S_TCB_TS_LAST_ACK_SENT_RAW    16</span>
<span class="cp">#define M_TCB_TS_LAST_ACK_SENT_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_TS_LAST_ACK_SENT_RAW(x) ((x) &lt;&lt; S_TCB_TS_LAST_ACK_SENT_RAW)</span>

<span class="cp">#define W_TCB_DIP    12</span>
<span class="cp">#define S_TCB_DIP    11</span>
<span class="cp">#define M_TCB_DIP    0xffffffffULL</span>
<span class="cp">#define V_TCB_DIP(x) ((x) &lt;&lt; S_TCB_DIP)</span>

<span class="cp">#define W_TCB_SIP    13</span>
<span class="cp">#define S_TCB_SIP    11</span>
<span class="cp">#define M_TCB_SIP    0xffffffffULL</span>
<span class="cp">#define V_TCB_SIP(x) ((x) &lt;&lt; S_TCB_SIP)</span>

<span class="cp">#define W_TCB_DP    14</span>
<span class="cp">#define S_TCB_DP    11</span>
<span class="cp">#define M_TCB_DP    0xffffULL</span>
<span class="cp">#define V_TCB_DP(x) ((x) &lt;&lt; S_TCB_DP)</span>

<span class="cp">#define W_TCB_SP    14</span>
<span class="cp">#define S_TCB_SP    27</span>
<span class="cp">#define M_TCB_SP    0xffffULL</span>
<span class="cp">#define V_TCB_SP(x) ((x) &lt;&lt; S_TCB_SP)</span>

<span class="cp">#define W_TCB_TIMESTAMP    15</span>
<span class="cp">#define S_TCB_TIMESTAMP    11</span>
<span class="cp">#define M_TCB_TIMESTAMP    0xffffffffULL</span>
<span class="cp">#define V_TCB_TIMESTAMP(x) ((x) &lt;&lt; S_TCB_TIMESTAMP)</span>

<span class="cp">#define W_TCB_TIMESTAMP_OFFSET    16</span>
<span class="cp">#define S_TCB_TIMESTAMP_OFFSET    11</span>
<span class="cp">#define M_TCB_TIMESTAMP_OFFSET    0xfULL</span>
<span class="cp">#define V_TCB_TIMESTAMP_OFFSET(x) ((x) &lt;&lt; S_TCB_TIMESTAMP_OFFSET)</span>

<span class="cp">#define W_TCB_TX_MAX    16</span>
<span class="cp">#define S_TCB_TX_MAX    15</span>
<span class="cp">#define M_TCB_TX_MAX    0xffffffffULL</span>
<span class="cp">#define V_TCB_TX_MAX(x) ((x) &lt;&lt; S_TCB_TX_MAX)</span>

<span class="cp">#define W_TCB_TX_HDR_PTR_RAW    17</span>
<span class="cp">#define S_TCB_TX_HDR_PTR_RAW    15</span>
<span class="cp">#define M_TCB_TX_HDR_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_TX_HDR_PTR_RAW(x) ((x) &lt;&lt; S_TCB_TX_HDR_PTR_RAW)</span>

<span class="cp">#define W_TCB_TX_LAST_PTR_RAW    18</span>
<span class="cp">#define S_TCB_TX_LAST_PTR_RAW    0</span>
<span class="cp">#define M_TCB_TX_LAST_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_TX_LAST_PTR_RAW(x) ((x) &lt;&lt; S_TCB_TX_LAST_PTR_RAW)</span>

<span class="cp">#define W_TCB_TX_COMPACT    18</span>
<span class="cp">#define S_TCB_TX_COMPACT    17</span>
<span class="cp">#define M_TCB_TX_COMPACT    0x1ULL</span>
<span class="cp">#define V_TCB_TX_COMPACT(x) ((x) &lt;&lt; S_TCB_TX_COMPACT)</span>

<span class="cp">#define W_TCB_RX_COMPACT    18</span>
<span class="cp">#define S_TCB_RX_COMPACT    18</span>
<span class="cp">#define M_TCB_RX_COMPACT    0x1ULL</span>
<span class="cp">#define V_TCB_RX_COMPACT(x) ((x) &lt;&lt; S_TCB_RX_COMPACT)</span>

<span class="cp">#define W_TCB_RCV_WND    18</span>
<span class="cp">#define S_TCB_RCV_WND    19</span>
<span class="cp">#define M_TCB_RCV_WND    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RCV_WND(x) ((x) &lt;&lt; S_TCB_RCV_WND)</span>

<span class="cp">#define W_TCB_RX_HDR_OFFSET    19</span>
<span class="cp">#define S_TCB_RX_HDR_OFFSET    14</span>
<span class="cp">#define M_TCB_RX_HDR_OFFSET    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_HDR_OFFSET(x) ((x) &lt;&lt; S_TCB_RX_HDR_OFFSET)</span>

<span class="cp">#define W_TCB_RX_FRAG0_START_IDX_RAW    20</span>
<span class="cp">#define S_TCB_RX_FRAG0_START_IDX_RAW    9</span>
<span class="cp">#define M_TCB_RX_FRAG0_START_IDX_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG0_START_IDX_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG0_START_IDX_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG1_START_IDX_OFFSET    21</span>
<span class="cp">#define S_TCB_RX_FRAG1_START_IDX_OFFSET    4</span>
<span class="cp">#define M_TCB_RX_FRAG1_START_IDX_OFFSET    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG1_START_IDX_OFFSET(x) ((x) &lt;&lt; S_TCB_RX_FRAG1_START_IDX_OFFSET)</span>

<span class="cp">#define W_TCB_RX_FRAG0_LEN    21</span>
<span class="cp">#define S_TCB_RX_FRAG0_LEN    31</span>
<span class="cp">#define M_TCB_RX_FRAG0_LEN    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG0_LEN(x) ((x) &lt;&lt; S_TCB_RX_FRAG0_LEN)</span>

<span class="cp">#define W_TCB_RX_FRAG1_LEN    22</span>
<span class="cp">#define S_TCB_RX_FRAG1_LEN    26</span>
<span class="cp">#define M_TCB_RX_FRAG1_LEN    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG1_LEN(x) ((x) &lt;&lt; S_TCB_RX_FRAG1_LEN)</span>

<span class="cp">#define W_TCB_NEWRENO_RECOVER    23</span>
<span class="cp">#define S_TCB_NEWRENO_RECOVER    21</span>
<span class="cp">#define M_TCB_NEWRENO_RECOVER    0x7ffffffULL</span>
<span class="cp">#define V_TCB_NEWRENO_RECOVER(x) ((x) &lt;&lt; S_TCB_NEWRENO_RECOVER)</span>

<span class="cp">#define W_TCB_PDU_HAVE_LEN    24</span>
<span class="cp">#define S_TCB_PDU_HAVE_LEN    16</span>
<span class="cp">#define M_TCB_PDU_HAVE_LEN    0x1ULL</span>
<span class="cp">#define V_TCB_PDU_HAVE_LEN(x) ((x) &lt;&lt; S_TCB_PDU_HAVE_LEN)</span>

<span class="cp">#define W_TCB_PDU_LEN    24</span>
<span class="cp">#define S_TCB_PDU_LEN    17</span>
<span class="cp">#define M_TCB_PDU_LEN    0xffffULL</span>
<span class="cp">#define V_TCB_PDU_LEN(x) ((x) &lt;&lt; S_TCB_PDU_LEN)</span>

<span class="cp">#define W_TCB_RX_QUIESCE    25</span>
<span class="cp">#define S_TCB_RX_QUIESCE    1</span>
<span class="cp">#define M_TCB_RX_QUIESCE    0x1ULL</span>
<span class="cp">#define V_TCB_RX_QUIESCE(x) ((x) &lt;&lt; S_TCB_RX_QUIESCE)</span>

<span class="cp">#define W_TCB_RX_PTR_RAW    25</span>
<span class="cp">#define S_TCB_RX_PTR_RAW    2</span>
<span class="cp">#define M_TCB_RX_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_RX_PTR_RAW(x) ((x) &lt;&lt; S_TCB_RX_PTR_RAW)</span>

<span class="cp">#define W_TCB_CPU_NO    25</span>
<span class="cp">#define S_TCB_CPU_NO    19</span>
<span class="cp">#define M_TCB_CPU_NO    0x7fULL</span>
<span class="cp">#define V_TCB_CPU_NO(x) ((x) &lt;&lt; S_TCB_CPU_NO)</span>

<span class="cp">#define W_TCB_ULP_TYPE    25</span>
<span class="cp">#define S_TCB_ULP_TYPE    26</span>
<span class="cp">#define M_TCB_ULP_TYPE    0xfULL</span>
<span class="cp">#define V_TCB_ULP_TYPE(x) ((x) &lt;&lt; S_TCB_ULP_TYPE)</span>

<span class="cp">#define W_TCB_RX_FRAG1_PTR_RAW    25</span>
<span class="cp">#define S_TCB_RX_FRAG1_PTR_RAW    30</span>
<span class="cp">#define M_TCB_RX_FRAG1_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG1_PTR_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG1_PTR_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG2_START_IDX_OFFSET_RAW    26</span>
<span class="cp">#define S_TCB_RX_FRAG2_START_IDX_OFFSET_RAW    15</span>
<span class="cp">#define M_TCB_RX_FRAG2_START_IDX_OFFSET_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG2_START_IDX_OFFSET_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG2_START_IDX_OFFSET_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG2_PTR_RAW    27</span>
<span class="cp">#define S_TCB_RX_FRAG2_PTR_RAW    10</span>
<span class="cp">#define M_TCB_RX_FRAG2_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG2_PTR_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG2_PTR_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG2_LEN_RAW    27</span>
<span class="cp">#define S_TCB_RX_FRAG2_LEN_RAW    27</span>
<span class="cp">#define M_TCB_RX_FRAG2_LEN_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG2_LEN_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG2_LEN_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG3_PTR_RAW    28</span>
<span class="cp">#define S_TCB_RX_FRAG3_PTR_RAW    22</span>
<span class="cp">#define M_TCB_RX_FRAG3_PTR_RAW    0x1ffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG3_PTR_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG3_PTR_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG3_LEN_RAW    29</span>
<span class="cp">#define S_TCB_RX_FRAG3_LEN_RAW    7</span>
<span class="cp">#define M_TCB_RX_FRAG3_LEN_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG3_LEN_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG3_LEN_RAW)</span>

<span class="cp">#define W_TCB_RX_FRAG3_START_IDX_OFFSET_RAW    30</span>
<span class="cp">#define S_TCB_RX_FRAG3_START_IDX_OFFSET_RAW    2</span>
<span class="cp">#define M_TCB_RX_FRAG3_START_IDX_OFFSET_RAW    0x7ffffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG3_START_IDX_OFFSET_RAW(x) ((x) &lt;&lt; S_TCB_RX_FRAG3_START_IDX_OFFSET_RAW)</span>

<span class="cp">#define W_TCB_PDU_HDR_LEN    30</span>
<span class="cp">#define S_TCB_PDU_HDR_LEN    29</span>
<span class="cp">#define M_TCB_PDU_HDR_LEN    0xffULL</span>
<span class="cp">#define V_TCB_PDU_HDR_LEN(x) ((x) &lt;&lt; S_TCB_PDU_HDR_LEN)</span>

<span class="cp">#define W_TCB_SLUSH1    31</span>
<span class="cp">#define S_TCB_SLUSH1    5</span>
<span class="cp">#define M_TCB_SLUSH1    0x7ffffULL</span>
<span class="cp">#define V_TCB_SLUSH1(x) ((x) &lt;&lt; S_TCB_SLUSH1)</span>

<span class="cp">#define W_TCB_ULP_RAW    31</span>
<span class="cp">#define S_TCB_ULP_RAW    24</span>
<span class="cp">#define M_TCB_ULP_RAW    0xffULL</span>
<span class="cp">#define V_TCB_ULP_RAW(x) ((x) &lt;&lt; S_TCB_ULP_RAW)</span>

<span class="cp">#define W_TCB_DDP_RDMAP_VERSION    25</span>
<span class="cp">#define S_TCB_DDP_RDMAP_VERSION    30</span>
<span class="cp">#define M_TCB_DDP_RDMAP_VERSION    0x1ULL</span>
<span class="cp">#define V_TCB_DDP_RDMAP_VERSION(x) ((x) &lt;&lt; S_TCB_DDP_RDMAP_VERSION)</span>

<span class="cp">#define W_TCB_MARKER_ENABLE_RX    25</span>
<span class="cp">#define S_TCB_MARKER_ENABLE_RX    31</span>
<span class="cp">#define M_TCB_MARKER_ENABLE_RX    0x1ULL</span>
<span class="cp">#define V_TCB_MARKER_ENABLE_RX(x) ((x) &lt;&lt; S_TCB_MARKER_ENABLE_RX)</span>

<span class="cp">#define W_TCB_MARKER_ENABLE_TX    26</span>
<span class="cp">#define S_TCB_MARKER_ENABLE_TX    0</span>
<span class="cp">#define M_TCB_MARKER_ENABLE_TX    0x1ULL</span>
<span class="cp">#define V_TCB_MARKER_ENABLE_TX(x) ((x) &lt;&lt; S_TCB_MARKER_ENABLE_TX)</span>

<span class="cp">#define W_TCB_CRC_ENABLE    26</span>
<span class="cp">#define S_TCB_CRC_ENABLE    1</span>
<span class="cp">#define M_TCB_CRC_ENABLE    0x1ULL</span>
<span class="cp">#define V_TCB_CRC_ENABLE(x) ((x) &lt;&lt; S_TCB_CRC_ENABLE)</span>

<span class="cp">#define W_TCB_IRS_ULP    26</span>
<span class="cp">#define S_TCB_IRS_ULP    2</span>
<span class="cp">#define M_TCB_IRS_ULP    0x1ffULL</span>
<span class="cp">#define V_TCB_IRS_ULP(x) ((x) &lt;&lt; S_TCB_IRS_ULP)</span>

<span class="cp">#define W_TCB_ISS_ULP    26</span>
<span class="cp">#define S_TCB_ISS_ULP    11</span>
<span class="cp">#define M_TCB_ISS_ULP    0x1ffULL</span>
<span class="cp">#define V_TCB_ISS_ULP(x) ((x) &lt;&lt; S_TCB_ISS_ULP)</span>

<span class="cp">#define W_TCB_TX_PDU_LEN    26</span>
<span class="cp">#define S_TCB_TX_PDU_LEN    20</span>
<span class="cp">#define M_TCB_TX_PDU_LEN    0x3fffULL</span>
<span class="cp">#define V_TCB_TX_PDU_LEN(x) ((x) &lt;&lt; S_TCB_TX_PDU_LEN)</span>

<span class="cp">#define W_TCB_TX_PDU_OUT    27</span>
<span class="cp">#define S_TCB_TX_PDU_OUT    2</span>
<span class="cp">#define M_TCB_TX_PDU_OUT    0x1ULL</span>
<span class="cp">#define V_TCB_TX_PDU_OUT(x) ((x) &lt;&lt; S_TCB_TX_PDU_OUT)</span>

<span class="cp">#define W_TCB_CQ_IDX_SQ    27</span>
<span class="cp">#define S_TCB_CQ_IDX_SQ    3</span>
<span class="cp">#define M_TCB_CQ_IDX_SQ    0xffffULL</span>
<span class="cp">#define V_TCB_CQ_IDX_SQ(x) ((x) &lt;&lt; S_TCB_CQ_IDX_SQ)</span>

<span class="cp">#define W_TCB_CQ_IDX_RQ    27</span>
<span class="cp">#define S_TCB_CQ_IDX_RQ    19</span>
<span class="cp">#define M_TCB_CQ_IDX_RQ    0xffffULL</span>
<span class="cp">#define V_TCB_CQ_IDX_RQ(x) ((x) &lt;&lt; S_TCB_CQ_IDX_RQ)</span>

<span class="cp">#define W_TCB_QP_ID    28</span>
<span class="cp">#define S_TCB_QP_ID    3</span>
<span class="cp">#define M_TCB_QP_ID    0xffffULL</span>
<span class="cp">#define V_TCB_QP_ID(x) ((x) &lt;&lt; S_TCB_QP_ID)</span>

<span class="cp">#define W_TCB_PD_ID    28</span>
<span class="cp">#define S_TCB_PD_ID    19</span>
<span class="cp">#define M_TCB_PD_ID    0xffffULL</span>
<span class="cp">#define V_TCB_PD_ID(x) ((x) &lt;&lt; S_TCB_PD_ID)</span>

<span class="cp">#define W_TCB_STAG    29</span>
<span class="cp">#define S_TCB_STAG    3</span>
<span class="cp">#define M_TCB_STAG    0xffffffffULL</span>
<span class="cp">#define V_TCB_STAG(x) ((x) &lt;&lt; S_TCB_STAG)</span>

<span class="cp">#define W_TCB_RQ_START    30</span>
<span class="cp">#define S_TCB_RQ_START    3</span>
<span class="cp">#define M_TCB_RQ_START    0x3ffffffULL</span>
<span class="cp">#define V_TCB_RQ_START(x) ((x) &lt;&lt; S_TCB_RQ_START)</span>

<span class="cp">#define W_TCB_RQ_MSN    30</span>
<span class="cp">#define S_TCB_RQ_MSN    29</span>
<span class="cp">#define M_TCB_RQ_MSN    0x3ffULL</span>
<span class="cp">#define V_TCB_RQ_MSN(x) ((x) &lt;&lt; S_TCB_RQ_MSN)</span>

<span class="cp">#define W_TCB_RQ_MAX_OFFSET    31</span>
<span class="cp">#define S_TCB_RQ_MAX_OFFSET    7</span>
<span class="cp">#define M_TCB_RQ_MAX_OFFSET    0xfULL</span>
<span class="cp">#define V_TCB_RQ_MAX_OFFSET(x) ((x) &lt;&lt; S_TCB_RQ_MAX_OFFSET)</span>

<span class="cp">#define W_TCB_RQ_WRITE_PTR    31</span>
<span class="cp">#define S_TCB_RQ_WRITE_PTR    11</span>
<span class="cp">#define M_TCB_RQ_WRITE_PTR    0x3ffULL</span>
<span class="cp">#define V_TCB_RQ_WRITE_PTR(x) ((x) &lt;&lt; S_TCB_RQ_WRITE_PTR)</span>

<span class="cp">#define W_TCB_INB_WRITE_PERM    31</span>
<span class="cp">#define S_TCB_INB_WRITE_PERM    21</span>
<span class="cp">#define M_TCB_INB_WRITE_PERM    0x1ULL</span>
<span class="cp">#define V_TCB_INB_WRITE_PERM(x) ((x) &lt;&lt; S_TCB_INB_WRITE_PERM)</span>

<span class="cp">#define W_TCB_INB_READ_PERM    31</span>
<span class="cp">#define S_TCB_INB_READ_PERM    22</span>
<span class="cp">#define M_TCB_INB_READ_PERM    0x1ULL</span>
<span class="cp">#define V_TCB_INB_READ_PERM(x) ((x) &lt;&lt; S_TCB_INB_READ_PERM)</span>

<span class="cp">#define W_TCB_ORD_L_BIT_VLD    31</span>
<span class="cp">#define S_TCB_ORD_L_BIT_VLD    23</span>
<span class="cp">#define M_TCB_ORD_L_BIT_VLD    0x1ULL</span>
<span class="cp">#define V_TCB_ORD_L_BIT_VLD(x) ((x) &lt;&lt; S_TCB_ORD_L_BIT_VLD)</span>

<span class="cp">#define W_TCB_RDMAP_OPCODE    31</span>
<span class="cp">#define S_TCB_RDMAP_OPCODE    24</span>
<span class="cp">#define M_TCB_RDMAP_OPCODE    0xfULL</span>
<span class="cp">#define V_TCB_RDMAP_OPCODE(x) ((x) &lt;&lt; S_TCB_RDMAP_OPCODE)</span>

<span class="cp">#define W_TCB_TX_FLUSH    31</span>
<span class="cp">#define S_TCB_TX_FLUSH    28</span>
<span class="cp">#define M_TCB_TX_FLUSH    0x1ULL</span>
<span class="cp">#define V_TCB_TX_FLUSH(x) ((x) &lt;&lt; S_TCB_TX_FLUSH)</span>

<span class="cp">#define W_TCB_TX_OOS_RXMT    31</span>
<span class="cp">#define S_TCB_TX_OOS_RXMT    29</span>
<span class="cp">#define M_TCB_TX_OOS_RXMT    0x1ULL</span>
<span class="cp">#define V_TCB_TX_OOS_RXMT(x) ((x) &lt;&lt; S_TCB_TX_OOS_RXMT)</span>

<span class="cp">#define W_TCB_TX_OOS_TXMT    31</span>
<span class="cp">#define S_TCB_TX_OOS_TXMT    30</span>
<span class="cp">#define M_TCB_TX_OOS_TXMT    0x1ULL</span>
<span class="cp">#define V_TCB_TX_OOS_TXMT(x) ((x) &lt;&lt; S_TCB_TX_OOS_TXMT)</span>

<span class="cp">#define W_TCB_SLUSH_AUX2    31</span>
<span class="cp">#define S_TCB_SLUSH_AUX2    31</span>
<span class="cp">#define M_TCB_SLUSH_AUX2    0x1ULL</span>
<span class="cp">#define V_TCB_SLUSH_AUX2(x) ((x) &lt;&lt; S_TCB_SLUSH_AUX2)</span>

<span class="cp">#define W_TCB_RX_FRAG1_PTR_RAW2    25</span>
<span class="cp">#define S_TCB_RX_FRAG1_PTR_RAW2    30</span>
<span class="cp">#define M_TCB_RX_FRAG1_PTR_RAW2    0x1ffffULL</span>
<span class="cp">#define V_TCB_RX_FRAG1_PTR_RAW2(x) ((x) &lt;&lt; S_TCB_RX_FRAG1_PTR_RAW2)</span>

<span class="cp">#define W_TCB_RX_DDP_FLAGS    26</span>
<span class="cp">#define S_TCB_RX_DDP_FLAGS    15</span>
<span class="cp">#define M_TCB_RX_DDP_FLAGS    0x3ffULL</span>
<span class="cp">#define V_TCB_RX_DDP_FLAGS(x) ((x) &lt;&lt; S_TCB_RX_DDP_FLAGS)</span>

<span class="cp">#define W_TCB_SLUSH_AUX3    26</span>
<span class="cp">#define S_TCB_SLUSH_AUX3    31</span>
<span class="cp">#define M_TCB_SLUSH_AUX3    0x1ffULL</span>
<span class="cp">#define V_TCB_SLUSH_AUX3(x) ((x) &lt;&lt; S_TCB_SLUSH_AUX3)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF0_OFFSET    27</span>
<span class="cp">#define S_TCB_RX_DDP_BUF0_OFFSET    8</span>
<span class="cp">#define M_TCB_RX_DDP_BUF0_OFFSET    0x3fffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF0_OFFSET(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF0_OFFSET)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF0_LEN    27</span>
<span class="cp">#define S_TCB_RX_DDP_BUF0_LEN    30</span>
<span class="cp">#define M_TCB_RX_DDP_BUF0_LEN    0x3fffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF0_LEN(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF0_LEN)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF1_OFFSET    28</span>
<span class="cp">#define S_TCB_RX_DDP_BUF1_OFFSET    20</span>
<span class="cp">#define M_TCB_RX_DDP_BUF1_OFFSET    0x3fffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF1_OFFSET(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF1_OFFSET)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF1_LEN    29</span>
<span class="cp">#define S_TCB_RX_DDP_BUF1_LEN    10</span>
<span class="cp">#define M_TCB_RX_DDP_BUF1_LEN    0x3fffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF1_LEN(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF1_LEN)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF0_TAG    30</span>
<span class="cp">#define S_TCB_RX_DDP_BUF0_TAG    0</span>
<span class="cp">#define M_TCB_RX_DDP_BUF0_TAG    0xffffffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF0_TAG(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF0_TAG)</span>

<span class="cp">#define W_TCB_RX_DDP_BUF1_TAG    31</span>
<span class="cp">#define S_TCB_RX_DDP_BUF1_TAG    0</span>
<span class="cp">#define M_TCB_RX_DDP_BUF1_TAG    0xffffffffULL</span>
<span class="cp">#define V_TCB_RX_DDP_BUF1_TAG(x) ((x) &lt;&lt; S_TCB_RX_DDP_BUF1_TAG)</span>

<span class="cp">#define S_TF_DACK    10</span>
<span class="cp">#define V_TF_DACK(x) ((x) &lt;&lt; S_TF_DACK)</span>

<span class="cp">#define S_TF_NAGLE    11</span>
<span class="cp">#define V_TF_NAGLE(x) ((x) &lt;&lt; S_TF_NAGLE)</span>

<span class="cp">#define S_TF_RECV_SCALE    12</span>
<span class="cp">#define V_TF_RECV_SCALE(x) ((x) &lt;&lt; S_TF_RECV_SCALE)</span>

<span class="cp">#define S_TF_RECV_TSTMP    13</span>
<span class="cp">#define V_TF_RECV_TSTMP(x) ((x) &lt;&lt; S_TF_RECV_TSTMP)</span>

<span class="cp">#define S_TF_RECV_SACK    14</span>
<span class="cp">#define V_TF_RECV_SACK(x) ((x) &lt;&lt; S_TF_RECV_SACK)</span>

<span class="cp">#define S_TF_TURBO    15</span>
<span class="cp">#define V_TF_TURBO(x) ((x) &lt;&lt; S_TF_TURBO)</span>

<span class="cp">#define S_TF_KEEPALIVE    16</span>
<span class="cp">#define V_TF_KEEPALIVE(x) ((x) &lt;&lt; S_TF_KEEPALIVE)</span>

<span class="cp">#define S_TF_TCAM_BYPASS    17</span>
<span class="cp">#define V_TF_TCAM_BYPASS(x) ((x) &lt;&lt; S_TF_TCAM_BYPASS)</span>

<span class="cp">#define S_TF_CORE_FIN    18</span>
<span class="cp">#define V_TF_CORE_FIN(x) ((x) &lt;&lt; S_TF_CORE_FIN)</span>

<span class="cp">#define S_TF_CORE_MORE    19</span>
<span class="cp">#define V_TF_CORE_MORE(x) ((x) &lt;&lt; S_TF_CORE_MORE)</span>

<span class="cp">#define S_TF_MIGRATING    20</span>
<span class="cp">#define V_TF_MIGRATING(x) ((x) &lt;&lt; S_TF_MIGRATING)</span>

<span class="cp">#define S_TF_ACTIVE_OPEN    21</span>
<span class="cp">#define V_TF_ACTIVE_OPEN(x) ((x) &lt;&lt; S_TF_ACTIVE_OPEN)</span>

<span class="cp">#define S_TF_ASK_MODE    22</span>
<span class="cp">#define V_TF_ASK_MODE(x) ((x) &lt;&lt; S_TF_ASK_MODE)</span>

<span class="cp">#define S_TF_NON_OFFLOAD    23</span>
<span class="cp">#define V_TF_NON_OFFLOAD(x) ((x) &lt;&lt; S_TF_NON_OFFLOAD)</span>

<span class="cp">#define S_TF_MOD_SCHD    24</span>
<span class="cp">#define V_TF_MOD_SCHD(x) ((x) &lt;&lt; S_TF_MOD_SCHD)</span>

<span class="cp">#define S_TF_MOD_SCHD_REASON0    25</span>
<span class="cp">#define V_TF_MOD_SCHD_REASON0(x) ((x) &lt;&lt; S_TF_MOD_SCHD_REASON0)</span>

<span class="cp">#define S_TF_MOD_SCHD_REASON1    26</span>
<span class="cp">#define V_TF_MOD_SCHD_REASON1(x) ((x) &lt;&lt; S_TF_MOD_SCHD_REASON1)</span>

<span class="cp">#define S_TF_MOD_SCHD_RX    27</span>
<span class="cp">#define V_TF_MOD_SCHD_RX(x) ((x) &lt;&lt; S_TF_MOD_SCHD_RX)</span>

<span class="cp">#define S_TF_CORE_PUSH    28</span>
<span class="cp">#define V_TF_CORE_PUSH(x) ((x) &lt;&lt; S_TF_CORE_PUSH)</span>

<span class="cp">#define S_TF_RCV_COALESCE_ENABLE    29</span>
<span class="cp">#define V_TF_RCV_COALESCE_ENABLE(x) ((x) &lt;&lt; S_TF_RCV_COALESCE_ENABLE)</span>

<span class="cp">#define S_TF_RCV_COALESCE_PUSH    30</span>
<span class="cp">#define V_TF_RCV_COALESCE_PUSH(x) ((x) &lt;&lt; S_TF_RCV_COALESCE_PUSH)</span>

<span class="cp">#define S_TF_RCV_COALESCE_LAST_PSH    31</span>
<span class="cp">#define V_TF_RCV_COALESCE_LAST_PSH(x) ((x) &lt;&lt; S_TF_RCV_COALESCE_LAST_PSH)</span>

<span class="cp">#define S_TF_RCV_COALESCE_HEARTBEAT    32</span>
<span class="cp">#define V_TF_RCV_COALESCE_HEARTBEAT(x) ((x) &lt;&lt; S_TF_RCV_COALESCE_HEARTBEAT)</span>

<span class="cp">#define S_TF_HALF_CLOSE    33</span>
<span class="cp">#define V_TF_HALF_CLOSE(x) ((x) &lt;&lt; S_TF_HALF_CLOSE)</span>

<span class="cp">#define S_TF_DACK_MSS    34</span>
<span class="cp">#define V_TF_DACK_MSS(x) ((x) &lt;&lt; S_TF_DACK_MSS)</span>

<span class="cp">#define S_TF_CCTRL_SEL0    35</span>
<span class="cp">#define V_TF_CCTRL_SEL0(x) ((x) &lt;&lt; S_TF_CCTRL_SEL0)</span>

<span class="cp">#define S_TF_CCTRL_SEL1    36</span>
<span class="cp">#define V_TF_CCTRL_SEL1(x) ((x) &lt;&lt; S_TF_CCTRL_SEL1)</span>

<span class="cp">#define S_TF_TCP_NEWRENO_FAST_RECOVERY    37</span>
<span class="cp">#define V_TF_TCP_NEWRENO_FAST_RECOVERY(x) ((x) &lt;&lt; S_TF_TCP_NEWRENO_FAST_RECOVERY)</span>

<span class="cp">#define S_TF_TX_PACE_AUTO    38</span>
<span class="cp">#define V_TF_TX_PACE_AUTO(x) ((x) &lt;&lt; S_TF_TX_PACE_AUTO)</span>

<span class="cp">#define S_TF_PEER_FIN_HELD    39</span>
<span class="cp">#define V_TF_PEER_FIN_HELD(x) ((x) &lt;&lt; S_TF_PEER_FIN_HELD)</span>

<span class="cp">#define S_TF_CORE_URG    40</span>
<span class="cp">#define V_TF_CORE_URG(x) ((x) &lt;&lt; S_TF_CORE_URG)</span>

<span class="cp">#define S_TF_RDMA_ERROR    41</span>
<span class="cp">#define V_TF_RDMA_ERROR(x) ((x) &lt;&lt; S_TF_RDMA_ERROR)</span>

<span class="cp">#define S_TF_SSWS_DISABLED    42</span>
<span class="cp">#define V_TF_SSWS_DISABLED(x) ((x) &lt;&lt; S_TF_SSWS_DISABLED)</span>

<span class="cp">#define S_TF_DUPACK_COUNT_ODD    43</span>
<span class="cp">#define V_TF_DUPACK_COUNT_ODD(x) ((x) &lt;&lt; S_TF_DUPACK_COUNT_ODD)</span>

<span class="cp">#define S_TF_TX_CHANNEL    44</span>
<span class="cp">#define V_TF_TX_CHANNEL(x) ((x) &lt;&lt; S_TF_TX_CHANNEL)</span>

<span class="cp">#define S_TF_RX_CHANNEL    45</span>
<span class="cp">#define V_TF_RX_CHANNEL(x) ((x) &lt;&lt; S_TF_RX_CHANNEL)</span>

<span class="cp">#define S_TF_TX_PACE_FIXED    46</span>
<span class="cp">#define V_TF_TX_PACE_FIXED(x) ((x) &lt;&lt; S_TF_TX_PACE_FIXED)</span>

<span class="cp">#define S_TF_RDMA_FLM_ERROR    47</span>
<span class="cp">#define V_TF_RDMA_FLM_ERROR(x) ((x) &lt;&lt; S_TF_RDMA_FLM_ERROR)</span>

<span class="cp">#define S_TF_RX_FLOW_CONTROL_DISABLE    48</span>
<span class="cp">#define V_TF_RX_FLOW_CONTROL_DISABLE(x) ((x) &lt;&lt; S_TF_RX_FLOW_CONTROL_DISABLE)</span>

<span class="cp">#endif </span><span class="cm">/* _TCB_DEFS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
