module test_singlecyclearm();

 wire regwrite,ortaregwrite,nowrite,zeroflag,
 wire [31:0]aluout,cikaninstruction,extendout,pcoutadress,r2,r3,r4,r5,r7,wd3;
 wire [3:0]wa3;
 
 reg clk;
 
 singlecyclearm DUT(clk,regwrite,ortaregwrite,nowrite,zeroflag,aluout,cikaninstruction,extendout,pcoutadress,r2,r3,r4,r5,r7,wa3,wd3);
	
initial begin
  clk=0;
  forever begin
    #10 clk = ~clk;
  end
end
	

 

 endmodule