# -21days0fverilog
****************Welcome to Github Repository of Harsha Jangamani****************

*********************21 days of RTL Coding in SystemVerilog*********************

Day1  --->  2:1 Mux Design with testbench.
Day2  --->  Different D Flipfops with testbench.
Day3  --->  Edge Detector with testbench.
