==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.714 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-298] Struct type with pointer type inside on top function argument is not supported, please disaggregate argument 'grid' manually (cluster1.cpp:72:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.209 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
ERROR: [HLS 207-4018] void function 'naive_findClusters' should not return a value (cluster1.cpp:136:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.832 seconds; current allocated memory: 0.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.699 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::_Vector_impl::_Vector_impl()' into 'std::_Vector_base<Point, std::allocator<Point> >::_Vector_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:249:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::_Vector_base()' into 'std::vector<Point, std::allocator<Point> >::vector()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:395:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_iterator_base::_Bit_iterator_base(unsigned long*, unsigned int)' into 'std::_Bit_iterator::_Bit_iterator()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:222:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_iterator::_Bit_iterator()' into 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl_data::_Bvector_impl_data()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:442:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl_data::_Bvector_impl_data()' into 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl::_Bvector_impl(std::allocator<unsigned long> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:479:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl::_Bvector_impl(std::allocator<unsigned long> const&)' into 'std::_Bvector_base<std::allocator<bool> >::_Bvector_base(std::allocator<bool> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:516:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<unsigned long>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<unsigned long> >::allocate(std::allocator<unsigned long>&, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_S_nword(unsigned long)' into 'std::_Bvector_base<std::allocator<bool> >::_M_allocate(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:530:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<unsigned long> >::allocate(std::allocator<unsigned long>&, unsigned long)' into 'std::_Bvector_base<std::allocator<bool> >::_M_allocate(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:530:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_iterator_base::_M_incr(long)' into 'std::_Bit_iterator::operator+=(long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:267:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_M_allocate(unsigned long)' into 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1117:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_S_nword(unsigned long)' into 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1117:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__addressof<unsigned long>(unsigned long&)' into 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1117:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_iterator::operator+=(long)' into 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1117:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__addressof<unsigned long>(unsigned long&)' into 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl::_M_end_addr() const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:487:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl::_M_end_addr() const' into 'std::vector<bool, std::allocator<bool> >::_M_initialize_value(bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1135:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_base(std::allocator<bool> const&)' into 'std::vector<bool, std::allocator<bool> >::vector(unsigned long, bool const&, std::allocator<bool> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:647:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' into 'std::vector<bool, std::allocator<bool> >::vector(unsigned long, bool const&, std::allocator<bool> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:647:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::_M_initialize_value(bool)' into 'std::vector<bool, std::allocator<bool> >::vector(unsigned long, bool const&, std::allocator<bool> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:647:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<std::vector<bool, std::allocator<bool> > >::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<std::vector<bool, std::allocator<bool> > > >::allocate(std::allocator<std::vector<bool, std::allocator<bool> > >&, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<std::vector<bool, std::allocator<bool> > > >::allocate(std::allocator<std::vector<bool, std::allocator<bool> > >&, unsigned long)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_allocate(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_allocate(unsigned long)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_create_storage(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:310:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_Vector_impl::_Vector_impl(std::allocator<std::vector<bool, std::allocator<bool> > > const&)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_Vector_base(unsigned long, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:260:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_create_storage(unsigned long)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_Vector_base(unsigned long, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:260:0)
INFO: [HLS 214-178] Inlining function 'std::operator-(std::_Bit_iterator_base const&, std::_Bit_iterator_base const&) (.174)' into 'std::vector<bool, std::allocator<bool> >::size() const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:858:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<unsigned long>(unsigned long const*, unsigned long const*, unsigned long*)' into 'unsigned long* std::__copy_move_a<false, unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__niter_base<unsigned long*>(unsigned long*)' into 'unsigned long* std::__copy_move_a2<false, unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__copy_move_a<false, unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' into 'unsigned long* std::__copy_move_a2<false, unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__miter_base<unsigned long*>(unsigned long*)' into 'unsigned long* std::copy<unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::__copy_move_a2<false, unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' into 'unsigned long* std::copy<unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_reference::operator bool() const (.40)' into 'std::_Bit_const_iterator::operator*() const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:323:0)
INFO: [HLS 214-178] Inlining function 'std::operator-(std::_Bit_iterator_base const&, std::_Bit_iterator_base const&)' into 'std::_Bit_iterator std::__copy_move_a2<false, std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_const_iterator::operator*() const' into 'std::_Bit_iterator std::__copy_move_a2<false, std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_reference::operator=(bool) (.49)' into 'std::_Bit_iterator std::__copy_move_a2<false, std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_const_iterator::operator++()' into 'std::_Bit_iterator std::__copy_move_a2<false, std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_iterator std::__copy_move_a2<false, std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' into 'std::_Bit_iterator std::copy<std::_Bit_const_iterator, std::_Bit_iterator>(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'unsigned long* std::copy<unsigned long*, unsigned long*>(unsigned long*, unsigned long*, unsigned long*)' into 'std::vector<bool, std::allocator<bool> >::_M_copy_aligned(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:1109:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_base(std::allocator<bool> const&)' into 'std::vector<bool, std::allocator<bool> >::vector(std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:654:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::size() const' into 'std::vector<bool, std::allocator<bool> >::vector(std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:654:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::_M_initialize(unsigned long)' into 'std::vector<bool, std::allocator<bool> >::vector(std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:654:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::_M_copy_aligned(std::_Bit_const_iterator, std::_Bit_const_iterator, std::_Bit_iterator)' into 'std::vector<bool, std::allocator<bool> >::vector(std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:654:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> > const& std::forward<std::vector<bool, std::allocator<bool> > const&>(std::remove_reference<std::vector<bool, std::allocator<bool> > const&>::type&)' into 'void std::_Construct<std::vector<bool, std::allocator<bool> >, std::vector<bool, std::allocator<bool> > const&>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::vector(std::vector<bool, std::allocator<bool> > const&)' into 'void std::_Construct<std::vector<bool, std::allocator<bool> >, std::vector<bool, std::allocator<bool> > const&>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >* std::__addressof<std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >&)' into 'std::vector<bool, std::allocator<bool> >* std::__uninitialized_fill_n<false>::__uninit_fill_n<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:205:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >* std::__uninitialized_fill_n<false>::__uninit_fill_n<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&)' into 'std::vector<bool, std::allocator<bool> >* std::uninitialized_fill_n<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:245:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >* std::uninitialized_fill_n<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&)' into 'std::vector<bool, std::allocator<bool> >* std::__uninitialized_fill_n_a<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> >, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&, std::allocator<std::vector<bool, std::allocator<bool> > >&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:366:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >* std::__uninitialized_fill_n_a<std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> >, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, unsigned long, std::vector<bool, std::allocator<bool> > const&, std::allocator<std::vector<bool, std::allocator<bool> > >&)' into 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_fill_initialize(unsigned long, std::vector<bool, std::allocator<bool> > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1478:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_Vector_base(unsigned long, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' into 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::vector(unsigned long, std::vector<bool, std::allocator<bool> > const&, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:430:0)
INFO: [HLS 214-178] Inlining function 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_fill_initialize(unsigned long, std::vector<bool, std::allocator<bool> > const&)' into 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::vector(unsigned long, std::vector<bool, std::allocator<bool> > const&, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:430:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<unsigned long>::deallocate(unsigned long*, unsigned long)' into 'std::allocator_traits<std::allocator<unsigned long> >::deallocate(std::allocator<unsigned long>&, unsigned long*, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl::_M_end_addr() const' into 'std::_Bvector_base<std::allocator<bool> >::_M_deallocate()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:534:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<unsigned long> >::deallocate(std::allocator<unsigned long>&, unsigned long*, unsigned long)' into 'std::_Bvector_base<std::allocator<bool> >::_M_deallocate()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:534:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_Bvector_impl_data::_M_reset()' into 'std::_Bvector_base<std::allocator<bool> >::_M_deallocate()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:534:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::_M_deallocate()' into 'std::_Bvector_base<std::allocator<bool> >::~_Bvector_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:523:0)
INFO: [HLS 214-178] Inlining function 'std::_Bvector_base<std::allocator<bool> >::~_Bvector_base()' into 'std::vector<bool, std::allocator<bool> >::~vector()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_bvector.h:710:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<Point, Point&, Point*>::_Deque_iterator()' into 'std::_Deque_base<Point, std::allocator<Point> >::_Deque_impl::_Deque_impl()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:561:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<Point*>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<Point*> >::allocate(std::allocator<Point*>&, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point*> >::allocate(std::allocator<Point*>&, unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_map(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:615:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<Point>::allocate(unsigned long, void const*)' into 'std::allocator_traits<std::allocator<Point> >::allocate(std::allocator<Point>&, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:436:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point> >::allocate(std::allocator<Point>&, unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_node()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:601:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_node()' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_create_nodes(Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:723:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_initialize_map(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_map(unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_initialize_map(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_create_nodes(Point**, Point**)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_initialize_map(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:684:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_Deque_impl::_Deque_impl()' into 'std::_Deque_base<Point, std::allocator<Point> >::_Deque_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:493:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_initialize_map(unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_Deque_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:493:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_Deque_base()' into 'std::deque<Point, std::allocator<Point> >::deque()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:898:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::deque()' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::queue<std::deque<Point, std::allocator<Point> >, void>()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:153:0)
INFO: [HLS 214-178] Inlining function 'Point&& std::forward<Point>(std::remove_reference<Point>::type&)' into 'void __gnu_cxx::new_allocator<Point>::construct<Point, Point>(Point*, Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'Point&& std::forward<Point>(std::remove_reference<Point>::type&)' into 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point>(std::allocator<Point>&, Point*, Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<Point>::construct<Point, Point>(Point*, Point&&)' into 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point>(std::allocator<Point>&, Point*, Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move<false, true, std::random_access_iterator_tag>::__copy_m<Point*>(Point* const*, Point* const*, Point**)' into 'Point** std::__copy_move_a<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:376:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__niter_base<Point**>(Point**)' into 'Point** std::__copy_move_a2<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move_a<false, Point**, Point**>(Point**, Point**, Point**)' into 'Point** std::__copy_move_a2<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:421:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__miter_base<Point**>(Point**)' into 'Point** std::copy<Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move_a2<false, Point**, Point**>(Point**, Point**, Point**)' into 'Point** std::copy<Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:447:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move_backward<false, true, std::random_access_iterator_tag>::__copy_move_b<Point*>(Point* const*, Point* const*, Point**)' into 'Point** std::__copy_move_backward_a<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:578:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__niter_base<Point**>(Point**)' into 'Point** std::__copy_move_backward_a2<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:596:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move_backward_a<false, Point**, Point**>(Point**, Point**, Point**)' into 'Point** std::__copy_move_backward_a2<false, Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:596:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__miter_base<Point**>(Point**)' into 'Point** std::copy_backward<Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:623:0)
INFO: [HLS 214-178] Inlining function 'Point** std::__copy_move_backward_a2<false, Point**, Point**>(Point**, Point**, Point**)' into 'Point** std::copy_backward<Point**, Point**>(Point**, Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:623:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<Point*>::deallocate(Point**, unsigned long)' into 'std::allocator_traits<std::allocator<Point*> >::deallocate(std::allocator<Point*>&, Point**, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point*> >::deallocate(std::allocator<Point*>&, Point**, unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_map(Point**, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:622:0)
INFO: [HLS 214-178] Inlining function 'Point** std::copy<Point**, Point**>(Point**, Point**, Point**)' into 'std::deque<Point, std::allocator<Point> >::_M_reallocate_map(unsigned long, bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'Point** std::copy_backward<Point**, Point**>(Point**, Point**, Point**)' into 'std::deque<Point, std::allocator<Point> >::_M_reallocate_map(unsigned long, bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::deque<Point, std::allocator<Point> >::_M_reallocate_map(unsigned long, bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_map(unsigned long)' into 'std::deque<Point, std::allocator<Point> >::_M_reallocate_map(unsigned long, bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_map(Point**, unsigned long)' into 'std::deque<Point, std::allocator<Point> >::_M_reallocate_map(unsigned long, bool)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:920:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::_M_reserve_map_at_back(unsigned long)' into 'void std::deque<Point, std::allocator<Point> >::_M_push_back_aux<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_allocate_node()' into 'void std::deque<Point, std::allocator<Point> >::_M_push_back_aux<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'Point&& std::forward<Point>(std::remove_reference<Point>::type&)' into 'void std::deque<Point, std::allocator<Point> >::_M_push_back_aux<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point>(std::allocator<Point>&, Point*, Point&&)' into 'void std::deque<Point, std::allocator<Point> >::_M_push_back_aux<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:486:0)
INFO: [HLS 214-178] Inlining function 'Point&& std::forward<Point>(std::remove_reference<Point>::type&)' into 'void std::deque<Point, std::allocator<Point> >::emplace_back<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point>(std::allocator<Point>&, Point*, Point&&)' into 'void std::deque<Point, std::allocator<Point> >::emplace_back<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'void std::deque<Point, std::allocator<Point> >::_M_push_back_aux<Point>(Point&&)' into 'void std::deque<Point, std::allocator<Point> >::emplace_back<Point>(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:164:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<Point&>::type&& std::move<Point&>(Point&)' into 'std::deque<Point, std::allocator<Point> >::push_back(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1568:0)
INFO: [HLS 214-178] Inlining function 'void std::deque<Point, std::allocator<Point> >::emplace_back<Point>(Point&&)' into 'std::deque<Point, std::allocator<Point> >::push_back(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1568:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<Point&>::type&& std::move<Point&>(Point&)' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::push(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:257:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::push_back(Point&&)' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::push(Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:257:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator==<Point, Point&, Point*>(std::_Deque_iterator<Point, Point&, Point*> const&, std::_Deque_iterator<Point, Point&, Point*> const&)' into 'std::deque<Point, std::allocator<Point> >::empty() const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1368:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::empty() const' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::empty() const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:190:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_iterator<Point, Point&, Point*>::operator*() const' into 'std::deque<Point, std::allocator<Point> >::front()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1462:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::front()' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::front()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:203:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<Point>::deallocate(Point*, unsigned long)' into 'std::allocator_traits<std::allocator<Point> >::deallocate(std::allocator<Point>&, Point*, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point> >::deallocate(std::allocator<Point>&, Point*, unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_node(Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:608:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_node(Point*)' into 'std::deque<Point, std::allocator<Point> >::_M_pop_front_aux()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/deque.tcc:565:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::_M_pop_front_aux()' into 'std::deque<Point, std::allocator<Point> >::pop_front()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1589:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::pop_front()' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::pop()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:285:0)
INFO: [HLS 214-178] Inlining function 'Point const& std::forward<Point const&>(std::remove_reference<Point const&>::type&)' into 'void __gnu_cxx::new_allocator<Point>::construct<Point, Point const&>(Point*, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:136:0)
INFO: [HLS 214-178] Inlining function 'Point const& std::forward<Point const&>(std::remove_reference<Point const&>::type&)' into 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point const&>(std::allocator<Point>&, Point*, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function 'void __gnu_cxx::new_allocator<Point>::construct<Point, Point const&>(Point*, Point const&)' into 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point const&>(std::allocator<Point>&, Point*, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:475:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::__normal_iterator(Point* const&)' into 'std::vector<Point, std::allocator<Point> >::end()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:717:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::size() const' into 'std::vector<Point, std::allocator<Point> >::_M_check_len(unsigned long, char const*) const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function 'unsigned long const& std::max<unsigned long>(unsigned long const&, unsigned long const&)' into 'std::vector<Point, std::allocator<Point> >::_M_check_len(unsigned long, char const*) const' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1641:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::__normal_iterator(Point* const&)' into 'std::vector<Point, std::allocator<Point> >::begin()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:699:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::base() const' into '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::difference_type __gnu_cxx::operator-<Point*, std::vector<Point, std::allocator<Point> > >(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > > const&, __gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > > const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator.h:969:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point> >::allocate(std::allocator<Point>&, unsigned long)' into 'std::_Vector_base<Point, std::allocator<Point> >::_M_allocate(unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:294:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<Point*>::move_iterator(Point*)' into 'std::move_iterator<Point*> std::__make_move_if_noexcept_iterator<Point, std::move_iterator<Point*> >(Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator.h:1219:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<Point*>::base() const' into 'bool std::operator==<Point*>(std::move_iterator<Point*> const&, std::move_iterator<Point*> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator.h:1123:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator==<Point*>(std::move_iterator<Point*> const&, std::move_iterator<Point*> const&)' into 'bool std::operator!=<Point*>(std::move_iterator<Point*> const&, std::move_iterator<Point*> const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator.h:1135:0)
INFO: [HLS 214-178] Inlining function 'Point&& std::forward<Point>(std::remove_reference<Point>::type&)' into 'void std::_Construct<Point, Point>(Point*, Point&&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:75:0)
INFO: [HLS 214-178] Inlining function 'bool std::operator!=<Point*>(std::move_iterator<Point*> const&, std::move_iterator<Point*> const&)' into 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'Point* std::__addressof<Point>(Point&)' into 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<Point*>::operator*() const' into 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'void std::_Construct<Point, Point>(Point*, Point&&)' into 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<Point*>::operator++()' into 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:78:0)
INFO: [HLS 214-178] Inlining function 'Point* std::__uninitialized_copy<false>::__uninit_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' into 'Point* std::uninitialized_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:117:0)
INFO: [HLS 214-178] Inlining function 'Point* std::uninitialized_copy<std::move_iterator<Point*>, Point*>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*)' into 'Point* std::__uninitialized_copy_a<std::move_iterator<Point*>, Point*, Point>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*, std::allocator<Point>&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:289:0)
INFO: [HLS 214-178] Inlining function 'std::move_iterator<Point*> std::__make_move_if_noexcept_iterator<Point, std::move_iterator<Point*> >(Point*)' into 'Point* std::__uninitialized_move_if_noexcept_a<Point*, Point*, std::allocator<Point> >(Point*, Point*, Point*, std::allocator<Point>&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function 'Point* std::__uninitialized_copy_a<std::move_iterator<Point*>, Point*, Point>(std::move_iterator<Point*>, std::move_iterator<Point*>, Point*, std::allocator<Point>&)' into 'Point* std::__uninitialized_move_if_noexcept_a<Point*, Point*, std::allocator<Point> >(Point*, Point*, Point*, std::allocator<Point>&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:309:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<Point> >::deallocate(std::allocator<Point>&, Point*, unsigned long)' into 'std::_Vector_base<Point, std::allocator<Point> >::_M_deallocate(Point*, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::_M_check_len(unsigned long, char const*) const' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::begin()' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::difference_type __gnu_cxx::operator-<Point*, std::vector<Point, std::allocator<Point> > >(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > > const&, __gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > > const&)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::_M_allocate(unsigned long)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'Point const& std::forward<Point const&>(std::remove_reference<Point const&>::type&)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point const&>(std::allocator<Point>&, Point*, Point const&)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >::base() const' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'Point* std::__uninitialized_move_if_noexcept_a<Point*, Point*, std::allocator<Point> >(Point*, Point*, Point*, std::allocator<Point>&)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::_M_deallocate(Point*, unsigned long)' into 'void std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&>(__gnu_cxx::__normal_iterator<Point*, std::vector<Point, std::allocator<Point> > >, Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/vector.tcc:421:0)
INFO: [HLS 214-178] Inlining function 'void std::allocator_traits<std::allocator<Point> >::construct<Point, Point const&>(std::allocator<Point>&, Point*, Point const&)' into 'std::vector<Point, std::allocator<Point> >::push_back(Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1075:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::end()' into 'std::vector<Point, std::allocator<Point> >::push_back(Point const&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1075:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_node(Point*)' into 'std::_Deque_base<Point, std::allocator<Point> >::_M_destroy_nodes(Point**, Point**)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:742:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_destroy_nodes(Point**, Point**)' into 'std::_Deque_base<Point, std::allocator<Point> >::~_Deque_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:663:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::_M_deallocate_map(Point**, unsigned long)' into 'std::_Deque_base<Point, std::allocator<Point> >::~_Deque_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:663:0)
INFO: [HLS 214-178] Inlining function 'std::_Deque_base<Point, std::allocator<Point> >::~_Deque_base()' into 'std::deque<Point, std::allocator<Point> >::~deque()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_deque.h:1055:0)
INFO: [HLS 214-178] Inlining function 'std::deque<Point, std::allocator<Point> >::~deque()' into 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::~queue()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_queue.h:96:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::~vector()' into 'void std::_Destroy<std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:98:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >* std::__addressof<std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >&)' into 'void std::_Destroy_aux<false>::__destroy<std::vector<bool, std::allocator<bool> >*>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:106:0)
INFO: [HLS 214-178] Inlining function 'void std::_Destroy<std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*)' into 'void std::_Destroy_aux<false>::__destroy<std::vector<bool, std::allocator<bool> >*>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:106:0)
INFO: [HLS 214-178] Inlining function 'void std::_Destroy_aux<false>::__destroy<std::vector<bool, std::allocator<bool> >*>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*)' into 'void std::_Destroy<std::vector<bool, std::allocator<bool> >*>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:128:0)
INFO: [HLS 214-178] Inlining function 'void std::_Destroy<std::vector<bool, std::allocator<bool> >*>(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*)' into 'void std::_Destroy<std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*, std::allocator<std::vector<bool, std::allocator<bool> > >&)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_construct.h:205:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::new_allocator<std::vector<bool, std::allocator<bool> > >::deallocate(std::vector<bool, std::allocator<bool> >*, unsigned long)' into 'std::allocator_traits<std::allocator<std::vector<bool, std::allocator<bool> > > >::deallocate(std::allocator<std::vector<bool, std::allocator<bool> > >&, std::vector<bool, std::allocator<bool> >*, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/alloc_traits.h:462:0)
INFO: [HLS 214-178] Inlining function 'std::allocator_traits<std::allocator<std::vector<bool, std::allocator<bool> > > >::deallocate(std::allocator<std::vector<bool, std::allocator<bool> > >&, std::vector<bool, std::allocator<bool> >*, unsigned long)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_deallocate(std::vector<bool, std::allocator<bool> >*, unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:301:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::_M_deallocate(std::vector<bool, std::allocator<bool> >*, unsigned long)' into 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::~_Vector_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'void std::_Destroy<std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> > >(std::vector<bool, std::allocator<bool> >*, std::vector<bool, std::allocator<bool> >*, std::allocator<std::vector<bool, std::allocator<bool> > >&)' into 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::~vector()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::~_Vector_base()' into 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::~vector()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::_M_deallocate(Point*, unsigned long)' into 'std::_Vector_base<Point, std::allocator<Point> >::~_Vector_base()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:284:0)
INFO: [HLS 214-178] Inlining function 'std::_Vector_base<Point, std::allocator<Point> >::~_Vector_base()' into 'std::vector<Point, std::allocator<Point> >::~vector()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:566:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::vector()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::vector(unsigned long, bool const&, std::allocator<bool> const&)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::vector(unsigned long, std::vector<bool, std::allocator<bool> > const&, std::allocator<std::vector<bool, std::allocator<bool> > > const&)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::~vector()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::operator[](unsigned long)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<bool, std::allocator<bool> >::operator[](unsigned long)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_reference::operator bool() const' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::_Bit_reference::operator=(bool)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::queue<std::deque<Point, std::allocator<Point> >, void>()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::empty() const' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::front()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::pop()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::push_back(Point const&)' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::queue<Point, std::deque<Point, std::allocator<Point> > >::~queue()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<std::vector<bool, std::allocator<bool> >, std::allocator<std::vector<bool, std::allocator<bool> > > >::~vector()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
INFO: [HLS 214-178] Inlining function 'std::vector<Point, std::allocator<Point> >::~vector()' into 'naive_findClusters(int const (*) [10], bool)' (cluster1.cpp:75:0)
ERROR: [HLS 214-194] in function 'naive_findClusters(int const (*) [10], bool)': Undefined function operator new (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:111:27)
ERROR: [HLS 214-195] in function 'naive_findClusters(int const (*) [10], bool)': Unsupported std function std::_Construct<std::vector<bool, std::allocator<bool> >, std::vector<bool, std::allocator<bool> > const&> (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_uninitialized.h:210:3)
ERROR: [HLS 214-194] in function 'naive_findClusters(int const (*) [10], bool)': Undefined function operator delete (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\ext/new_allocator.h:125:2)
ERROR: [HLS 214-195] in function 'naive_findClusters(int const (*) [10], bool)': Unsupported std function std::queue<Point, std::deque<Point, std::allocator<Point> > >::push (cluster1.cpp:101:25)
ERROR: [HLS 214-195] in function 'naive_findClusters(int const (*) [10], bool)': Unsupported std function std::vector<Point, std::allocator<Point> >::_M_realloc_insert<Point const&> (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_vector.h:1085:4)
ERROR: [HLS 214-195] in function 'naive_findClusters(int const (*) [10], bool)': Unsupported std function std::queue<Point, std::deque<Point, std::allocator<Point> > >::push (cluster1.cpp:125:41)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.531 seconds; current allocated memory: 6.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
ERROR: [HLS 207-2975] no template named 'array' in namespace 'std' (cluster1.cpp:73:6)
ERROR: [HLS 207-2972] no member named 'array' in namespace 'std' (cluster1.cpp:73:17)
ERROR: [HLS 207-3444] 'Point' does not refer to a value (cluster1.cpp:73:23)
INFO: [HLS 207-62] declared here (cluster1.cpp:13:8)
ERROR: [HLS 207-1228] expected unqualified-id (cluster1.cpp:73:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.966 seconds; current allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
ERROR: [HLS 207-3340] no matching constructor for initialization of 'Point [10][10]' (cluster1.cpp:81:11)
INFO: [HLS 207-4373] candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 0 were provided (cluster1.cpp:13:8)
INFO: [HLS 207-4373] candidate constructor (the implicit move constructor) not viable: requires 1 argument, but 0 were provided (cluster1.cpp:13:8)
INFO: [HLS 207-4373] candidate constructor not viable: requires 3 arguments, but 0 were provided (cluster1.cpp:18:5)
ERROR: [HLS 207-3340] no matching constructor for initialization of 'Point' (cluster1.cpp:86:31)
INFO: [HLS 207-4258] in implicit initialization of array element 0 with omitted initializer (cluster1.cpp:86:31)
ERROR: [HLS 207-3333] call to implicitly-deleted default constructor of 'std::array<std::array<Point, 10>, 10>' (cluster1.cpp:137:43)
INFO: [HLS 207-4171] default constructor of 'array<std::array<Point, 10>, 10>' is implicitly deleted because field '_M_elems' has a deleted default constructor (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:110:32)
INFO: [HLS 207-4171] default constructor of 'array<Point, 10>' is implicitly deleted because field '_M_elems' has no default constructor (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:110:32)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.104 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
ERROR: [HLS 207-3340] no matching constructor for initialization of 'Point [10][10]' (cluster1.cpp:81:11)
INFO: [HLS 207-4373] candidate constructor (the implicit copy constructor) not viable: requires 1 argument, but 0 were provided (cluster1.cpp:13:8)
INFO: [HLS 207-4373] candidate constructor (the implicit move constructor) not viable: requires 1 argument, but 0 were provided (cluster1.cpp:13:8)
INFO: [HLS 207-4373] candidate constructor not viable: requires 3 arguments, but 0 were provided (cluster1.cpp:18:5)
ERROR: [HLS 207-3340] no matching constructor for initialization of 'Point' (cluster1.cpp:86:31)
INFO: [HLS 207-4258] in implicit initialization of array element 0 with omitted initializer (cluster1.cpp:86:31)
ERROR: [HLS 207-3340] no matching constructor for initialization of 'Point' (cluster1.cpp:137:56)
INFO: [HLS 207-4258] in implicit initialization of array element 0 with omitted initializer (cluster1.cpp:137:56)
INFO: [HLS 207-4258] in implicit initialization of field '_M_elems' with omitted initializer (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:110:32)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 0.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 10ul>, 10ul>::_S_ref(std::array<Point, 10ul> const (&) [10], unsigned long)' into 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 10ul>::_S_ref(Point const (&) [10], unsigned long)' into 'std::array<Point, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS(int (*) [10], bool)' (cluster1.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS(int (*) [10], bool)' (cluster1.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS(int (*) [10], bool)' (cluster1.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS(int (*) [10], bool)' (cluster1.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS(int (*) [10], bool)' (cluster1.cpp:74:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.71 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.386 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.843 seconds; current allocated memory: 1.056 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster1.cpp:82) in function 'naive_findClustersHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster1.cpp:87) in function 'naive_findClustersHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_3' (cluster1.cpp:108) in function 'naive_findClustersHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (cluster1.cpp:138) in function 'naive_findClustersHLS' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_140_6' (cluster1.cpp:140) in function 'naive_findClustersHLS' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster1.cpp:82) in function 'naive_findClustersHLS' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_108_3' (cluster1.cpp:108) in function 'naive_findClustersHLS' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (cluster1.cpp:138) in function 'naive_findClustersHLS' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster1.cpp:82) in function 'naive_findClustersHLS' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_4' (cluster1.cpp:114) in function 'naive_findClustersHLS' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cluster1.cpp:138) in function 'naive_findClustersHLS' completely with a factor of 9.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.034 seconds; current allocated memory: 1.085 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_92_2' (cluster1.cpp:92:26) in function 'naive_findClustersHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_91_1' (cluster1.cpp:91:22) in function 'naive_findClustersHLS'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_5' (cluster1.cpp:139:23) in function 'naive_findClustersHLS'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.325 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_3_write_ln18', cluster1.cpp:18->cluster1.cpp:82) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_5_write_ln18', cluster1.cpp:18->cluster1.cpp:82) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_7_write_ln18', cluster1.cpp:18->cluster1.cpp:82) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln18', cluster1.cpp:18->cluster1.cpp:82) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln120_3', cluster1.cpp:120) and 'icmp' operation ('icmp_ln108', cluster1.cpp:108).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln120', cluster1.cpp:120) and 'icmp' operation ('icmp_ln108', cluster1.cpp:108).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln120', cluster1.cpp:120) and 'icmp' operation ('icmp_ln108', cluster1.cpp:108).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln129', cluster1.cpp:129) and 'icmp' operation ('icmp_ln108', cluster1.cpp:108).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln126', cluster1.cpp:126) of variable 'add_ln115_1', cluster1.cpp:115 on array 'stack_x' and 'load' operation ('hit.x', cluster1.cpp:110) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln126', cluster1.cpp:126) of variable 'hit.x', cluster1.cpp:110 on array 'stack_x' and 'load' operation ('hit.x', cluster1.cpp:110) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' (loop 'VITIS_LOOP_108_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln126', cluster1.cpp:126) of variable 'add_ln115_1', cluster1.cpp:115 on array 'stack_x' and 'load' operation ('hit.x', cluster1.cpp:110) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_108_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_1_write_ln18', cluster1.cpp:18->cluster1.cpp:138) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_3_write_ln18', cluster1.cpp:18->cluster1.cpp:138) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_5_write_ln18', cluster1.cpp:18->cluster1.cpp:138) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_7_write_ln18', cluster1.cpp:18->cluster1.cpp:138) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_139_5_VITIS_LOOP_140_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_139_5_VITIS_LOOP_140_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_108_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS_Pipeline_VITIS_LOOP_108_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_139_5_VITIS_LOOP_140_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS_Pipeline_VITIS_LOOP_139_5_VITIS_LOOP_140_6' pipeline 'VITIS_LOOP_139_5_VITIS_LOOP_140_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS_Pipeline_VITIS_LOOP_139_5_VITIS_LOOP_140_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS/debug' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS/debug' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS' is 9602 from HDL expression: (1'b1 == ap_CS_fsm_state105)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS_clusterArray_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.046 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.189 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 216.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 39.323 seconds; current allocated memory: 154.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cluster2.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborXCoords' (cluster2.cpp:110:45)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborYCoords' (cluster2.cpp:111:45)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.353 seconds; current allocated memory: 1.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cluster2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.266 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.513 seconds; current allocated memory: 1.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.046 GB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/Users/abelo/vitis_workspace/clustering/clustering/solution1/csynth.tcl:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.046 GB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 0.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.339 seconds; current allocated memory: 0.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.964 seconds; current allocated memory: 0.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.945 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 10ul>, 10ul>::_S_ref(std::array<Point, 10ul> const (&) [10], unsigned long)' into 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 10ul>::_S_ref(Point const (&) [10], unsigned long)' into 'std::array<Point, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.539 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.763 seconds; current allocated memory: 1.057 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:67) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:72) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (cluster.cpp:93) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (cluster.cpp:123) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_6' (cluster.cpp:125) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:67) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_93_3' (cluster.cpp:93) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (cluster.cpp:123) in function 'naive_findClustersHLS1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:67) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_4' (cluster.cpp:99) in function 'naive_findClustersHLS1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cluster.cpp:123) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 1.085 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_2' (cluster.cpp:77:26) in function 'naive_findClustersHLS1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (cluster.cpp:76:22) in function 'naive_findClustersHLS1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_5' (cluster.cpp:124:23) in function 'naive_findClustersHLS1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.321 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_3_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_5_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_7_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln105_3', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln105', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln105', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln114', cluster.cpp:114) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln111', cluster.cpp:111) of variable 'add_ln100_1', cluster.cpp:100 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln111', cluster.cpp:111) of variable 'hit.x', cluster.cpp:95 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln111', cluster.cpp:111) of variable 'add_ln100_1', cluster.cpp:100 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_1_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_3_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_5_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_7_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_124_5_VITIS_LOOP_125_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.928 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_93_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_124_5_VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/debug' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS1/debug' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS1' is 9602 from HDL expression: (1'b1 == ap_CS_fsm_state105)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterArray_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.962 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.191 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS1.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 216.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 2 seconds. Elapsed time: 41.035 seconds; current allocated memory: 156.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.075 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.816 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.482 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.107 seconds; current allocated memory: 1.066 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.028 seconds; current allocated memory: 1.097 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.077 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln178', cluster.cpp:178) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln177', cluster.cpp:177) of variable 'hit.x', cluster.cpp:165 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state144)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.104 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.187 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 43.934 seconds; current allocated memory: 143.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.884 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.711 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.42 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.091 seconds; current allocated memory: 1.070 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.392 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_5_write_ln177', cluster.cpp:177) of variable 'add_ln169', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 14, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state145)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.081 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.193 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 43.669 seconds; current allocated memory: 146.082 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 1 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.614 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.345 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.375 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.182 seconds; current allocated memory: 1.059 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.934 seconds; current allocated memory: 1.090 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.685 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln140', cluster.cpp:140)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('arrayinit_curidx_write_ln140', cluster.cpp:140) of variable 'add_ln140', cluster.cpp:140 on local variable 'arrayinit_curidx' and 'load' operation ('arrayinit_curidx_load', cluster.cpp:140) on local variable 'arrayinit_curidx'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (0.895 ns) exceeds the target (target clock period: 1.000 ns, clock uncertainty: 0.270 ns, effective delay budget: 0.730 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_1' consists of the following:
	'alloca' operation ('arrayinit_curidx') [4]  (0.000 ns)
	'load' operation ('arrayinit_curidx_load', cluster.cpp:140) on local variable 'arrayinit_curidx' [8]  (0.000 ns)
	'sub' operation ('sub_ln26', ./cluster.hpp:26->cluster.cpp:140) [12]  (0.895 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln145', cluster.cpp:145)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (0.899 ns) exceeds the target (target clock period: 1.000 ns, clock uncertainty: 0.270 ns, effective delay budget: 0.730 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_2' consists of the following:
	'alloca' operation ('arrayinit_curidx11') [3]  (0.000 ns)
	'load' operation ('arrayinit_curidx11_load', cluster.cpp:145) on local variable 'arrayinit_curidx11' [7]  (0.000 ns)
	'icmp' operation ('icmp_ln145', cluster.cpp:145) [16]  (0.899 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.115ns)  of 'lshr' operation ('lshr_ln175', cluster.cpp:175) exceeds the target cycle time (target cycle time: 1.000ns, clock uncertainty: 0.270ns, effective cycle time: 0.730ns).

INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln163', cluster.cpp:163)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0) between 'store' operation ('stackIndex_write_ln163', cluster.cpp:163) of variable 'stackIndex_4_7', cluster.cpp:177 on local variable 'stackIndex' and 'load' operation ('stackIndex', cluster.cpp:165) on local variable 'stackIndex'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('stackIndex_write_ln163', cluster.cpp:163) of variable 'stackIndex_4_7', cluster.cpp:177 on local variable 'stackIndex' and 'load' operation ('stackIndex', cluster.cpp:165) on local variable 'stackIndex'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 37, Depth = 38, loop 'VITIS_LOOP_163_3'
WARNING: [HLS 200-871] Estimated clock period (1.115 ns) exceeds the target (target clock period: 1.000 ns, clock uncertainty: 0.270 ns, effective delay budget: 0.730 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' consists of the following:
	'lshr' operation ('lshr_ln175_1', cluster.cpp:175) [78]  (1.115 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (1.115ns)  of 'lshr' operation ('lshr_ln157', cluster.cpp:157) exceeds the target cycle time (target cycle time: 1.000ns, clock uncertainty: 0.270ns, effective cycle time: 0.730ns).

WARNING: [HLS 200-871] Estimated clock period (1.443 ns) exceeds the target (target clock period: 1.000 ns, clock uncertainty: 0.270 ns, effective delay budget: 0.730 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2' consists of the following:
	'call' operation ('_ln161', cluster.cpp:161) to 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' [904]  (1.443 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_4ns_4ns_4_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_4ns_4ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_7ns_7ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32ns_32ns_1_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_384ns_64ns_384_7_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_8ns_8ns_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state163)
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_4ns_4ns_4_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_7ns_7ns_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_32ns_32ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_4ns_4ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'icmp_7ns_7ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'lshr_384ns_9ns_384_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sub_8ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_2R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_2R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.458 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'naive_findClustersHLS2_sub_8ns_8ns_8_1_1_AddSub_DSP_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'naive_findClustersHLS2_icmp_4ns_4ns_1_2_1_sub'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'naive_findClustersHLS2_add_8ns_8ns_8_1_1_AddSub_DSP_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'naive_findClustersHLS2_add_4ns_4ns_4_2_1_Adder_1'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'naive_findClustersHLS2_add_7ns_7ns_7_1_1_AddSub_DSP_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'naive_findClustersHLS2_icmp_7ns_7ns_1_2_1_sub'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'naive_findClustersHLS2_icmp_32ns_32ns_1_2_1_sub'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'naive_findClustersHLS2_add_32ns_32s_32_1_1_AddSub_DSP_3'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'naive_findClustersHLS2_add_32ns_32ns_32_1_1_AddSub_DSP_4'
INFO: [RTMG 210-286] Generating pipelined shifter : 'naive_findClustersHLS2_lshr_384ns_64ns_384_7_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'naive_findClustersHLS2_lshr_384ns_9ns_384_7_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.189 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 693.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 45.038 seconds; current allocated memory: 153.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.171 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.829 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.411 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.16 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.115 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.632 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 27, Depth = 28, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (1.602 ns) exceeds the target (target clock period: 2.000 ns, clock uncertainty: 0.540 ns, effective delay budget: 1.460 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2' consists of the following:
	'call' operation ('_ln161', cluster.cpp:161) to 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' [904]  (1.602 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.583 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'lshr_384ns_64ns_384_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state151)
INFO: [RTGEN 206-100] Generating core module 'lshr_384ns_9ns_384_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.283 seconds; current allocated memory: 1.176 GB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'naive_findClustersHLS2_lshr_384ns_64ns_384_4_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'naive_findClustersHLS2_lshr_384ns_9ns_384_4_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.237 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.194 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 385.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.855 seconds; current allocated memory: 147.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.695 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.454 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.266 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.152 seconds; current allocated memory: 1.058 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.088 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.265 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'br' operation ('br_ln178', cluster.cpp:178) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'add' operation ('add_ln177_6', cluster.cpp:177) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 18, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.829 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' pipeline 'VITIS_LOOP_163_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state148)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.994 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.181 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 385.51 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 43.105 seconds; current allocated memory: 146.062 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.494 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 10ul>, 10ul>::_S_ref(std::array<Point, 10ul> const (&) [10], unsigned long)' into 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 10ul>::_S_ref(Point const (&) [10], unsigned long)' into 'std::array<Point, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:64:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.969 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.284 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.731 seconds; current allocated memory: 1.057 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:67) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:72) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_93_3' (cluster.cpp:93) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (cluster.cpp:123) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_6' (cluster.cpp:125) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:67) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_93_3' (cluster.cpp:93) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (cluster.cpp:123) in function 'naive_findClustersHLS1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:67) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_4' (cluster.cpp:99) in function 'naive_findClustersHLS1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (cluster.cpp:123) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.927 seconds; current allocated memory: 1.085 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_77_2' (cluster.cpp:77:26) in function 'naive_findClustersHLS1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_1' (cluster.cpp:76:22) in function 'naive_findClustersHLS1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_124_5' (cluster.cpp:124:23) in function 'naive_findClustersHLS1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.885 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_3_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_5_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_7_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:67) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.573 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln105_3', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln105', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln105', cluster.cpp:105) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln114', cluster.cpp:114) and 'icmp' operation ('icmp_ln93', cluster.cpp:93).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln111', cluster.cpp:111) of variable 'add_ln100_1', cluster.cpp:100 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln111', cluster.cpp:111) of variable 'hit.x', cluster.cpp:95 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' (loop 'VITIS_LOOP_93_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln111', cluster.cpp:111) of variable 'add_ln100_1', cluster.cpp:100 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:95) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_93_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_1_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_3_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_5_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_7_write_ln26', ./cluster.hpp:26->cluster.cpp:123) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_124_5_VITIS_LOOP_125_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_93_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_93_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6' pipeline 'VITIS_LOOP_124_5_VITIS_LOOP_125_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_124_5_VITIS_LOOP_125_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/debug' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS1/debug' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS1' is 9602 from HDL expression: (1'b1 == ap_CS_fsm_state105)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterArray_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.898 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.189 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS1.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 216.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 2 seconds. Elapsed time: 38.897 seconds; current allocated memory: 155.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.463 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.353 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.274 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.09 seconds; current allocated memory: 1.058 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.769 seconds; current allocated memory: 1.089 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.33 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln178', cluster.cpp:178) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln177', cluster.cpp:177) of variable 'hit.x', cluster.cpp:165 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.707 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state144)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.396 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.115 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.180 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 42.646 seconds; current allocated memory: 144.711 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.122 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'grid' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 12ul>, 12ul>::_S_ref(std::array<Point, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<int, 12ul>, 12ul>::_S_ref(std::array<int, 12ul> const (&) [12], unsigned long)' into 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 12ul>::_S_ref(Point const (&) [12], unsigned long)' into 'std::array<Point, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<int, 12ul>::_S_ref(int const (&) [12], unsigned long)' into 'std::array<int, 12ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<int, 12ul>, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-178] Inlining function 'std::array<int, 12ul>::operator[](unsigned long)' into 'naive_findClustersHLS2(std::array<std::array<int, 12ul>, 12ul>&)' (cluster.cpp:137:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 384-bits (cluster.cpp:137:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.86 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.552 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.296 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:140) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:145) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:140) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_163_3' (cluster.cpp:163) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:140) in function 'naive_findClustersHLS2' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_168_4' (cluster.cpp:168) in function 'naive_findClustersHLS2' completely with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.862 seconds; current allocated memory: 1.113 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_150_2' (cluster.cpp:150:27) in function 'naive_findClustersHLS2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_1' (cluster.cpp:149:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.131 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_10_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_12_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_14_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_16_write_ln26', ./cluster.hpp:26->cluster.cpp:140) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 6, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln175', cluster.cpp:175) and 'icmp' operation ('icmp_ln163', cluster.cpp:163).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_5_write_ln177', cluster.cpp:177) of variable 'add_ln169', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to enforce a carried dependence constraint (II = 13, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln177', cluster.cpp:177) of variable 'add_ln169_1', cluster.cpp:169 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:165) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 14, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.674 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_163_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2' is 13826 from HDL expression: (1'b1 == ap_CS_fsm_state145)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.319 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.036 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.207 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 44.086 seconds; current allocated memory: 148.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:15:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:21:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:35:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:36:17)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:36:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:52:68)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:70:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:81:17)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:81:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:95:28)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:95:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:96:30)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:103:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:120:46)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:135:23)
ERROR: [HLS 207-1226] expected a type (cluster.cpp:135:33)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:143:5)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:148:5)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:171:21)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.426 seconds; current allocated memory: 2.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:16:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:22:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:36:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:37:17)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:37:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:53:68)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:71:13)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:82:17)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:82:24)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:96:28)
ERROR: [HLS 207-2916] C++ requires a type specifier for all declarations (cluster.cpp:96:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:97:30)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:104:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:121:46)
ERROR: [HLS 207-3776] use of undeclared identifier 'Point' (cluster.cpp:136:23)
ERROR: [HLS 207-1226] expected a type (cluster.cpp:136:33)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:144:5)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:149:5)
ERROR: [HLS 207-3801] unknown type name 'Point' (cluster.cpp:172:21)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.077 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.142 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.591 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_216_2' (cluster.cpp:216) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_247_5' (cluster.cpp:247) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_216_2' (cluster.cpp:216) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_247_5' (cluster.cpp:247) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_223_3' (cluster.cpp:223) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_250_6' (cluster.cpp:250) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_215_1' (cluster.cpp:215:23) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_246_4' (cluster.cpp:246:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' (loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln231_2', cluster.cpp:231) and 'icmp' operation ('icmp_ln231_1', cluster.cpp:231).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' (loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'icmp' operation ('icmp_ln240', cluster.cpp:240) and 'icmp' operation ('icmp_ln231_5', cluster.cpp:231).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' (loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln237', cluster.cpp:237) of variable 'or_ln', cluster.cpp:237 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:231) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_215_1_VITIS_LOOP_216_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' (loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln259', cluster.cpp:259) of variable 'or_ln2', cluster.cpp:259 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:255) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' (loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln259', cluster.cpp:259) of variable 'or_ln2', cluster.cpp:259 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:255) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' (loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:255) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' (loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'): Unable to schedule 'load' operation ('clusterGrid_load_5', cluster.cpp:255) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' (loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'): Unable to schedule 'load' operation ('clusterGrid_load_7', cluster.cpp:255) on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 18, loop 'VITIS_LOOP_246_4_VITIS_LOOP_247_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_215_1_VITIS_LOOP_216_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2' pipeline 'VITIS_LOOP_215_1_VITIS_LOOP_216_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_246_4_VITIS_LOOP_247_5' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5' pipeline 'VITIS_LOOP_246_4_VITIS_LOOP_247_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_246_4_VITIS_LOOP_247_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 301.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 14.313 seconds; current allocated memory: 79.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.685 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:256:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:226:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:256:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:226:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.198 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:234) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
WARNING: [HLS 200-871] Estimated clock period (6.172 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' consists of the following:
	'icmp' operation ('icmp_ln234_3', cluster.cpp:234) [80]  (1.142 ns)
	'and' operation ('and_ln234_1', cluster.cpp:234) [81]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:234) [82]  (0.286 ns)
	'icmp' operation ('icmp_ln234_5', cluster.cpp:234) [86]  (1.142 ns)
	'and' operation ('and_ln234_2', cluster.cpp:234) [87]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:234) [88]  (0.286 ns)
	'icmp' operation ('icmp_ln234_7', cluster.cpp:234) [92]  (1.142 ns)
	'and' operation ('and_ln234_3', cluster.cpp:234) [93]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:234) [94]  (0.286 ns)
	'icmp' operation ('icmp_ln243', cluster.cpp:243) [97]  (1.142 ns)
	'select' operation ('maxClusterID', cluster.cpp:243) [99]  (0.286 ns)
	'store' operation ('minClusterID_write_ln244', cluster.cpp:244) of variable 'maxClusterID', cluster.cpp:243 on local variable 'minClusterID' [100]  (0.460 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:262) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_1_write_ln265', cluster.cpp:265) of variable 'or_ln265_2', cluster.cpp:265 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 6, Depth = 14, loop 'SecondPass_VITIS_LOOP_251_2'
WARNING: [HLS 200-871] Estimated clock period (3.736 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' consists of the following:
	'load' operation ('clusterGrid_load_1', cluster.cpp:262) on array 'clusterGrid' [64]  (1.297 ns)
	'store' operation ('clusterGrid_addr_write_ln263', cluster.cpp:263) of variable 'or_ln1', cluster.cpp:263 on array 'clusterGrid' [75]  (1.297 ns)
	blocking operation 1.142 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.749 seconds; current allocated memory: 1.115 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.02 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.834 seconds; current allocated memory: 78.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.583 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:256:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:226:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:256:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:226:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.047 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:234) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:262) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_1_write_ln265', cluster.cpp:265) of variable 'or_ln265_2', cluster.cpp:265 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_251_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.383 seconds; current allocated memory: 78.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.743 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:256:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:226:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:256:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:226:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.151 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_1_write_ln265', cluster.cpp:265) of variable 'or_ln265_2', cluster.cpp:265 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_251_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 12.776 seconds; current allocated memory: 79.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.611 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondPass' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:253:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_2' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:254:27)
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:259:17)
INFO: [HLS 214-291] Loop 'FirstPass' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:219:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_1' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:220:27)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:229:17)
INFO: [HLS 214-186] Unrolling loop 'SecondPass' (cluster.cpp:253:5) in function 'naive_findClustersHLS2' completely with a factor of 10 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_2' (cluster.cpp:254:27) in function 'naive_findClustersHLS2' completely with a factor of 10 (cluster.cpp:211:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_254_2' (cluster.cpp:254:27) in function 'naive_findClustersHLS2' has been removed because the loop is unrolled completely (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:259:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstPass' (cluster.cpp:219:5) in function 'naive_findClustersHLS2' completely with a factor of 10 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_1' (cluster.cpp:220:27) in function 'naive_findClustersHLS2' completely with a factor of 10 (cluster.cpp:211:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_220_1' (cluster.cpp:220:27) in function 'naive_findClustersHLS2' has been removed because the loop is unrolled completely (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:229:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to 'grid': Complete partitioning on dimension 2. (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform:==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.024 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:258:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:228:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:258:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:228:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to 'grid': Complete partitioning on dimension 2. (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.582 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:218:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:252:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_219_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4, loop 'FirstPass_VITIS_LOOP_219_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_253_2'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2' (loop 'SecondPass_VITIS_LOOP_253_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:263) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2' (loop 'SecondPass_VITIS_LOOP_253_2'): Unable to schedule 'store' operation ('clusterGrid_addr_1_write_ln267', cluster.cpp:267) of variable 'or_ln267_2', cluster.cpp:267 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_253_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_219_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_253_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2' pipeline 'SecondPass_VITIS_LOOP_253_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_253_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_address0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_we0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_d0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_address1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_we1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_0_d1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_0_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'naive_findClustersHLS2/grid_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS2/grid_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.113 seconds; current allocated memory: 1.122 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.766 seconds; current allocated memory: 84.691 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.589 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.819 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln263', cluster.cpp:263) of variable 'or_ln2', cluster.cpp:263 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:260) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln263', cluster.cpp:263) of variable 'or_ln263_2', cluster.cpp:263 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.229 seconds; current allocated memory: 79.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.631 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.973 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:233) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln263', cluster.cpp:263) of variable 'or_ln2', cluster.cpp:263 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:260) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln263', cluster.cpp:263) of variable 'or_ln263_2', cluster.cpp:263 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.411 seconds; current allocated memory: 78.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.713 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.065 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:233) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln263', cluster.cpp:263) of variable 'or_ln2', cluster.cpp:263 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:260) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln263', cluster.cpp:263) of variable 'or_ln263_2', cluster.cpp:263 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.638 seconds; current allocated memory: 78.977 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.796 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(int (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to 'grid': Block partitioning with factor 2 on dimension 2. (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.038 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:226) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:255) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln240', cluster.cpp:240) of variable 'or_ln', cluster.cpp:240 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:234) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:234) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln264', cluster.cpp:264) of variable 'or_ln2', cluster.cpp:264 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:261) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln264', cluster.cpp:264) of variable 'or_ln264_2', cluster.cpp:264 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'SecondPass_VITIS_LOOP_251_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.641 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.118 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.671 seconds; current allocated memory: 81.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'bit_t' (./cluster.hpp:15:9)
ERROR: [HLS 207-3755] typedef name must be an identifier (./cluster.hpp:15:15)
ERROR: [HLS 207-3776] use of undeclared identifier 'bit_t' (./cluster.hpp:47:92)
ERROR: [HLS 207-1226] expected a type (./cluster.hpp:47:106)
ERROR: [HLS 207-3801] unknown type name 'bit_t' (cluster.cpp:211:29)
WARNING: [HLS 207-5548] invalid variable expr  (cluster.cpp:212:64)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.416 seconds; current allocated memory: 0.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.473 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-248] Applying array_partition to 'grid': Block partitioning with factor 2 on dimension 2. (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid_1' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid_0' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.011 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.055 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:226) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:255) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln240', cluster.cpp:240) of variable 'or_ln', cluster.cpp:240 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:234) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:234) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln264', cluster.cpp:264) of variable 'or_ln2', cluster.cpp:264 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:261) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln264', cluster.cpp:264) of variable 'or_ln264_2', cluster.cpp:264 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 20, loop 'SecondPass_VITIS_LOOP_251_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_4ns_4_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.118 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 112.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.109 seconds; current allocated memory: 81.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.591 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'clusterGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.923 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_217_1' (cluster.cpp:217) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:216:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_217_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' (loop 'FirstPass_VITIS_LOOP_217_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln239', cluster.cpp:239) of variable 'or_ln', cluster.cpp:239 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:233) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_217_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln263', cluster.cpp:263) of variable 'or_ln2', cluster.cpp:263 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:260) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln263', cluster.cpp:263) of variable 'or_ln263_2', cluster.cpp:263 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_217_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1' pipeline 'FirstPass_VITIS_LOOP_217_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_217_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/clusterGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.116 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.479 seconds; current allocated memory: 79.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.164 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.499 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.063 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_249_2' (cluster.cpp:249) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_272_4' (cluster.cpp:272) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_249_2' (cluster.cpp:249) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:224) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:253) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.087 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:248:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_271_3' (cluster.cpp:271:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln238', cluster.cpp:238) of variable 'select_ln232_3', cluster.cpp:232 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:232) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln238', cluster.cpp:238) of variable 'select_ln232_3', cluster.cpp:232 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:232) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_249_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' (loop 'SecondPass_VITIS_LOOP_249_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln262', cluster.cpp:262) of variable 'clusterGrid_load_1', cluster.cpp:259 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:259) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' (loop 'SecondPass_VITIS_LOOP_249_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' (loop 'SecondPass_VITIS_LOOP_249_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:258) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' (loop 'SecondPass_VITIS_LOOP_249_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:258) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' (loop 'SecondPass_VITIS_LOOP_249_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln262', cluster.cpp:262) of variable 'clusterGrid_load_5', cluster.cpp:259 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_249_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_271_3_VITIS_LOOP_272_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_271_3_VITIS_LOOP_272_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_271_3_VITIS_LOOP_272_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_249_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2' pipeline 'SecondPass_VITIS_LOOP_249_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_249_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_271_3_VITIS_LOOP_272_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_271_3_VITIS_LOOP_272_4' pipeline 'VITIS_LOOP_271_3_VITIS_LOOP_272_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_271_3_VITIS_LOOP_272_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.143 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.908 seconds; current allocated memory: 98.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.711 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-248] Applying array_reshape to 'clusterGrid': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (cluster.cpp:213:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.542 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] cluster.cpp:211: in function 'naive_findClustersHLS2': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_1' (cluster.cpp:219) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_273_4' (cluster.cpp:273) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_219_1' (cluster.cpp:219) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:213:9) to (cluster.cpp:219:27) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:213:9) to (cluster.cpp:250:27) in function 'naive_findClustersHLS2'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:218:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_272_3' (cluster.cpp:272:23) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_219_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' (loop 'FirstPass_VITIS_LOOP_219_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln233_3', cluster.cpp:233) and 'icmp' operation ('icmp_ln233_5', cluster.cpp:233).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'FirstPass_VITIS_LOOP_219_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'lshr' operation ('lshr_ln259_3', cluster.cpp:259) and 'lshr' operation ('lshr_ln259', cluster.cpp:259).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'lshr' operation ('lshr_ln259_3', cluster.cpp:259) and 'lshr' operation ('lshr_ln259', cluster.cpp:259).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'lshr' operation ('lshr_ln259_3', cluster.cpp:259) and 'lshr' operation ('lshr_ln259', cluster.cpp:259).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_272_3_VITIS_LOOP_273_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_272_3_VITIS_LOOP_273_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_272_3_VITIS_LOOP_273_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1' pipeline 'FirstPass_VITIS_LOOP_219_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' is 55418 from HDL expression: ((icmp_ln249_fu_172_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.728 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_272_3_VITIS_LOOP_273_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_VITIS_LOOP_272_3_VITIS_LOOP_273_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.148 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 21.184 seconds; current allocated memory: 106.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.745 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.423 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_274_3' (cluster.cpp:274) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:254) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:273:5) in function 'naive_findClustersHLS2'.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln263', cluster.cpp:263) of variable 'clusterGrid_load_1', cluster.cpp:260 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:260) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:259) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln263', cluster.cpp:263) of variable 'clusterGrid_load_5', cluster.cpp:260 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_274_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_VITIS_LOOP_274_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CreateResult_VITIS_LOOP_274_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_274_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_274_3' pipeline 'CreateResult_VITIS_LOOP_274_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_274_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.134 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.576 seconds; current allocated memory: 98.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.074 seconds; current allocated memory: 11.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.593 seconds; current allocated memory: 0.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.608 seconds; current allocated memory: 0.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.667 seconds; current allocated memory: 0.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.511 seconds; current allocated memory: 0.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 970.379 MB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.42 seconds; current allocated memory: 970.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 970.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 970.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 970.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 970.379 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_3' (cluster.cpp:275) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:255) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 983.543 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:274:5) in function 'naive_findClustersHLS2'.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1013.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1017.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1018.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1020.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1020.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln264', cluster.cpp:264) of variable 'clusterGrid_load_1', cluster.cpp:261 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:261) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln264', cluster.cpp:264) of variable 'clusterGrid_load_5', cluster.cpp:261 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1021.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1021.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_VITIS_LOOP_275_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CreateResult_VITIS_LOOP_275_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1021.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1022.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1022.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1022.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1023.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' pipeline 'CreateResult_VITIS_LOOP_275_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 1.018 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 19.063 seconds; current allocated memory: 72.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (cluster.cpp:277:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (cluster.cpp:212:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file cluster.cpp
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.673 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.504 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_1' (cluster.cpp:219) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_276_3' (cluster.cpp:276) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_219_1' (cluster.cpp:219) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_251_2' (cluster.cpp:251) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:226) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:256) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_CreateResult_proc' (cluster.cpp:275) to a process function for dataflow in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-712] Applying dataflow to function 'naive_findClustersHLS2' (cluster.cpp:211:1), detected/extracted 2 process function(s): 
	 'Loop_1_proc'
	 'Loop_CreateResult_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:275:5) in function 'Loop_CreateResult_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:218:5) in function 'Loop_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:250:5) in function 'Loop_1_proc'.
WARNING: [HLS 200-946] Cannot merge loops in region 'Loop_1_proc': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'Loop_1_proc': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_219_1'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1' (loop 'FirstPass_VITIS_LOOP_219_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln240', cluster.cpp:240) of variable 'select_ln234_3', cluster.cpp:234 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:234) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1' (loop 'FirstPass_VITIS_LOOP_219_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln240', cluster.cpp:240) of variable 'select_ln234_3', cluster.cpp:234 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:234) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_219_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_251_2'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln265', cluster.cpp:265) of variable 'clusterGrid_load_1', cluster.cpp:262 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:262) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:262) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' (loop 'SecondPass_VITIS_LOOP_251_2'): Unable to schedule 'store' operation ('clusterGrid_addr_2_write_ln265', cluster.cpp:265) of variable 'clusterGrid_load_5', cluster.cpp:262 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_251_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_CreateResult_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_VITIS_LOOP_276_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CreateResult_VITIS_LOOP_276_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_219_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1' pipeline 'FirstPass_VITIS_LOOP_219_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc_Pipeline_FirstPass_VITIS_LOOP_219_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_251_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2' pipeline 'SecondPass_VITIS_LOOP_251_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc_Pipeline_SecondPass_VITIS_LOOP_251_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_CreateResult_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_CreateResult_proc' pipeline 'CreateResult_VITIS_LOOP_276_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_CreateResult_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [HLS 200-740] Implementing PIPO naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.151 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.968 seconds; current allocated memory: 110.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5575] '#pragma HLS unroll' can only be applied inside loop body (cluster.cpp:276:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.645 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.074 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_275_3' (cluster.cpp:275) in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_218_1' (cluster.cpp:218) in function 'naive_findClustersHLS2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_250_2' (cluster.cpp:250) in function 'naive_findClustersHLS2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'FirstNeighbors' (cluster.cpp:225) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SecondNeighbors' (cluster.cpp:255) in function 'naive_findClustersHLS2' completely with a factor of 4.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.098 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:217:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:249:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:274:5) in function 'naive_findClustersHLS2'.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'naive_findClustersHLS2': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_VITIS_LOOP_218_1'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' (loop 'FirstPass_VITIS_LOOP_218_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_2_write_ln239', cluster.cpp:239) of variable 'select_ln233_3', cluster.cpp:233 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:233) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'FirstPass_VITIS_LOOP_218_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_VITIS_LOOP_250_2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_1_write_ln264', cluster.cpp:264) of variable 'clusterGrid_load_1', cluster.cpp:261 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_1', cluster.cpp:261) on array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_3', cluster.cpp:261) on array 'clusterGrid' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_4', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'load' operation ('clusterGrid_load_6', cluster.cpp:260) on array 'clusterGrid' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' (loop 'SecondPass_VITIS_LOOP_250_2'): Unable to schedule 'store' operation ('clusterGrid_addr_3_write_ln264', cluster.cpp:264) of variable 'clusterGrid_load_5', cluster.cpp:261 on array 'clusterGrid' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 13, loop 'SecondPass_VITIS_LOOP_250_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_VITIS_LOOP_275_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'CreateResult_VITIS_LOOP_275_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_VITIS_LOOP_218_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1' pipeline 'FirstPass_VITIS_LOOP_218_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_VITIS_LOOP_218_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_VITIS_LOOP_250_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2' pipeline 'SecondPass_VITIS_LOOP_250_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_VITIS_LOOP_250_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3' pipeline 'CreateResult_VITIS_LOOP_275_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_VITIS_LOOP_275_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.154 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.85 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.275 seconds; current allocated memory: 99.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:215:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.48 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:261:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:231:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:261:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:231:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid' due to pipeline pragma (cluster.cpp:226:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid' due to pipeline pragma (cluster.cpp:226:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:213:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.085 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.056 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.082 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:223:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:253:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:279:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' (loop 'FirstPass_FirstPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln242', cluster.cpp:242) of variable 'minClusterID', cluster.cpp:237 on array 'clusterGrid' and 'load' operation ('clusterGrid_load_2', cluster.cpp:235) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'FirstPass_FirstPassInner'
WARNING: [HLS 200-871] Estimated clock period (9.268 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' consists of the following:
	'load' operation ('clusterGrid_load', cluster.cpp:235) on array 'clusterGrid' [117]  (1.297 ns)
	'mux' operation ('tmp', cluster.cpp:235) [120]  (0.502 ns)
	'mux' operation ('neighborID', cluster.cpp:235) [125]  (0.460 ns)
	'icmp' operation ('icmp_ln237', cluster.cpp:237) [126]  (1.142 ns)
	'and' operation ('and_ln237', cluster.cpp:237) [128]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:237) [129]  (0.286 ns)
	'icmp' operation ('icmp_ln237_3', cluster.cpp:237) [140]  (1.142 ns)
	'and' operation ('and_ln237_1', cluster.cpp:237) [141]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:237) [142]  (0.286 ns)
	'icmp' operation ('icmp_ln237_5', cluster.cpp:237) [153]  (1.142 ns)
	'and' operation ('and_ln237_2', cluster.cpp:237) [154]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:237) [155]  (0.286 ns)
	'icmp' operation ('icmp_ln237_7', cluster.cpp:237) [166]  (1.142 ns)
	'and' operation ('and_ln237_3', cluster.cpp:237) [167]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:237) [168]  (0.286 ns)
	'store' operation ('clusterGrid_3_addr_write_ln242', cluster.cpp:242) of variable 'minClusterID', cluster.cpp:237 on array 'clusterGrid_3' [189]  (1.297 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln269', cluster.cpp:269) of variable 'newID', cluster.cpp:268 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:258) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln269', cluster.cpp:269) of variable 'newID', cluster.cpp:268 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:258) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln269', cluster.cpp:269) of variable 'newID', cluster.cpp:268 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:258) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln269', cluster.cpp:269) of variable 'newID', cluster.cpp:268 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:258) on array 'clusterGrid'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('clusterGrid_addr_write_ln269', cluster.cpp:269) of variable 'newID', cluster.cpp:268 on array 'clusterGrid' and 'load' operation ('clusterGrid_load', cluster.cpp:258) on array 'clusterGrid'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 14, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' pipeline 'FirstPass_FirstPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'SecondPass_SecondPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' pipeline 'SecondPass_SecondPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.150 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 18.668 seconds; current allocated memory: 114.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'clusterGrid' (cluster.cpp:216:31)
WARNING: [HLS 207-5548] invalid variable expr  (cluster.cpp:216:31)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.681 seconds; current allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.087 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:263:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:263:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid1': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:213:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid2': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:214:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.796 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.067 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:33) to (cluster.cpp:288:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.093 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:255:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:281:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' (loop 'FirstPass_FirstPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid1_addr_write_ln244', cluster.cpp:244) of variable 'minClusterID', cluster.cpp:239 on array 'clusterGrid1' and 'load' operation ('clusterGrid1_load_2', cluster.cpp:237) on array 'clusterGrid1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'FirstPass_FirstPassInner'
WARNING: [HLS 200-871] Estimated clock period (9.268 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' consists of the following:
	'load' operation ('clusterGrid1_load', cluster.cpp:237) on array 'clusterGrid1' [117]  (1.297 ns)
	'mux' operation ('tmp', cluster.cpp:237) [120]  (0.502 ns)
	'mux' operation ('neighborID', cluster.cpp:237) [125]  (0.460 ns)
	'icmp' operation ('icmp_ln239_1', cluster.cpp:239) [127]  (1.142 ns)
	'and' operation ('and_ln239', cluster.cpp:239) [128]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [129]  (0.286 ns)
	'icmp' operation ('icmp_ln239_3', cluster.cpp:239) [140]  (1.142 ns)
	'and' operation ('and_ln239_1', cluster.cpp:239) [141]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [142]  (0.286 ns)
	'icmp' operation ('icmp_ln239_5', cluster.cpp:239) [153]  (1.142 ns)
	'and' operation ('and_ln239_2', cluster.cpp:239) [154]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [155]  (0.286 ns)
	'icmp' operation ('icmp_ln239_7', cluster.cpp:239) [166]  (1.142 ns)
	'and' operation ('and_ln239_3', cluster.cpp:239) [167]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [168]  (0.286 ns)
	'store' operation ('clusterGrid1_2_addr_write_ln244', cluster.cpp:244) of variable 'minClusterID', cluster.cpp:239 on array 'clusterGrid1_2' [179]  (1.297 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' pipeline 'FirstPass_FirstPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' pipeline 'SecondPass_SecondPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.924 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.177 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 21.093 seconds; current allocated memory: 131.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.489 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:263:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:263:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:228:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid1': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:213:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid2': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:214:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.067 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.057 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:33) to (cluster.cpp:288:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:255:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:281:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' (loop 'FirstPass_FirstPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid1_addr_write_ln248', cluster.cpp:248) of variable 'minClusterID', cluster.cpp:239 on array 'clusterGrid1' and 'load' operation ('clusterGrid1_load_2', cluster.cpp:237) on array 'clusterGrid1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 11, loop 'FirstPass_FirstPassInner'
WARNING: [HLS 200-871] Estimated clock period (9.268 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' consists of the following:
	'load' operation ('clusterGrid1_load', cluster.cpp:237) on array 'clusterGrid1' [117]  (1.297 ns)
	'mux' operation ('tmp', cluster.cpp:237) [120]  (0.502 ns)
	'mux' operation ('neighborID', cluster.cpp:237) [125]  (0.460 ns)
	'icmp' operation ('icmp_ln239', cluster.cpp:239) [126]  (1.142 ns)
	'and' operation ('and_ln239', cluster.cpp:239) [128]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [129]  (0.286 ns)
	'icmp' operation ('icmp_ln239_3', cluster.cpp:239) [140]  (1.142 ns)
	'and' operation ('and_ln239_1', cluster.cpp:239) [141]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [142]  (0.286 ns)
	'icmp' operation ('icmp_ln239_5', cluster.cpp:239) [153]  (1.142 ns)
	'and' operation ('and_ln239_2', cluster.cpp:239) [154]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [155]  (0.286 ns)
	'icmp' operation ('icmp_ln239_7', cluster.cpp:239) [166]  (1.142 ns)
	'and' operation ('and_ln239_3', cluster.cpp:239) [167]  (0.000 ns)
	'select' operation ('minClusterID', cluster.cpp:239) [168]  (0.286 ns)
	'store' operation ('clusterGrid1_4_addr_write_ln248', cluster.cpp:248) of variable 'minClusterID', cluster.cpp:239 on array 'clusterGrid1_4' [189]  (1.297 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' pipeline 'FirstPass_FirstPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' pipeline 'SecondPass_SecondPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.167 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 107.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 19.259 seconds; current allocated memory: 132.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.498 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:263:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:263:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid1' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'clusterGrid2' due to pipeline pragma (cluster.cpp:258:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid1': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:213:9)
INFO: [HLS 214-248] Applying array_partition to 'clusterGrid2': Cyclic partitioning with factor 2 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (cluster.cpp:214:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.08 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.056 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:33) to (cluster.cpp:288:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.083 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:255:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:281:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 9, Depth = 9, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' (loop 'SecondPass_SecondPassInner'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2' and 'store' operation ('clusterGrid2_addr_write_ln271', cluster.cpp:271) of variable 'newID', cluster.cpp:270 on array 'clusterGrid2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' pipeline 'SecondPass_SecondPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_4ns_3ns_2_8_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.822 seconds; current allocated memory: 1.167 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 18.979 seconds; current allocated memory: 131.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.094 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:262:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:262:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.492 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:284:33) to (cluster.cpp:286:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:254:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:279:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 10, Depth = 10, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.150 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 18.798 seconds; current allocated memory: 108.707 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.408 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:262:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:262:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.915 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.055 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:284:33) to (cluster.cpp:286:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.079 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:254:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:279:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 5, Depth = 5, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.145 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 288.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.153 seconds; current allocated memory: 109.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.506 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:262:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:262:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.003 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:284:33) to (cluster.cpp:286:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:254:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:279:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 14, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 15, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'CreateResult_CreateResultInner'
WARNING: [HLS 200-871] Estimated clock period (2.265 ns) exceeds the target (target clock period: 2.000 ns, clock uncertainty: 0.540 ns, effective delay budget: 1.460 ns).
WARNING: [HLS 200-1016] The critical path in module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' consists of the following:
	'alloca' operation ('j') [5]  (0.000 ns)
	'load' operation ('j_load', cluster.cpp:281) on local variable 'j' [22]  (0.000 ns)
	'icmp' operation ('icmp_ln281', cluster.cpp:281) [27]  (0.809 ns)
	'select' operation ('select_ln279', cluster.cpp:279) [28]  (0.187 ns)
	'add' operation ('add_ln281', cluster.cpp:281) [61]  (0.809 ns)
	'store' operation ('j_write_ln281', cluster.cpp:281) of variable 'add_ln281', cluster.cpp:281 on local variable 'j' [64]  (0.460 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' pipeline 'FirstPass_FirstPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' pipeline 'SecondPass_SecondPassInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.151 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 441.50 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 16.696 seconds; current allocated memory: 109.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.347 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:262:17)
INFO: [HLS 214-291] Loop 'FirstNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:233:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:262:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-186] Unrolling loop 'FirstNeighbors' (cluster.cpp:233:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.935 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:284:33) to (cluster.cpp:286:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:254:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:279:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 10, Depth = 10, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.150 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 16.018 seconds; current allocated memory: 109.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:236:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:238:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:238:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:238:65)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:242:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:244:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:244:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:244:65)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:248:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:250:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:250:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:250:65)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:254:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:256:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:256:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'neighborID' (cluster.cpp:256:65)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.666 seconds; current allocated memory: 0.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.957 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'SecondNeighbors' is marked as complete unroll implied by the pipeline pragma (cluster.cpp:276:17)
INFO: [HLS 214-186] Unrolling loop 'SecondNeighbors' (cluster.cpp:276:17) in function 'naive_findClustersHLS2' completely with a factor of 4 (cluster.cpp:211:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.466 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:298:33) to (cluster.cpp:300:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:268:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:293:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 10, Depth = 10, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.150 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.513 seconds; current allocated memory: 109.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:266:21)
INFO: [HLS 207-4436] 'neighborIDs' declared here (cluster.cpp:258:21)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:266:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:266:77)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:267:21)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:267:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:267:77)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:268:21)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:268:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:268:77)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:269:21)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:269:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'neighborID'; did you mean 'neighborIDs'? (cluster.cpp:269:77)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:271:96)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:272:84)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:273:84)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:274:84)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.478 seconds; current allocated memory: 0.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:271:96)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:272:84)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:273:84)
WARNING: [HLS 207-5286] expression result unused (cluster.cpp:274:84)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.352 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.514 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.057 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:281:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM' (cluster.cpp:217): 'clusterGrid2' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.124 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.613 seconds; current allocated memory: 85.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.199 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.764 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.054 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:33) to (cluster.cpp:288:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:252:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:281:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 10, Depth = 10, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.857 seconds; current allocated memory: 1.145 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 19.264 seconds; current allocated memory: 109.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.352 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:211:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:211:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.518 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.061 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'naive_findClustersHLS2' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:287:33) to (cluster.cpp:289:13) in function 'naive_findClustersHLS2'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.085 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:225:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:252:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:282:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.151 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.078 seconds; current allocated memory: 109.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.723 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.427 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:9) to (cluster.cpp:285:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:226:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:253:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:283:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 1.131 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.618 seconds; current allocated memory: 89.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.006 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:288:9) to (cluster.cpp:287:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.084 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:227:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:255:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:285:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.131 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 18.017 seconds; current allocated memory: 89.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'minID' (cluster.cpp:272:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.423 seconds; current allocated memory: 0.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.895 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-248] Applying array_partition to 'neighborIDs': Complete partitioning on dimension 1. (cluster.cpp:233:22)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.486 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.055 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:286:9) to (cluster.cpp:285:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:227:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:254:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:283:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 8, Depth = 8, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.124 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.13 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.781 seconds; current allocated memory: 88.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
ERROR: [HLS 207-1219] expected ';' at end of declaration (cluster.cpp:233:102)
ERROR: [HLS 207-1219] expected ';' at end of declaration (cluster.cpp:234:102)
ERROR: [HLS 207-1219] expected ';' at end of declaration (cluster.cpp:235:102)
ERROR: [HLS 207-1219] expected ';' at end of declaration (cluster.cpp:236:102)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.317 seconds; current allocated memory: 0.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.234 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.59 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.055 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:281:9) to (cluster.cpp:280:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.078 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:227:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:251:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:278:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 8, Depth = 8, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.124 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 184.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.914 seconds; current allocated memory: 87.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./clustering/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name naive_findClustersHLS2 naive_findClustersHLS2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.896 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.663 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.056 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:283:9) to (cluster.cpp:282:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:227:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:252:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:280:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.127 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.294 seconds; current allocated memory: 89.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.66 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'std::array<Point, 10ul>::array()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::array()' into 'std::array<std::array<Point, 10ul>, 10ul>::array()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 10ul>, 10ul>::_S_ref(std::array<Point, 10ul> const (&) [10], unsigned long)' into 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 10ul>::_S_ref(Point const (&) [10], unsigned long)' into 'std::array<Point, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::array()' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.569 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.064 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:142) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:147) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_3' (cluster.cpp:168) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_6' (cluster.cpp:200) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:142) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_168_3' (cluster.cpp:168) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:142) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_174_4' (cluster.cpp:174) in function 'naive_findClustersHLS1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.093 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_2' (cluster.cpp:152:27) in function 'naive_findClustersHLS1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_1' (cluster.cpp:151:23) in function 'naive_findClustersHLS1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_5' (cluster.cpp:199:23) in function 'naive_findClustersHLS1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_3_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_5_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_7_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln180_3', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln180', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln180', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln189', cluster.cpp:189) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln186', cluster.cpp:186) of variable 'add_ln175_1', cluster.cpp:175 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln186', cluster.cpp:186) of variable 'hit.x', cluster.cpp:170 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln186', cluster.cpp:186) of variable 'add_ln175_1', cluster.cpp:175 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_168_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_1_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_3_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_5_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_7_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_199_5_VITIS_LOOP_200_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_168_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' pipeline 'VITIS_LOOP_199_5_VITIS_LOOP_200_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/debug' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS1/debug' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS1' is 9602 from HDL expression: (1'b1 == ap_CS_fsm_state60)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterArray_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.192 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.191 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS1.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 216.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 25.403 seconds; current allocated memory: 151.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.744 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point()' into 'std::array<Point, 10ul>::array()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::array()' into 'std::array<std::array<Point, 10ul>, 10ul>::array()' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<Point, 10ul>, 10ul>::_S_ref(std::array<Point, 10ul> const (&) [10], unsigned long)' into 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<Point, 10ul>::_S_ref(Point const (&) [10], unsigned long)' into 'std::array<Point, 10ul>::operator[](unsigned long)' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)
INFO: [HLS 214-178] Inlining function 'Point::Point() (.7)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::array()' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<Point, 10ul>, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'std::array<Point, 10ul>::operator[](unsigned long)' into 'naive_findClustersHLS1(int (*) [10], bool)' (cluster.cpp:134:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.366 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.060 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (cluster.cpp:142) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (cluster.cpp:147) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_168_3' (cluster.cpp:168) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_6' (cluster.cpp:200) in function 'naive_findClustersHLS1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (cluster.cpp:142) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_168_3' (cluster.cpp:168) in function 'naive_findClustersHLS1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (cluster.cpp:142) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_174_4' (cluster.cpp:174) in function 'naive_findClustersHLS1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1' (E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94) in function 'naive_findClustersHLS1' completely with a factor of 9.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.088 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_152_2' (cluster.cpp:152:27) in function 'naive_findClustersHLS1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_151_1' (cluster.cpp:151:23) in function 'naive_findClustersHLS1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_5' (cluster.cpp:199:23) in function 'naive_findClustersHLS1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_3_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_5_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_7_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterGrid_x_addr_8_write_ln37', ./cluster.hpp:37->cluster.cpp:142) of constant 0 on array 'clusterGrid_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterGrid_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_168_3'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln180_3', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln180', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln180', cluster.cpp:180) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln189', cluster.cpp:189) and 'icmp' operation ('icmp_ln168', cluster.cpp:168).
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_4_write_ln186', cluster.cpp:186) of variable 'add_ln175_1', cluster.cpp:175 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_6_write_ln186', cluster.cpp:186) of variable 'hit.x', cluster.cpp:170 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
WARNING: [HLS 200-880] The II Violation in module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' (loop 'VITIS_LOOP_168_3'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('stack_x_addr_7_write_ln186', cluster.cpp:186) of variable 'add_ln175_1', cluster.cpp:175 on array 'stack_x' and 'load' operation ('hit.x', cluster.cpp:170) on array 'stack_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 11, loop 'VITIS_LOOP_168_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_1_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_3_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_5_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
WARNING: [HLS 200-885] The II Violation in module 'naive_findClustersHLS1_Pipeline_4' (loop 'Loop 1'): Unable to schedule 'store' operation ('clusterArray_x_addr_7_write_ln37', ./cluster.hpp:37->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->E:/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:94->cluster.cpp:198) of constant 0 on array 'clusterArray_x' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'clusterArray_x'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 5, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_199_5_VITIS_LOOP_200_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_168_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_168_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6' pipeline 'VITIS_LOOP_199_5_VITIS_LOOP_200_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS1/debug' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'naive_findClustersHLS1/debug' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'naive_findClustersHLS1' is 9602 from HDL expression: (1'b1 == ap_CS_fsm_state60)
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS1'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterArray_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_clusterGrid_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS1_stack_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.139 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.188 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS1.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 216.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 25.113 seconds; current allocated memory: 153.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=5
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 5 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] Analyzing design file 'cluster.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:217:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (cluster.cpp:218:9)
INFO: [HLS 200-10] Analyzing design file 'generate.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.433 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'Point::Point(int, int, int)' into 'naive_findClustersHLS2(ap_int<1> (*) [12], Point (*) [12])' (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'pointsGrid' with compact=bit mode in 96-bits (cluster.cpp:212:0)
INFO: [HLS 214-241] Aggregating bram variable 'grid' with compact=bit mode in 1-bits (cluster.cpp:212:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.259 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.056 GB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cluster.cpp:283:9) to (cluster.cpp:282:9) in function 'naive_findClustersHLS2'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.080 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'FirstPass' (cluster.cpp:227:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'SecondPass' (cluster.cpp:252:5) in function 'naive_findClustersHLS2'.
INFO: [XFORM 203-541] Flattening a loop nest 'CreateResult' (cluster.cpp:280:5) in function 'naive_findClustersHLS2'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'naive_findClustersHLS2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FirstPass_FirstPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 4, Depth = 4, loop 'FirstPass_FirstPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SecondPass_SecondPassInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 11, Final II = 11, Depth = 11, loop 'SecondPass_SecondPassInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CreateResult_CreateResultInner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CreateResult_CreateResultInner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'clusterGrid2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'FirstPass_FirstPassInner' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_FirstPass_FirstPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_SecondPass_SecondPassInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner' pipeline 'CreateResult_CreateResultInner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2_Pipeline_CreateResult_CreateResultInner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'naive_findClustersHLS2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/grid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'naive_findClustersHLS2/pointsGrid' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'naive_findClustersHLS2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'naive_findClustersHLS2'.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'naive_findClustersHLS2_clusterGrid2_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 5', using 5 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.127 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for naive_findClustersHLS2.
INFO: [VLOG 209-307] Generating Verilog RTL for naive_findClustersHLS2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 166.61 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 17.008 seconds; current allocated memory: 89.531 MB.
