

================================================================
== Vitis HLS Report for 'mp_mul_149_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:31:42 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_114 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 15 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 16 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 17 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 18 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 19 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 20 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 21 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 22 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 23 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_35 = load i4 %j" [src/generic/fp_generic.c:145]   --->   Operation 26 'load' 'j_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_35, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 27 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_35, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 28 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 29 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 30 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i4 %j_35" [src/generic/fp_generic.c:145]   --->   Operation 31 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i3 %trunc_ln145" [src/generic/fp_generic.c:145]   --->   Operation 32 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145" [src/generic/fp_generic.c:145]   --->   Operation 33 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 34 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_35" [src/generic/fp_generic.c:145]   --->   Operation 35 'sub' 'sub_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bit_sel6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %sub_ln145, i4 3" [src/generic/fp_generic.c:145]   --->   Operation 36 'bitselect' 'bit_sel6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%xor_ln145 = xor i1 %bit_sel6, i1 1" [src/generic/fp_generic.c:145]   --->   Operation 37 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln145_26 = trunc i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 38 'trunc' 'trunc_ln145_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln145, i3 %trunc_ln145_26" [src/generic/fp_generic.c:145]   --->   Operation 39 'bitconcatenate' 'add_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln145_24 = zext i4 %add_ln" [src/generic/fp_generic.c:145]   --->   Operation 40 'zext' 'zext_ln145_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_24" [src/generic/fp_generic.c:145]   --->   Operation 41 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 42 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_load = load i3 %a_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:145]   --->   Operation 44 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 45 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 46 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 47 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 48 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 49 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 50 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_135 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 51 'zext' 'zext_ln105_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 52 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_135, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 53 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 54 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_135, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 55 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 56 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 57 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_135, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 57 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 58 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 59 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106_201 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 60 'trunc' 'trunc_ln106_201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_135, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_202 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 62 'trunc' 'trunc_ln106_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_203 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 64 'trunc' 'trunc_ln106_203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 65 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 67 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 68 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_356" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 69 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_202" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 70 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln123_125 = zext i32 %trunc_ln106_201" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 71 'zext' 'zext_ln123_125' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_125" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 72 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_126 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 73 'zext' 'zext_ln123_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_126, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 74 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 76 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_166 = zext i2 %tmp_357" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln106_166' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_167 = zext i32 %tmp_358" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln106_167' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_168 = zext i32 %tmp_359" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln106_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_203" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 80 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_156 = add i32 %trunc_ln106_203, i32 %tmp_358" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 81 'add' 'add_ln130_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_167" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_125 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 83 'zext' 'zext_ln130_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130_151 = add i33 %zext_ln106_168, i33 %zext_ln106_166" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 84 'add' 'add_ln130_151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_151" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 85 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130_126 = zext i33 %add_ln130_151" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 86 'zext' 'zext_ln130_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_156" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 87 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (2.59ns)   --->   "%temp_66 = add i34 %zext_ln130_126, i34 %zext_ln130_125" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'add' 'temp_66' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_66, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 89 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v_114_load = load i64 %v_114" [src/generic/fp_generic.c:146]   --->   Operation 90 'load' 'v_114_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_360, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 92 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_361, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 93 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 94 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 95 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 96 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (3.52ns)   --->   "%v_170 = add i64 %or_ln, i64 %v_114_load" [src/generic/fp_generic.c:146]   --->   Operation 97 'add' 'v_170' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_170, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 98 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 99 'xor' 'xor_ln105_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 100 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_62 = xor i64 %or_ln105, i64 %v_170" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 101 'xor' 'xor_ln105_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 102 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_136 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 103 'zext' 'zext_ln105_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 104 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 105 'bitconcatenate' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln34, i64 %zext_ln105_136" [src/generic/fp_generic.c:147]   --->   Operation 106 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_170, i64 %v_114" [src/generic/fp_generic.c:140]   --->   Operation 107 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%u_95_out_load = load i64 %u_95_out" [src/generic/fp_generic.c:147]   --->   Operation 108 'load' 'u_95_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 109 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_95_out" [src/generic/fp_generic.c:140]   --->   Operation 110 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%v_114_load24 = load i64 %v_114"   --->   Operation 130 'load' 'v_114_load24' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load24"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 111 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 112 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 114 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 115 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%xor_ln147_37 = xor i64 %tempReg, i64 %u_95_out_load" [src/generic/fp_generic.c:147]   --->   Operation 116 'xor' 'xor_ln147_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_39)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_37" [src/generic/fp_generic.c:147]   --->   Operation 117 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 118 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_41 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 119 'xor' 'xor_ln147_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 120 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_41, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 121 'bitconcatenate' 'xor_ln147_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_s, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 122 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_39 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_20 = or i64 %xor_ln147_39, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 124 'or' 'or_ln147_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_20, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 125 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 126 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 127 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 128 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 129 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_114_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_95_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_114                   (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
i_read                  (read             ) [ 00000000000]
indvars_iv31_read       (read             ) [ 00000000000]
zext_ln143_read         (read             ) [ 00000000000]
v_017_read              (read             ) [ 00000000000]
i_cast                  (zext             ) [ 01100000000]
zext_ln143_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_35                    (load             ) [ 01100000000]
icmp_ln144              (icmp             ) [ 01111111110]
add_ln144               (add              ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
trunc_ln145             (trunc            ) [ 00000000000]
zext_ln145              (zext             ) [ 00000000000]
a_addr                  (getelementptr    ) [ 01010000000]
sub_ln145               (sub              ) [ 00000000000]
bit_sel6                (bitselect        ) [ 00000000000]
xor_ln145               (xor              ) [ 00000000000]
trunc_ln145_26          (trunc            ) [ 00000000000]
add_ln                  (bitconcatenate   ) [ 00000000000]
zext_ln145_24           (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
a_load                  (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_135          (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_201         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_202         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_203         (trunc            ) [ 01000011000]
tmp_356                 (partselect       ) [ 01000010000]
tmp_358                 (partselect       ) [ 01000011000]
tmp_359                 (partselect       ) [ 01000011000]
tmp_360                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_125          (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_126          (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_357                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_166          (zext             ) [ 00000000000]
zext_ln106_167          (zext             ) [ 00000000000]
zext_ln106_168          (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130_156           (add              ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
zext_ln130_125          (zext             ) [ 00000000000]
add_ln130_151           (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_126          (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_66                 (add              ) [ 00000000000]
tmp_361                 (partselect       ) [ 01000000100]
v_114_load              (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_170                   (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_61            (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_62            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_136          (zext             ) [ 00000000000]
tmp_s                   (partselect       ) [ 00000000000]
or_ln34                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_95_out_load           (load             ) [ 01000000001]
v                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_out_load              (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln144      (specloopname     ) [ 00000000000]
xor_ln147               (xor              ) [ 00000000000]
xor_ln147_37            (xor              ) [ 00000000000]
or_ln147                (or               ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln147_41            (xor              ) [ 00000000000]
trunc_ln147             (trunc            ) [ 00000000000]
xor_ln147_s             (bitconcatenate   ) [ 00000000000]
and_ln147               (and              ) [ 00000000000]
xor_ln147_39            (xor              ) [ 00000000000]
or_ln147_20             (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln148              (zext             ) [ 00000000000]
u                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
v_114_load24            (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_114_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_114_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_95_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_95_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="v_114_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_114/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvars_iv31_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln143_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v_017_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="64" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="a_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln143_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln139_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln140_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln140_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln140_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_35_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_35/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln144_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="0" index="1" bw="4" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln144_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln139_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln145_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln145_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="3" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sub_ln145_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="0" index="1" bw="4" slack="1"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bit_sel6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="4" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel6/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln145_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln145_26_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_26/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="3" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln145_24_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_24/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="al_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="bl_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="ah_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="0" index="3" bw="7" slack="0"/>
<pin id="269" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bh_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="7" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln105_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln110_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln105_135_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_135/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln112_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln106_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln106_201_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_201/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln106_202_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_202/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln106_203_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_203/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_356_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_356/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_358_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_358/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_359_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="64" slack="0"/>
<pin id="343" dir="0" index="2" bw="7" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_359/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_360_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_360/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln106_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln123_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="1"/>
<pin id="365" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln123_125_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_125/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln123_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln123_126_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="33" slack="0"/>
<pin id="377" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_126/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="temp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="33" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_357_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="34" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_357/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln125_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="34" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln106_166_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="1"/>
<pin id="401" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_166/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln106_167_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2"/>
<pin id="404" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_167/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln106_168_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2"/>
<pin id="407" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_168/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln130_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2"/>
<pin id="410" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln130_156_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="2"/>
<pin id="413" dir="0" index="1" bw="32" slack="2"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_156/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln130_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln130_125_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="33" slack="0"/>
<pin id="423" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_125/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln130_151_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_151/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln130_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="33" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln130_126_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="33" slack="0"/>
<pin id="437" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_126/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln105_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="temp_66_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="33" slack="0"/>
<pin id="447" dir="0" index="1" bw="33" slack="0"/>
<pin id="448" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_66/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_361_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="34" slack="0"/>
<pin id="454" dir="0" index="2" bw="7" slack="0"/>
<pin id="455" dir="0" index="3" bw="7" slack="0"/>
<pin id="456" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_361/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="v_114_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="7"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="shl_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="3"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln133_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="34" slack="0"/>
<pin id="480" dir="0" index="1" bw="2" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln133_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="34" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln133_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="0" index="1" bw="64" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="or_ln_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="2"/>
<pin id="498" dir="0" index="2" bw="32" slack="3"/>
<pin id="499" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="v_170_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="0"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_170/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln105_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="0"/>
<pin id="509" dir="0" index="1" bw="64" slack="0"/>
<pin id="510" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="xor_ln105_61_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="0"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_61/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln105_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln105_62_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="0" index="1" bw="64" slack="0"/>
<pin id="528" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_62/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="carry_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="64" slack="0"/>
<pin id="534" dir="0" index="2" bw="7" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln105_136_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_136/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_s_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="0" index="2" bw="7" slack="0"/>
<pin id="547" dir="0" index="3" bw="7" slack="0"/>
<pin id="548" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln34_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="1"/>
<pin id="557" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln34/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tempReg_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln140_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="7"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="u_95_out_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_95_out_load/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="v_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="1"/>
<pin id="577" dir="0" index="1" bw="64" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln140_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="t_out_load_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="0"/>
<pin id="588" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln147_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="1"/>
<pin id="592" dir="0" index="1" bw="64" slack="2"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln147_37_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="64" slack="2"/>
<pin id="596" dir="0" index="1" bw="64" slack="1"/>
<pin id="597" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_37/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln147_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="64" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bit_sel_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="2"/>
<pin id="607" dir="0" index="2" bw="7" slack="0"/>
<pin id="608" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="611" class="1004" name="xor_ln147_41_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_41/10 "/>
</bind>
</comp>

<comp id="617" class="1004" name="trunc_ln147_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="2"/>
<pin id="619" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln147_s_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="0" index="2" bw="63" slack="0"/>
<pin id="624" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_s/10 "/>
</bind>
</comp>

<comp id="628" class="1004" name="and_ln147_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="2"/>
<pin id="631" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="xor_ln147_39_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="64" slack="0"/>
<pin id="635" dir="0" index="1" bw="64" slack="1"/>
<pin id="636" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_39/10 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln147_20_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_20/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="0" index="2" bw="7" slack="0"/>
<pin id="648" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln148_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="u_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="4" slack="0"/>
<pin id="659" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="store_ln140_store_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="4" slack="0"/>
<pin id="664" dir="0" index="1" bw="4" slack="0"/>
<pin id="665" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="v_114_load24_load_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="8"/>
<pin id="670" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_114_load24/9 "/>
</bind>
</comp>

<comp id="672" class="1005" name="v_114_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_114 "/>
</bind>
</comp>

<comp id="680" class="1005" name="j_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="4" slack="0"/>
<pin id="682" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_cast_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="692" class="1005" name="j_35_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_35 "/>
</bind>
</comp>

<comp id="698" class="1005" name="icmp_ln144_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="8"/>
<pin id="700" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="702" class="1005" name="a_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="b_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="al_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="717" class="1005" name="bl_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="722" class="1005" name="ah_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="727" class="1005" name="bh_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln105_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="64" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="738" class="1005" name="zext_ln110_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="64" slack="1"/>
<pin id="740" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="744" class="1005" name="zext_ln105_135_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="1"/>
<pin id="746" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_135 "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln112_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="756" class="1005" name="trunc_ln106_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="3"/>
<pin id="758" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln106_201_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_201 "/>
</bind>
</comp>

<comp id="766" class="1005" name="trunc_ln106_202_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_202 "/>
</bind>
</comp>

<comp id="771" class="1005" name="trunc_ln106_203_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2"/>
<pin id="773" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_203 "/>
</bind>
</comp>

<comp id="777" class="1005" name="tmp_356_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="1"/>
<pin id="779" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_356 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_358_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="2"/>
<pin id="784" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_358 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_359_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="2"/>
<pin id="790" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_359 "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_360_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="3"/>
<pin id="795" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_360 "/>
</bind>
</comp>

<comp id="798" class="1005" name="tmp_357_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="2" slack="1"/>
<pin id="800" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_357 "/>
</bind>
</comp>

<comp id="803" class="1005" name="trunc_ln125_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="2"/>
<pin id="805" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="809" class="1005" name="add_ln105_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_361_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="1"/>
<pin id="816" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_361 "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln133_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="2"/>
<pin id="821" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tempReg_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="1"/>
<pin id="826" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="833" class="1005" name="u_95_out_load_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_95_out_load "/>
</bind>
</comp>

<comp id="838" class="1005" name="v_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="1"/>
<pin id="840" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="80" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="166"><net_src comp="90" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="102" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="108" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="167" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="96" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="221" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="233" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="259"><net_src comp="128" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="141" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="128" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="44" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="141" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="297"><net_src comp="294" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="307"><net_src comp="147" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="151" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="155" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="159" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="147" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="40" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="155" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="40" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="151" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="40" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="159" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="360" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="379" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="402" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="405" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="399" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="431" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="411" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="435" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="421" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="30" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="50" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="471" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="461" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="464" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="464" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="461" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="507" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="501" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="44" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="40" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="489" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="44" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="543" pin="4"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="539" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="501" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="14" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="14" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="16" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="602"><net_src comp="590" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="76" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="36" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="625"><net_src comp="78" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="611" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="632"><net_src comp="620" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="598" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="628" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="54" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="638" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="44" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="586" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="16" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="668" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="675"><net_src comp="82" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="679"><net_src comp="672" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="683"><net_src comp="86" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="690"><net_src comp="163" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="695"><net_src comp="193" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="701"><net_src comp="196" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="121" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="710"><net_src comp="134" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="715"><net_src comp="256" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="720"><net_src comp="260" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="725"><net_src comp="264" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="730"><net_src comp="274" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="735"><net_src comp="284" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="741"><net_src comp="289" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="747"><net_src comp="294" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="753"><net_src comp="299" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="759"><net_src comp="304" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="764"><net_src comp="308" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="769"><net_src comp="312" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="774"><net_src comp="316" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="780"><net_src comp="320" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="785"><net_src comp="330" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="791"><net_src comp="340" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="796"><net_src comp="350" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="801"><net_src comp="385" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="806"><net_src comp="395" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="812"><net_src comp="439" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="817"><net_src comp="451" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="822"><net_src comp="489" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="827"><net_src comp="560" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="830"><net_src comp="824" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="832"><net_src comp="824" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="836"><net_src comp="571" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="841"><net_src comp="575" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="633" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_114_out | {9 }
	Port: u_95_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : a | {2 3 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : b | {2 3 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : u_95_out | {9 }
	Port: mp_mul.149_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_35 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		zext_ln145 : 1
		a_addr : 2
		a_load : 3
		bit_sel6 : 1
		xor_ln145 : 2
		trunc_ln145_26 : 1
		add_ln : 2
		zext_ln145_24 : 3
		b_addr : 4
		b_load : 5
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_201 : 1
		trunc_ln106_202 : 1
		trunc_ln106_203 : 1
		tmp_356 : 1
		tmp_358 : 1
		tmp_359 : 1
		tmp_360 : 1
	State 6
		add_ln123 : 1
		zext_ln123_126 : 2
		temp : 3
		tmp_357 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_125 : 2
		add_ln130_151 : 1
		trunc_ln130 : 2
		zext_ln130_126 : 2
		add_ln105 : 3
		temp_66 : 3
		tmp_361 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_170 : 1
		xor_ln105 : 2
		xor_ln105_61 : 1
		or_ln105 : 2
		xor_ln105_62 : 2
		carry : 2
		zext_ln105_136 : 3
		tmp_s : 3
		or_ln34 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_41 : 1
		xor_ln147_s : 1
		and_ln147 : 2
		or_ln147_20 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_147          |    4    |   165   |    50   |
|    mul   |          grp_fu_151          |    4    |   165   |    50   |
|          |          grp_fu_155          |    4    |   165   |    50   |
|          |          grp_fu_159          |    4    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln144_fu_202       |    0    |    0    |    13   |
|          |       add_ln123_fu_369       |    0    |    0    |    39   |
|          |          temp_fu_379         |    0    |    0    |    40   |
|          |     add_ln130_156_fu_411     |    0    |    0    |    32   |
|          |       add_ln130_fu_415       |    0    |    0    |    39   |
|          |     add_ln130_151_fu_425     |    0    |    0    |    39   |
|    add   |       add_ln105_fu_439       |    0    |    0    |    32   |
|          |        temp_66_fu_445        |    0    |    0    |    40   |
|          |       add_ln133_fu_489       |    0    |    0    |    71   |
|          |         v_170_fu_501         |    0    |    0    |    71   |
|          |        tempReg_fu_560        |    0    |    0    |    71   |
|          |           v_fu_575           |    0    |    0    |    71   |
|          |           u_fu_656           |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       xor_ln145_fu_233       |    0    |    0    |    2    |
|          |       xor_ln105_fu_507       |    0    |    0    |    64   |
|          |      xor_ln105_61_fu_513     |    0    |    0    |    64   |
|    xor   |      xor_ln105_62_fu_525     |    0    |    0    |    64   |
|          |       xor_ln147_fu_590       |    0    |    0    |    64   |
|          |      xor_ln147_37_fu_594     |    0    |    0    |    64   |
|          |      xor_ln147_41_fu_611     |    0    |    0    |    2    |
|          |      xor_ln147_39_fu_633     |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln105_fu_519       |    0    |    0    |    64   |
|    or    |        or_ln147_fu_598       |    0    |    0    |    64   |
|          |      or_ln147_20_fu_638      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln147_fu_628       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_196      |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln145_fu_221       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |       i_read_read_fu_90      |    0    |    0    |    0    |
|   read   | indvars_iv31_read_read_fu_96 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_102 |    0    |    0    |    0    |
|          |    v_017_read_read_fu_108    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_114    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         i_cast_fu_163        |    0    |    0    |    0    |
|          |    zext_ln143_cast_fu_167    |    0    |    0    |    0    |
|          |       zext_ln145_fu_216      |    0    |    0    |    0    |
|          |     zext_ln145_24_fu_251     |    0    |    0    |    0    |
|          |       zext_ln105_fu_284      |    0    |    0    |    0    |
|          |       zext_ln110_fu_289      |    0    |    0    |    0    |
|          |     zext_ln105_135_fu_294    |    0    |    0    |    0    |
|          |       zext_ln112_fu_299      |    0    |    0    |    0    |
|          |       zext_ln106_fu_360      |    0    |    0    |    0    |
|          |       zext_ln123_fu_363      |    0    |    0    |    0    |
|   zext   |     zext_ln123_125_fu_366    |    0    |    0    |    0    |
|          |     zext_ln123_126_fu_375    |    0    |    0    |    0    |
|          |     zext_ln106_166_fu_399    |    0    |    0    |    0    |
|          |     zext_ln106_167_fu_402    |    0    |    0    |    0    |
|          |     zext_ln106_168_fu_405    |    0    |    0    |    0    |
|          |       zext_ln130_fu_408      |    0    |    0    |    0    |
|          |     zext_ln130_125_fu_421    |    0    |    0    |    0    |
|          |     zext_ln130_126_fu_435    |    0    |    0    |    0    |
|          |       zext_ln133_fu_485      |    0    |    0    |    0    |
|          |     zext_ln105_136_fu_539    |    0    |    0    |    0    |
|          |       zext_ln148_fu_652      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln145_fu_213      |    0    |    0    |    0    |
|          |     trunc_ln145_26_fu_239    |    0    |    0    |    0    |
|          |           al_fu_256          |    0    |    0    |    0    |
|          |           bl_fu_260          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_304      |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_201_fu_308    |    0    |    0    |    0    |
|          |    trunc_ln106_202_fu_312    |    0    |    0    |    0    |
|          |    trunc_ln106_203_fu_316    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_395      |    0    |    0    |    0    |
|          |      trunc_ln130_fu_431      |    0    |    0    |    0    |
|          |      trunc_ln147_fu_617      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        bit_sel6_fu_225       |    0    |    0    |    0    |
| bitselect|         carry_fu_531         |    0    |    0    |    0    |
|          |        bit_sel_fu_604        |    0    |    0    |    0    |
|          |          tmp_fu_644          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         add_ln_fu_243        |    0    |    0    |    0    |
|          |         shl_ln_fu_464        |    0    |    0    |    0    |
|          |         and_ln_fu_471        |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_478      |    0    |    0    |    0    |
|          |         or_ln_fu_495         |    0    |    0    |    0    |
|          |        or_ln34_fu_553        |    0    |    0    |    0    |
|          |      xor_ln147_s_fu_620      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |           ah_fu_264          |    0    |    0    |    0    |
|          |           bh_fu_274          |    0    |    0    |    0    |
|          |        tmp_356_fu_320        |    0    |    0    |    0    |
|          |        tmp_358_fu_330        |    0    |    0    |    0    |
|partselect|        tmp_359_fu_340        |    0    |    0    |    0    |
|          |        tmp_360_fu_350        |    0    |    0    |    0    |
|          |        tmp_357_fu_385        |    0    |    0    |    0    |
|          |        tmp_361_fu_451        |    0    |    0    |    0    |
|          |         tmp_s_fu_543         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   660   |   1441  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_702    |    3   |
|   add_ln105_reg_809   |   32   |
|   add_ln133_reg_819   |   64   |
|       ah_reg_722      |   32   |
|       al_reg_712      |   32   |
|     b_addr_reg_707    |    4   |
|       bh_reg_727      |   32   |
|       bl_reg_717      |   32   |
|     i_cast_reg_687    |    4   |
|   icmp_ln144_reg_698  |    1   |
|      j_35_reg_692     |    4   |
|       j_reg_680       |    4   |
|    tempReg_reg_824    |   64   |
|    tmp_356_reg_777    |   32   |
|    tmp_357_reg_798    |    2   |
|    tmp_358_reg_782    |   32   |
|    tmp_359_reg_788    |   32   |
|    tmp_360_reg_793    |   32   |
|    tmp_361_reg_814    |    2   |
|trunc_ln106_201_reg_761|   32   |
|trunc_ln106_202_reg_766|   32   |
|trunc_ln106_203_reg_771|   32   |
|  trunc_ln106_reg_756  |   32   |
|  trunc_ln125_reg_803  |   32   |
| u_95_out_load_reg_833 |   64   |
|     v_114_reg_672     |   64   |
|       v_reg_838       |   64   |
| zext_ln105_135_reg_744|   64   |
|   zext_ln105_reg_732  |   64   |
|   zext_ln110_reg_738  |   64   |
|   zext_ln112_reg_750  |   64   |
+-----------------------+--------+
|         Total         |  1048  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_128 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_141 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_147    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_147    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_151    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_155    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_159    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1441  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1048  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1708  |  1531  |
+-----------+--------+--------+--------+--------+
