
**** Build of configuration Debug for project myTest004_SPI1(UCB0) ****

"C:\\ti\\ccs1020\\ccs\\utils\\bin\\gmake" -k -j 4 all -O 
 
Building file: "../main.c"
Invoking: MSP430 Compiler
"C:/ti/ccs1020/ccs/tools/compiler/ti-cgt-msp430_20.2.4.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --include_path="C:/ti/ccs1020/ccs/ccs_base/msp430/include" --include_path="C:/Users/cruis/workspace_v10/myTest004_SPI1(UCB0)" --include_path="C:/ti/ccs1020/ccs/tools/compiler/ti-cgt-msp430_20.2.4.LTS/include" --advice:power=all --define=__MSP430F5529__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 --preproc_with_compile --preproc_dependency="main.d_raw"  "../main.c"
"../main.c", line 34: remark #1528-D: (ULP 3.1) Detected flag polling using UCBUSY. Recommend using an interrupt combined with enter LPMx and ISR
"../main.c", line 40: remark #1528-D: (ULP 3.1) Detected flag polling using UCBUSY. Recommend using an interrupt combined with enter LPMx and ISR
"../main.c", line 47: remark #1528-D: (ULP 3.1) Detected flag polling using UCBUSY. Recommend using an interrupt combined with enter LPMx and ISR
"../main.c", line 35: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 41: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
"../main.c", line 48: remark #1527-D: (ULP 2.1) Detected SW delay loop using __delay_cycles. Recommend using a timer module instead
Finished building: "../main.c"
 
Building target: "myTest004_SPI1(UCB0).out"
Invoking: MSP430 Linker
"C:/ti/ccs1020/ccs/tools/compiler/ti-cgt-msp430_20.2.4.LTS/bin/cl430" -vmspx --data_model=restricted --use_hw_mpy=F5 --advice:power=all --define=__MSP430F5529__ -g --printf_support=minimal --diag_warning=225 --diag_wrap=off --display_error_number --silicon_errata=CPU21 --silicon_errata=CPU22 --silicon_errata=CPU23 --silicon_errata=CPU40 -z -m"myTest004_SPI1(UCB0).map" --heap_size=160 --stack_size=160 --cinit_hold_wdt=on -i"C:/ti/ccs1020/ccs/ccs_base/msp430/include" -i"C:/ti/ccs1020/ccs/ccs_base/msp430/lib/5xx_6xx_FRxx" -i"C:/ti/ccs1020/ccs/tools/compiler/ti-cgt-msp430_20.2.4.LTS/lib" -i"C:/ti/ccs1020/ccs/tools/compiler/ti-cgt-msp430_20.2.4.LTS/include" --reread_libs --diag_wrap=off --display_error_number --warn_sections --xml_link_info="myTest004_SPI1(UCB0)_linkInfo.xml" --use_hw_mpy=F5 --rom_model -o "myTest004_SPI1(UCB0).out" "./main.obj" "../lnk_msp430f5529.cmd"  -llibmath.a -llibc.a 
<Linking>
remark #10371-D: (ULP 1.1) Detected no uses of low power mode state changing instructions
remark #10372-D: (ULP 4.1) Detected uninitialized Port C in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
remark #10372-D: (ULP 4.1) Detected uninitialized Port D in this project. Recommend initializing all unused ports to eliminate wasted current consumption on unused pins.
Finished building target: "myTest004_SPI1(UCB0).out"
 

**** Build Finished ****
