
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

0 72 0
73 72 0
18 1 0
34 3 0
17 0 0
0 11 0
33 3 0
0 57 0
73 23 0
67 73 0
62 2 0
6 1 0
31 2 0
47 5 0
34 0 0
14 3 0
23 6 0
19 1 0
21 2 0
43 6 0
22 4 0
18 2 0
32 1 0
13 0 0
20 3 0
21 1 0
39 1 0
29 3 0
16 1 0
7 1 0
73 18 0
37 2 0
31 3 0
8 1 0
13 2 0
11 2 0
10 2 0
29 4 0
31 7 0
41 4 0
23 5 0
23 1 0
31 8 0
30 4 0
31 4 0
33 4 0
36 1 0
38 1 0
32 4 0
30 5 0
30 3 0
12 3 0
12 1 0
34 5 0
6 0 0
39 4 0
23 8 0
34 73 0
33 73 0
22 0 0
23 0 0
20 4 0
5 1 0
63 72 0
42 2 0
48 6 0
47 7 0
0 7 0
3 0 0
38 4 0
44 73 0
0 70 0
65 73 0
64 73 0
73 56 0
31 5 0
46 1 0
32 2 0
73 10 0
33 5 0
0 20 0
73 9 0
32 6 0
29 6 0
25 7 0
25 6 0
27 5 0
73 71 0
29 2 0
15 73 0
0 3 0
27 3 0
72 3 0
0 25 0
22 6 0
0 27 0
28 8 0
2 0 0
25 4 0
28 6 0
54 3 0
44 6 0
48 5 0
27 4 0
56 4 0
31 0 0
58 1 0
1 5 0
73 1 0
19 0 0
4 27 0
41 5 0
48 7 0
22 1 0
48 1 0
0 4 0
56 3 0
57 2 0
45 1 0
30 0 0
73 5 0
33 6 0
0 6 0
53 3 0
52 1 0
38 2 0
56 1 0
67 0 0
15 2 0
48 4 0
48 3 0
44 1 0
48 0 0
46 3 0
65 1 0
15 1 0
50 5 0
38 3 0
73 4 0
73 35 0
63 73 0
27 6 0
55 1 0
35 4 0
1 27 0
46 2 0
64 0 0
49 3 0
40 4 0
42 5 0
50 0 0
24 0 0
47 3 0
45 6 0
52 2 0
51 1 0
38 0 0
50 3 0
14 0 0
54 2 0
24 73 0
26 2 0
51 2 0
51 4 0
30 7 0
43 1 0
46 6 0
0 37 0
73 27 0
29 7 0
1 20 0
25 2 0
34 2 0
28 2 0
46 4 0
23 2 0
11 0 0
31 1 0
25 73 0
63 1 0
21 5 0
12 73 0
44 4 0
73 44 0
23 7 0
73 42 0
55 0 0
63 2 0
32 0 0
44 5 0
72 8 0
24 4 0
1 9 0
54 4 0
73 3 0
64 1 0
55 2 0
29 1 0
33 7 0
40 5 0
33 72 0
53 2 0
57 0 0
26 7 0
50 2 0
65 0 0
56 0 0
3 1 0
73 2 0
41 3 0
27 7 0
32 5 0
55 4 0
22 2 0
12 2 0
29 0 0
2 5 0
60 2 0
73 17 0
27 0 0
45 2 0
28 5 0
33 0 0
33 2 0
25 1 0
43 2 0
48 2 0
68 73 0
34 4 0
68 0 0
53 1 0
44 2 0
59 0 0
35 2 0
47 6 0
21 3 0
27 2 0
60 1 0
73 14 0
47 0 0
52 3 0
58 3 0
49 4 0
58 2 0
62 1 0
72 4 0
43 4 0
57 3 0
54 1 0
63 0 0
14 2 0
61 3 0
40 1 0
25 5 0
43 73 0
49 6 0
52 4 0
53 5 0
59 3 0
19 3 0
49 2 0
49 1 0
58 0 0
66 0 0
54 0 0
73 61 0
46 5 0
60 0 0
73 15 0
60 3 0
28 0 0
25 3 0
49 5 0
26 1 0
51 3 0
20 2 0
73 30 0
26 3 0
24 2 0
73 16 0
23 4 0
73 11 0
41 73 0
0 23 0
0 5 0
26 5 0
37 1 0
0 28 0
15 0 0
30 6 0
0 15 0
64 2 0
9 2 0
12 0 0
2 1 0
24 3 0
31 6 0
45 3 0
56 2 0
24 1 0
10 1 0
9 1 0
42 4 0
26 4 0
39 0 0
16 3 0
10 3 0
70 1 0
26 0 0
14 1 0
50 1 0
44 7 0
10 0 0
35 1 0
21 73 0
57 1 0
53 4 0
58 4 0
44 3 0
57 4 0
51 0 0
71 0 0
24 7 0
41 2 0
0 1 0
4 1 0
55 3 0
73 29 0
41 1 0
30 2 0
26 6 0
52 0 0
17 1 0
40 2 0
36 3 0
46 0 0
73 25 0
47 4 0
18 0 0
32 3 0
51 5 0
42 3 0
69 0 0
32 7 0
43 0 0
37 3 0
44 0 0
61 2 0
42 0 0
30 73 0
5 0 0
41 0 0
40 0 0
45 5 0
64 72 0
45 4 0
28 4 0
0 2 0
61 1 0
20 1 0
0 21 0
39 2 0
8 0 0
35 0 0
69 1 0
39 3 0
42 1 0
43 5 0
1 73 0
43 3 0
36 0 0
30 1 0
1 1 0
40 3 0
62 0 0
0 36 0
73 24 0
13 1 0
51 6 0
19 4 0
22 5 0
50 6 0
59 2 0
50 4 0
21 4 0
67 1 0
33 1 0
9 0 0
47 1 0
11 1 0
0 26 0
34 1 0
47 2 0
37 0 0
70 0 0
73 13 0
73 8 0
0 32 0
61 0 0
49 0 0
0 38 0
20 0 0
24 5 0
23 3 0
61 73 0
4 0 0
13 3 0
1 4 0
28 7 0
22 3 0
0 22 0
28 1 0
27 1 0
59 1 0
25 8 0
0 10 0
36 2 0
35 3 0
0 18 0
29 5 0
21 0 0
45 0 0
28 3 0
19 2 0
24 6 0
16 0 0
0 13 0
0 12 0
0 56 0
0 60 0
73 60 0
0 67 0
73 63 0
3 73 0
73 54 0
11 73 0
73 32 0
2 73 0
73 70 0
73 57 0
4 73 0
0 59 0
1 0 0
73 26 0
0 24 0
0 14 0
73 39 0
73 28 0
40 73 0
7 0 0
0 35 0
73 20 0
9 73 0
73 62 0
36 73 0
58 73 0
0 62 0
7 73 0
0 42 0
13 73 0
59 73 0
73 58 0
16 73 0
0 66 0
69 73 0
52 73 0
73 7 0
0 48 0
55 73 0
0 8 0
46 73 0
0 40 0
73 37 0
73 22 0
26 73 0
73 50 0
73 45 0
0 49 0
73 69 0
73 36 0
14 73 0
51 73 0
0 45 0
73 68 0
73 51 0
38 73 0
57 73 0
0 69 0
73 66 0
73 43 0
73 40 0
17 73 0
73 38 0
35 73 0
0 58 0
0 68 0
73 41 0
0 55 0
73 6 0
10 73 0
28 73 0
23 73 0
48 73 0
32 73 0
0 63 0
0 43 0
27 73 0
73 59 0
0 54 0
0 41 0
0 61 0
72 0 0
20 73 0
73 31 0
0 44 0
73 34 0
73 48 0
62 73 0
6 73 0
73 52 0
73 46 0
73 65 0
73 64 0
73 53 0
73 21 0
22 73 0
73 55 0
0 65 0
53 73 0
54 73 0
0 33 0
73 19 0
0 30 0
0 29 0
0 16 0
0 17 0
47 73 0
73 12 0
49 73 0
56 73 0
0 50 0
0 31 0
53 0 0
0 52 0
73 49 0
73 33 0
8 73 0
60 73 0
37 73 0
0 53 0
0 51 0
66 73 0
0 9 0
45 73 0
39 73 0
42 73 0
0 39 0
0 46 0
31 73 0
0 71 0
0 47 0
19 73 0
50 73 0
5 73 0
0 64 0
0 34 0
73 67 0
18 73 0
25 0 0
73 47 0
29 73 0
0 19 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.47244e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.49217e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.49217e-08.
T_crit: 1.49217e-08.
T_crit: 1.49217e-08.
T_crit: 1.49217e-08.
T_crit: 1.49217e-08.
T_crit: 1.49217e-08.
T_crit: 1.50358e-08.
T_crit: 1.52126e-08.
T_crit: 1.52179e-08.
T_crit: 1.52126e-08.
T_crit: 1.51145e-08.
T_crit: 1.55522e-08.
T_crit: 1.51392e-08.
T_crit: 1.59657e-08.
T_crit: 1.51392e-08.
T_crit: 1.65936e-08.
T_crit: 1.57615e-08.
T_crit: 1.5972e-08.
T_crit: 1.55186e-08.
T_crit: 1.57348e-08.
T_crit: 1.63976e-08.
T_crit: 1.58395e-08.
T_crit: 1.74002e-08.
T_crit: 1.563e-08.
T_crit: 1.55291e-08.
T_crit: 1.55196e-08.
T_crit: 1.57334e-08.
T_crit: 1.57346e-08.
T_crit: 1.57266e-08.
T_crit: 1.58405e-08.
T_crit: 1.58405e-08.
T_crit: 1.57266e-08.
T_crit: 1.56327e-08.
T_crit: 1.57689e-08.
T_crit: 1.65682e-08.
T_crit: 1.62568e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.47244e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.48278e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
T_crit: 1.4829e-08.
Successfully routed after 16 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.46127e-08.
T_crit: 1.46361e-08.
T_crit: 1.48398e-08.
T_crit: 1.46127e-08.
T_crit: 1.47352e-08.
T_crit: 1.47352e-08.
T_crit: 1.47352e-08.
T_crit: 1.47269e-08.
T_crit: 1.47269e-08.
T_crit: 1.47269e-08.
T_crit: 1.47269e-08.
T_crit: 1.46127e-08.
T_crit: 1.47174e-08.
T_crit: 1.46127e-08.
T_crit: 1.46127e-08.
T_crit: 1.46127e-08.
T_crit: 1.48195e-08.
T_crit: 1.46127e-08.
T_crit: 1.48208e-08.
T_crit: 1.46127e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.49229e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
T_crit: 1.48208e-08.
Successfully routed after 50 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.45642e-08.
T_crit: 1.47647e-08.
T_crit: 1.47647e-08.
T_crit: 1.47647e-08.
T_crit: 1.47647e-08.
T_crit: 1.48485e-08.
T_crit: 1.47672e-08.
T_crit: 1.47685e-08.
T_crit: 1.47489e-08.
T_crit: 1.47489e-08.
T_crit: 1.48485e-08.
T_crit: 1.47647e-08.
T_crit: 1.48555e-08.
T_crit: 1.48656e-08.
T_crit: 1.487e-08.
T_crit: 1.48713e-08.
T_crit: 1.487e-08.
T_crit: 1.48946e-08.
T_crit: 1.49696e-08.
T_crit: 1.49671e-08.
T_crit: 1.49671e-08.
T_crit: 1.49671e-08.
T_crit: 1.52684e-08.
T_crit: 1.48367e-08.
T_crit: 1.51015e-08.
T_crit: 1.51698e-08.
T_crit: 1.53838e-08.
T_crit: 1.53844e-08.
T_crit: 1.51606e-08.
T_crit: 1.51373e-08.
T_crit: 1.57257e-08.
T_crit: 1.53989e-08.
T_crit: 1.56177e-08.
T_crit: 1.55994e-08.
T_crit: 1.53706e-08.
T_crit: 1.53706e-08.
T_crit: 1.58068e-08.
T_crit: 1.55968e-08.
T_crit: 1.53718e-08.
T_crit: 1.53718e-08.
T_crit: 1.53718e-08.
T_crit: 1.53718e-08.
T_crit: 1.53718e-08.
T_crit: 1.51625e-08.
T_crit: 1.51613e-08.
T_crit: 1.516e-08.
T_crit: 1.58812e-08.
T_crit: 1.53693e-08.
T_crit: 1.59753e-08.
T_crit: 1.57761e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 389596592
Best routing used a channel width factor of 12.


Average number of bends per net: 6.60922  Maximum # of bends: 106


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 22489   Average net length: 54.5850
	Maximum net length: 513

Wirelength results in terms of physical segments:
	Total wiring segments used: 11389   Av. wire segments per net: 27.6432
	Maximum segments used by a net: 260


X - Directed channels:

j	max occ	av_occ		capacity
0	12	9.38889  	12
1	12	8.58333  	12
2	12	8.61111  	12
3	12	8.22222  	12
4	12	8.13889  	12
5	12	7.30556  	12
6	12	8.18056  	12
7	12	7.65278  	12
8	11	7.34722  	12
9	12	5.91667  	12
10	12	6.00000  	12
11	10	4.75000  	12
12	8	2.58333  	12
13	8	2.75000  	12
14	5	0.722222 	12
15	3	1.79167  	12
16	3	1.38889  	12
17	2	0.166667 	12
18	1	0.263889 	12
19	3	1.65278  	12
20	3	0.486111 	12
21	3	0.611111 	12
22	1	0.125000 	12
23	2	1.19444  	12
24	2	0.0972222	12
25	3	1.33333  	12
26	7	1.73611  	12
27	2	0.0833333	12
28	2	0.0694444	12
29	2	0.111111 	12
30	2	0.902778 	12
31	1	0.694444 	12
32	4	0.208333 	12
33	2	0.847222 	12
34	3	1.68056  	12
35	2	0.708333 	12
36	1	0.416667 	12
37	2	0.986111 	12
38	2	0.375000 	12
39	3	0.930556 	12
40	1	0.680556 	12
41	2	0.319444 	12
42	2	0.208333 	12
43	1	0.569444 	12
44	2	0.500000 	12
45	2	0.166667 	12
46	2	0.152778 	12
47	2	0.680556 	12
48	2	1.01389  	12
49	2	0.125000 	12
50	2	0.833333 	12
51	2	0.194444 	12
52	1	0.138889 	12
53	2	1.00000  	12
54	1	0.388889 	12
55	2	0.916667 	12
56	2	1.41667  	12
57	3	1.16667  	12
58	1	0.569444 	12
59	3	1.30556  	12
60	2	0.402778 	12
61	3	0.111111 	12
62	2	1.18056  	12
63	2	0.736111 	12
64	2	0.763889 	12
65	3	1.06944  	12
66	1	0.0416667	12
67	2	0.138889 	12
68	4	0.638889 	12
69	3	1.43056  	12
70	3	1.25000  	12
71	4	1.69444  	12
72	8	4.31944  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	8	5.12500  	12
1	9	3.45833  	12
2	7	2.45833  	12
3	7	3.86111  	12
4	4	2.01389  	12
5	5	2.55556  	12
6	3	0.111111 	12
7	7	1.18056  	12
8	6	2.09722  	12
9	9	1.54167  	12
10	7	1.51389  	12
11	7	2.58333  	12
12	8	0.500000 	12
13	7	1.41667  	12
14	8	1.61111  	12
15	9	2.51389  	12
16	8	2.84722  	12
17	10	3.05556  	12
18	9	1.16667  	12
19	11	2.26389  	12
20	12	3.22222  	12
21	11	2.52778  	12
22	10	1.95833  	12
23	11	2.69444  	12
24	12	3.80556  	12
25	11	4.08333  	12
26	12	2.59722  	12
27	11	4.02778  	12
28	12	4.40278  	12
29	12	4.11111  	12
30	12	3.31944  	12
31	11	1.54167  	12
32	12	5.33333  	12
33	12	3.47222  	12
34	11	3.04167  	12
35	12	3.98611  	12
36	11	4.01389  	12
37	11	2.29167  	12
38	9	1.77778  	12
39	8	4.29167  	12
40	10	4.87500  	12
41	11	4.25000  	12
42	8	1.70833  	12
43	11	1.68056  	12
44	10	3.55556  	12
45	9	3.11111  	12
46	10	2.63889  	12
47	11	3.11111  	12
48	11	1.76389  	12
49	11	0.819444 	12
50	10	2.65278  	12
51	11	1.47222  	12
52	10	1.69444  	12
53	10	1.84722  	12
54	12	0.861111 	12
55	10	1.27778  	12
56	8	2.62500  	12
57	9	0.666667 	12
58	12	1.48611  	12
59	8	0.625000 	12
60	7	1.01389  	12
61	8	1.31944  	12
62	7	1.86111  	12
63	6	0.361111 	12
64	7	0.847222 	12
65	6	0.388889 	12
66	5	0.194444 	12
67	4	0.444444 	12
68	0	0.00000  	12
69	4	2.09722  	12
70	6	1.16667  	12
71	6	3.11111  	12
72	11	5.30556  	12

Total Tracks in X-direction: 876  in Y-direction: 876

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 8.64188e+06  Per logic tile: 1667.03

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.178

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.178

Critical Path: 1.48208e-08 (s)

Time elapsed (PLACE&ROUTE): 799937.993000 ms


Time elapsed (Fernando): 799938.031000 ms

