

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Fri Oct 24 16:48:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      203|      203|  2.030 us|  2.030 us|  200|  200|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      201|      201|        12|         10|          1|    20|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 10, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 15 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%current_theta_15 = alloca i32 1"   --->   Operation 16 'alloca' 'current_theta_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%current_x_17 = alloca i32 1"   --->   Operation 17 'alloca' 'current_x_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%current_y_19 = alloca i32 1"   --->   Operation 18 'alloca' 'current_y_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%current_theta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %current_theta"   --->   Operation 19 'read' 'current_theta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_new_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_new_5"   --->   Operation 20 'read' 'x_new_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_new_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %y_new_5"   --->   Operation 21 'read' 'y_new_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %y_new_5_read, i32 %current_y_19"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_new_5_read, i32 %current_x_17"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %current_theta_read, i32 %current_theta_15"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i4"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.split_ifconv"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i4_load = load i5 %i4" [cordiccart2pol.cpp:44]   --->   Operation 27 'load' 'i4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i5 %i4_load" [cordiccart2pol.cpp:44]   --->   Operation 28 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i32 %Kvalues, i64 0, i64 %zext_ln44" [cordiccart2pol.cpp:55]   --->   Operation 29 'getelementptr' 'Kvalues_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i32 %angles, i64 0, i64 %zext_ln44" [cordiccart2pol.cpp:57]   --->   Operation 30 'getelementptr' 'angles_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:55]   --->   Operation 31 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:57]   --->   Operation 32 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%i = add i5 %i4_load, i5 1" [cordiccart2pol.cpp:44]   --->   Operation 33 'add' 'i' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.78ns)   --->   "%icmp_ln44 = icmp_eq  i5 %i4_load, i5 19" [cordiccart2pol.cpp:44]   --->   Operation 34 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln44 = store i5 %i, i5 %i4" [cordiccart2pol.cpp:44]   --->   Operation 35 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body.split_ifconv, void %for.end.exitStub" [cordiccart2pol.cpp:44]   --->   Operation 36 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Kvalues_load = load i5 %Kvalues_addr" [cordiccart2pol.cpp:55]   --->   Operation 37 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>
ST_2 : Operation 38 [1/2] ( I:2.32ns O:2.32ns )   --->   "%angles_load = load i5 %angles_addr" [cordiccart2pol.cpp:57]   --->   Operation 38 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 20> <ROM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%current_theta_15_load = load i32 %current_theta_15" [cordiccart2pol.cpp:57]   --->   Operation 39 'load' 'current_theta_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%current_x_17_load = load i32 %current_x_17" [cordiccart2pol.cpp:55]   --->   Operation 40 'load' 'current_x_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%current_y_19_load = load i32 %current_y_19" [cordiccart2pol.cpp:50]   --->   Operation 41 'load' 'current_y_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 42 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 43 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [5/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 44 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [5/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 45 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 46 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 46 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 47 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [4/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 48 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [4/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 49 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 50 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %current_y_19_load, i32 0" [cordiccart2pol.cpp:47]   --->   Operation 50 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 51 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 52 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [3/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 53 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [3/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 54 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %current_y_19_load" [cordiccart2pol.cpp:47]   --->   Operation 55 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln47, i32 23, i32 30" [cordiccart2pol.cpp:47]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i32 %bitcast_ln47" [cordiccart2pol.cpp:47]   --->   Operation 57 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.91ns)   --->   "%icmp_ln47 = icmp_ne  i8 %tmp_2, i8 255" [cordiccart2pol.cpp:47]   --->   Operation 58 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (2.28ns)   --->   "%icmp_ln47_1 = icmp_eq  i23 %trunc_ln47, i23 0" [cordiccart2pol.cpp:47]   --->   Operation 59 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%or_ln47 = or i1 %icmp_ln47_1, i1 %icmp_ln47" [cordiccart2pol.cpp:47]   --->   Operation 60 'or' 'or_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_olt  i32 %current_y_19_load, i32 0" [cordiccart2pol.cpp:47]   --->   Operation 61 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %or_ln47, i1 %tmp_3" [cordiccart2pol.cpp:47]   --->   Operation 62 'and' 'and_ln47' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %current_y_19_load, i32 %Kvalues_load" [cordiccart2pol.cpp:55]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %current_x_17_load, i32 %Kvalues_load" [cordiccart2pol.cpp:56]   --->   Operation 64 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [2/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 65 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [2/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 66 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 67 [5/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 67 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [5/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 68 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/5] (7.25ns)   --->   "%current_theta_2 = fsub i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:51]   --->   Operation 69 'fsub' 'current_theta_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [5/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 70 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [5/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 71 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/5] (7.25ns)   --->   "%current_theta_3 = fadd i32 %current_theta_15_load, i32 %angles_load" [cordiccart2pol.cpp:57]   --->   Operation 72 'fadd' 'current_theta_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 73 [4/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 73 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [4/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 74 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [4/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 75 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [4/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 76 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.69ns)   --->   "%current_theta_1 = select i1 %and_ln47, i32 %current_theta_2, i32 %current_theta_3" [cordiccart2pol.cpp:47]   --->   Operation 77 'select' 'current_theta_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_theta_1, i32 %current_theta_15" [cordiccart2pol.cpp:47]   --->   Operation 78 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 79 [3/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 79 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [3/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 80 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [3/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 81 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [3/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 82 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 83 [2/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 83 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [2/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 84 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [2/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 85 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [2/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 86 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 87 [1/5] (7.25ns)   --->   "%x_new = fsub i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:49]   --->   Operation 87 'fsub' 'x_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/5] (7.25ns)   --->   "%y_new = fadd i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:50]   --->   Operation 88 'fadd' 'y_new' <Predicate = (and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/5] (7.25ns)   --->   "%x_new_1 = fadd i32 %current_x_17_load, i32 %mul1" [cordiccart2pol.cpp:55]   --->   Operation 89 'fadd' 'x_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/5] (7.25ns)   --->   "%y_new_1 = fsub i32 %current_y_19_load, i32 %mul2" [cordiccart2pol.cpp:56]   --->   Operation 90 'fsub' 'y_new_1' <Predicate = (!and_ln47)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.28>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [cordiccart2pol.cpp:26]   --->   Operation 91 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [cordiccart2pol.cpp:26]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cordiccart2pol.cpp:44]   --->   Operation 93 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.69ns)   --->   "%current_x = select i1 %and_ln47, i32 %x_new, i32 %x_new_1" [cordiccart2pol.cpp:47]   --->   Operation 94 'select' 'current_x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.69ns)   --->   "%current_y = select i1 %and_ln47, i32 %y_new, i32 %y_new_1" [cordiccart2pol.cpp:47]   --->   Operation 95 'select' 'current_y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_y, i32 %current_y_19" [cordiccart2pol.cpp:47]   --->   Operation 96 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln47 = store i32 %current_x, i32 %current_x_17" [cordiccart2pol.cpp:47]   --->   Operation 97 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %current_theta_2_out, i32 %current_theta_1" [cordiccart2pol.cpp:47]   --->   Operation 98 'write' 'write_ln47' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln47 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %x_new_6_out, i32 %current_x" [cordiccart2pol.cpp:47]   --->   Operation 99 'write' 'write_ln47' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 100 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i4' [18]  (1.588 ns)
	'load' operation 5 bit ('i4_load', cordiccart2pol.cpp:44) on local variable 'i4' [21]  (0.000 ns)
	'add' operation 5 bit ('i', cordiccart2pol.cpp:44) [52]  (1.780 ns)
	'store' operation 0 bit ('store_ln44', cordiccart2pol.cpp:44) of variable 'i', cordiccart2pol.cpp:44 on local variable 'i4' [57]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('Kvalues_load', cordiccart2pol.cpp:55) on array 'Kvalues' [39]  (2.322 ns)

 <State 3>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('current_theta_15_load', cordiccart2pol.cpp:57) on local variable 'current_theta_15' [22]  (0.000 ns)
	'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51) [45]  (7.256 ns)

 <State 4>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51) [45]  (7.256 ns)

 <State 5>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51) [45]  (7.256 ns)

 <State 6>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('current_theta', cordiccart2pol.cpp:51) [45]  (7.256 ns)

 <State 7>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('x_new', cordiccart2pol.cpp:49) [43]  (7.256 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('x_new', cordiccart2pol.cpp:49) [43]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('x_new', cordiccart2pol.cpp:49) [43]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('x_new', cordiccart2pol.cpp:49) [43]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fsub' operation 32 bit ('x_new', cordiccart2pol.cpp:49) [43]  (7.256 ns)

 <State 12>: 2.286ns
The critical path consists of the following:
	'select' operation 32 bit ('y_new', cordiccart2pol.cpp:47) [51]  (0.698 ns)
	'store' operation 0 bit ('store_ln47', cordiccart2pol.cpp:47) of variable 'y_new', cordiccart2pol.cpp:47 on local variable 'current_y_19' [54]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
