// Generated by CIRCT firtool-1.58.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PCGen(	// <stdin>:3:3
  input         clock,	// <stdin>:4:11
                reset,	// <stdin>:5:11
  output [31:0] io_npc,	// playground/src/PCGen.scala:16:14
  input         io_branch,	// playground/src/PCGen.scala:16:14
                io_jal,	// playground/src/PCGen.scala:16:14
                io_jalr,	// playground/src/PCGen.scala:16:14
  input  [31:0] io_branch_target,	// playground/src/PCGen.scala:16:14
                io_jal_target,	// playground/src/PCGen.scala:16:14
                io_jalr_target	// playground/src/PCGen.scala:16:14
);

  reg [31:0] pc;	// playground/src/PCGen.scala:18:19
  always @(posedge clock) begin	// <stdin>:4:11
    if (reset)	// <stdin>:4:11
      pc <= 32'h80000000;	// playground/src/PCGen.scala:18:19
    else if (io_branch)	// playground/src/PCGen.scala:16:14
      pc <= io_branch_target;	// playground/src/PCGen.scala:18:19
    else if (io_jal)	// playground/src/PCGen.scala:16:14
      pc <= io_jal_target;	// playground/src/PCGen.scala:18:19
    else if (io_jalr)	// playground/src/PCGen.scala:16:14
      pc <= io_jalr_target;	// playground/src/PCGen.scala:18:19
    else	// playground/src/PCGen.scala:16:14
      pc <= pc + 32'h4;	// playground/src/PCGen.scala:18:19, :27:14
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:3:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3:3
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:3:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3:3
        `INIT_RANDOM_PROLOG_	// <stdin>:3:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3:3
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:3:3
        pc = _RANDOM[/*Zero width*/ 1'b0];	// <stdin>:3:3, playground/src/PCGen.scala:18:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:3:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_npc = pc;	// <stdin>:3:3, playground/src/PCGen.scala:18:19
endmodule

module RegFile(	// <stdin>:24:3
  input         clock,	// <stdin>:25:11
                reset,	// <stdin>:26:11
  input  [4:0]  io_raddr1,	// playground/src/RegFile.scala:16:14
                io_raddr2,	// playground/src/RegFile.scala:16:14
  output [31:0] io_rdata1,	// playground/src/RegFile.scala:16:14
                io_rdata2,	// playground/src/RegFile.scala:16:14
  input         io_wen,	// playground/src/RegFile.scala:16:14
  input  [4:0]  io_waddr,	// playground/src/RegFile.scala:16:14
  input  [31:0] io_wdata	// playground/src/RegFile.scala:16:14
);

  reg  [31:0]       regfile_0;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_1;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_2;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_3;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_4;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_5;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_6;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_7;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_8;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_9;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_10;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_11;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_12;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_13;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_14;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_15;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_16;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_17;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_18;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_19;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_20;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_21;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_22;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_23;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_24;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_25;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_26;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_27;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_28;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_29;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_30;	// playground/src/RegFile.scala:18:24
  reg  [31:0]       regfile_31;	// playground/src/RegFile.scala:18:24
  wire [31:0][31:0] _GEN =
    {{regfile_31},
     {regfile_30},
     {regfile_29},
     {regfile_28},
     {regfile_27},
     {regfile_26},
     {regfile_25},
     {regfile_24},
     {regfile_23},
     {regfile_22},
     {regfile_21},
     {regfile_20},
     {regfile_19},
     {regfile_18},
     {regfile_17},
     {regfile_16},
     {regfile_15},
     {regfile_14},
     {regfile_13},
     {regfile_12},
     {regfile_11},
     {regfile_10},
     {regfile_9},
     {regfile_8},
     {regfile_7},
     {regfile_6},
     {regfile_5},
     {regfile_4},
     {regfile_3},
     {regfile_2},
     {regfile_1},
     {regfile_0}};	// playground/src/RegFile.scala:18:24, :20:19
  always @(posedge clock) begin	// <stdin>:25:11
    if (reset) begin	// <stdin>:25:11
      regfile_0 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_1 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_2 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_3 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_4 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_5 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_6 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_7 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_8 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_9 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_10 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_11 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_12 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_13 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_14 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_15 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_16 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_17 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_18 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_19 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_20 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_21 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_22 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_23 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_24 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_25 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_26 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_27 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_28 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_29 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_30 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
      regfile_31 <= 32'h0;	// playground/src/RegFile.scala:18:{24,32}
    end
    else begin	// <stdin>:25:11
      automatic logic _GEN_0 = io_wen & (|io_waddr);	// playground/src/RegFile.scala:23:{15,26}
      if (_GEN_0 & ~(|io_waddr))	// playground/src/RegFile.scala:18:24, :23:{15,26,31}, :24:23
        regfile_0 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_1 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h2)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_2 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h3)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_3 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h4)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_4 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h5)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_5 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h6)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_6 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h7)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_7 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h8)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_8 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h9)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_9 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hA)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_10 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hB)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_11 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hC)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_12 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hD)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_13 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hE)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_14 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'hF)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_15 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h10)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_16 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h11)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_17 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h12)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_18 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h13)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_19 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h14)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_20 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h15)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_21 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h16)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_22 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h17)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_23 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h18)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_24 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h19)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_25 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1A)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_26 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1B)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_27 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1C)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_28 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1D)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_29 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & io_waddr == 5'h1E)	// <stdin>:24:3, playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_30 <= io_wdata;	// playground/src/RegFile.scala:18:24
      if (_GEN_0 & (&io_waddr))	// playground/src/RegFile.scala:18:24, :23:{15,31}, :24:23
        regfile_31 <= io_wdata;	// playground/src/RegFile.scala:18:24
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// <stdin>:24:3
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:24:3
      `FIRRTL_BEFORE_INITIAL	// <stdin>:24:3
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:24:3
      automatic logic [31:0] _RANDOM[0:31];	// <stdin>:24:3
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:24:3
        `INIT_RANDOM_PROLOG_	// <stdin>:24:3
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:24:3
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// <stdin>:24:3
        end	// <stdin>:24:3
        regfile_0 = _RANDOM[5'h0];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_1 = _RANDOM[5'h1];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_2 = _RANDOM[5'h2];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_3 = _RANDOM[5'h3];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_4 = _RANDOM[5'h4];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_5 = _RANDOM[5'h5];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_6 = _RANDOM[5'h6];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_7 = _RANDOM[5'h7];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_8 = _RANDOM[5'h8];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_9 = _RANDOM[5'h9];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_10 = _RANDOM[5'hA];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_11 = _RANDOM[5'hB];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_12 = _RANDOM[5'hC];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_13 = _RANDOM[5'hD];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_14 = _RANDOM[5'hE];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_15 = _RANDOM[5'hF];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_16 = _RANDOM[5'h10];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_17 = _RANDOM[5'h11];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_18 = _RANDOM[5'h12];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_19 = _RANDOM[5'h13];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_20 = _RANDOM[5'h14];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_21 = _RANDOM[5'h15];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_22 = _RANDOM[5'h16];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_23 = _RANDOM[5'h17];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_24 = _RANDOM[5'h18];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_25 = _RANDOM[5'h19];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_26 = _RANDOM[5'h1A];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_27 = _RANDOM[5'h1B];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_28 = _RANDOM[5'h1C];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_29 = _RANDOM[5'h1D];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_30 = _RANDOM[5'h1E];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
        regfile_31 = _RANDOM[5'h1F];	// <stdin>:24:3, playground/src/RegFile.scala:18:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:24:3
      `FIRRTL_AFTER_INITIAL	// <stdin>:24:3
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata1 = (|io_raddr1) ? _GEN[io_raddr1] : 32'h0;	// <stdin>:24:3, playground/src/RegFile.scala:18:32, :20:{19,30}
  assign io_rdata2 = (|io_raddr2) ? _GEN[io_raddr2] : 32'h0;	// <stdin>:24:3, playground/src/RegFile.scala:18:32, :20:19, :21:{19,30}
endmodule

module ImmUnit(	// <stdin>:76:3
  input  [31:0] io_inst,	// playground/src/ImmUnit.scala:14:14
  input  [2:0]  io_imm_type,	// playground/src/ImmUnit.scala:14:14
  output [31:0] io_out	// playground/src/ImmUnit.scala:14:14
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{{20{io_inst[31]}}, io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}},
     {{{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}},
     {{io_inst[31:12], 12'h0}},
     {{{21{io_inst[31]}}, io_inst[30:25], io_inst[11:7]}},
     {{{21{io_inst[31]}}, io_inst[30:20]}},
     {32'h0}};	// playground/src/ImmUnit.scala:16:{18,23,35,49}, :17:{18,23,49,65}, :18:{18,23,49,77}, :19:{18,23,49,65,78}, :20:{18,26}, :22:40
  assign io_out = _GEN[io_imm_type];	// <stdin>:76:3, playground/src/ImmUnit.scala:22:40
endmodule

module ControlUnit(	// <stdin>:127:3
  input  [31:0] io_inst,	// playground/src/ControlUnit.scala:124:14
  output [1:0]  io_pc_sel,	// playground/src/ControlUnit.scala:124:14
  output        io_A_sel,	// playground/src/ControlUnit.scala:124:14
                io_B_sel,	// playground/src/ControlUnit.scala:124:14
  output [2:0]  io_imm_type,	// playground/src/ControlUnit.scala:124:14
  output [3:0]  io_alu_op,	// playground/src/ControlUnit.scala:124:14
  output [2:0]  io_br_type,	// playground/src/ControlUnit.scala:124:14
  output [1:0]  io_st_type,	// playground/src/ControlUnit.scala:124:14
  output [2:0]  io_ld_type,	// playground/src/ControlUnit.scala:124:14
  output [1:0]  io_wb_sel,	// playground/src/ControlUnit.scala:124:14
  output        io_wb_en	// playground/src/ControlUnit.scala:124:14
);

  wire        _ctrlSignals_T_1 = io_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_3 = io_inst[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_5 = io_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN = {io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_7 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_9 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_11 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_13 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_15 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_17 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_19 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_21 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_23 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_25 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_27 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_29 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_31 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_33 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_35 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_37 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_39 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_41 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_43 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_45 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_47 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_0 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_49 = _GEN_0 == 17'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_51 = _GEN_0 == 17'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_53 = _GEN_0 == 17'h8293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_55 = _GEN_0 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_57 = _GEN_0 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_59 = _GEN_0 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_61 = _GEN_0 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_63 = _GEN_0 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_65 = _GEN_0 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_67 = _GEN_0 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_69 = _GEN_0 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_71 = _GEN_0 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_398 = _GEN_0 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_1 = _ctrlSignals_T_5 | _ctrlSignals_T_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_2 = _ctrlSignals_T_1 | _ctrlSignals_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_3 =
    _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_4 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53 | _GEN_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_5 =
    _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_6 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_7 = _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_8 =
    _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
    | _ctrlSignals_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_9 = _ctrlSignals_T_1 | _ctrlSignals_T_3 | _GEN_1;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_pc_sel = _GEN_2 ? 2'h0 : {1'h0, _GEN_1};	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_A_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5)
    & (_ctrlSignals_T_7 | ~_GEN_5
       & (_ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
          | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35
          | _GEN_4 | _ctrlSignals_T_398));	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_B_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
      | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
      | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _GEN_6) & (_GEN_3 | _ctrlSignals_T_398);	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_imm_type =
    _GEN_2
      ? 3'h3
      : _ctrlSignals_T_5
          ? 3'h4
          : _ctrlSignals_T_7
              ? 3'h1
              : _GEN_5 ? 3'h5 : _GEN_8 ? 3'h1 : _GEN_7 ? 3'h2 : {2'h0, _GEN_6};	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_alu_op =
    _ctrlSignals_T_1
      ? 4'hB
      : _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _ctrlSignals_T_9
        | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15 | _ctrlSignals_T_17
        | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25
        | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33
        | _ctrlSignals_T_35 | _ctrlSignals_T_37
          ? 4'h0
          : _ctrlSignals_T_39
              ? 4'h3
              : _ctrlSignals_T_41
                  ? 4'h4
                  : _ctrlSignals_T_43
                      ? 4'h5
                      : _ctrlSignals_T_45
                          ? 4'h8
                          : _ctrlSignals_T_47
                              ? 4'h9
                              : _ctrlSignals_T_49
                                  ? 4'h2
                                  : _ctrlSignals_T_51
                                      ? 4'h6
                                      : _ctrlSignals_T_53
                                          ? 4'h7
                                          : _ctrlSignals_T_55
                                              ? 4'h0
                                              : _ctrlSignals_T_57
                                                  ? 4'h1
                                                  : _ctrlSignals_T_59
                                                      ? 4'h2
                                                      : _ctrlSignals_T_61
                                                          ? 4'h3
                                                          : _ctrlSignals_T_63
                                                              ? 4'h4
                                                              : _ctrlSignals_T_65
                                                                  ? 4'h5
                                                                  : _ctrlSignals_T_67
                                                                      ? 4'h6
                                                                      : _ctrlSignals_T_69
                                                                          ? 4'h7
                                                                          : _ctrlSignals_T_71
                                                                              ? 4'h8
                                                                              : _ctrlSignals_T_398
                                                                                  ? 4'h9
                                                                                  : 4'hF;	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_br_type =
    _GEN_9
      ? 3'h0
      : _ctrlSignals_T_9
          ? 3'h1
          : _ctrlSignals_T_11
              ? 3'h2
              : _ctrlSignals_T_13
                  ? 3'h3
                  : _ctrlSignals_T_15
                      ? 3'h4
                      : _ctrlSignals_T_17 ? 3'h5 : _ctrlSignals_T_19 ? 3'h6 : 3'h0;	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_st_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _GEN_8
      ? 2'h0
      : _ctrlSignals_T_31 ? 2'h3 : _ctrlSignals_T_33 ? 2'h2 : {1'h0, _ctrlSignals_T_35};	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_ld_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _GEN_5
      ? 3'h0
      : _ctrlSignals_T_21
          ? 3'h3
          : _ctrlSignals_T_23
              ? 3'h2
              : _ctrlSignals_T_25
                  ? 3'h1
                  : _ctrlSignals_T_27 ? 3'h5 : {_ctrlSignals_T_29, 2'h0};	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_wb_sel = _GEN_2 ? 2'h0 : _GEN_1 ? 2'h2 : _GEN_5 ? 2'h0 : {1'h0, _GEN_8};	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_wb_en = _GEN_9 | ~_GEN_5 & (_GEN_8 | ~_GEN_7 & (_GEN_4 | _ctrlSignals_T_398));	// <stdin>:127:3, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
endmodule

module Alu(	// <stdin>:588:3
  input  [31:0] io_src1,	// playground/src/Alu.scala:32:14
                io_src2,	// playground/src/Alu.scala:32:14
  input  [3:0]  io_opcode,	// playground/src/Alu.scala:32:14
  output [31:0] io_out	// playground/src/Alu.scala:32:14
);

  wire [62:0]       _GEN = {31'h0, io_src1};	// playground/src/Alu.scala:40:28
  wire [31:0]       _GEN_0 = {27'h0, io_src2[4:0]};	// playground/src/Alu.scala:34:22, :44:28
  wire [62:0]       _GEN_1 =
    {31'h0,
     io_opcode == 4'h1
       ? io_src1 - io_src2
       : io_opcode == 4'h0 ? io_src1 + io_src2 : io_src1};	// playground/src/Alu.scala:36:42, :38:28, :39:28, :40:28
  wire [15:0][62:0] _GEN_2 =
    {{_GEN_1},
     {_GEN_1},
     {_GEN_1},
     {_GEN_1},
     {{31'h0, io_src2}},
     {_GEN},
     {{31'h0, io_src1 & io_src2}},
     {{31'h0, io_src1 | io_src2}},
     {{31'h0, $signed($signed(io_src1) >>> _GEN_0)}},
     {{31'h0, io_src1 >> _GEN_0}},
     {{31'h0, io_src1 ^ io_src2}},
     {{62'h0, io_src1 < io_src2}},
     {{62'h0, $signed(io_src1) < $signed(io_src2)}},
     {_GEN << io_src2[4:0]},
     {_GEN_1},
     {_GEN_1}};	// playground/src/Alu.scala:34:22, :36:42, :40:28, :41:35, :42:35, :43:28, :44:28, :45:35, :46:28, :47:28
  assign io_out = _GEN_2[io_opcode][31:0];	// <stdin>:588:3, playground/src/Alu.scala:36:{10,42}
endmodule

module BranchGen(	// <stdin>:636:3
  input  [31:0] io_src1,	// playground/src/BranchGen.scala:16:14
                io_src2,	// playground/src/BranchGen.scala:16:14
  input  [2:0]  io_opcode,	// playground/src/BranchGen.scala:16:14
  output        io_branch	// playground/src/BranchGen.scala:16:14
);

  wire eq = io_src1 == io_src2;	// playground/src/BranchGen.scala:18:20
  wire lt = $signed(io_src1) < $signed(io_src2);	// playground/src/BranchGen.scala:20:27
  wire ltu = io_src1 < io_src2;	// playground/src/BranchGen.scala:22:28
  assign io_branch =
    io_opcode == 3'h1 & eq | io_opcode == 3'h2 & ~eq | io_opcode == 3'h3 & lt
    | io_opcode == 3'h4 & ~lt | io_opcode == 3'h5 & ltu | io_opcode == 3'h6 & ~ltu;	// <stdin>:636:3, playground/src/BranchGen.scala:18:20, :19:12, :20:27, :21:12, :22:28, :23:13, :26:{17,28}, :27:{17,28}, :28:{17,28}, :29:{17,28}, :30:{17,29,37}, :31:{17,29}
endmodule

// external module MemUnit

module DataExt(	// <stdin>:678:3
  input  [31:0] io_in,	// playground/src/DataExt.scala:14:15
  input  [2:0]  io_opcode,	// playground/src/DataExt.scala:14:15
  output [31:0] io_out	// playground/src/DataExt.scala:14:15
);

  wire [7:0][31:0] _GEN =
    {{32'h0},
     {32'h0},
     {{24'h0, io_in[7:0]}},
     {{16'h0, io_in[15:0]}},
     {{{24{io_in[7]}}, io_in[7:0]}},
     {{{16{io_in[15]}}, io_in[15:0]}},
     {io_in},
     {32'h0}};	// playground/src/DataExt.scala:16:{16,21,31,43}, :17:{16,21,31,43}, :18:16, :19:16, :21:38
  assign io_out = _GEN[io_opcode];	// <stdin>:678:3, playground/src/DataExt.scala:21:38
endmodule

module Top(	// <stdin>:709:3
  input         clock,	// <stdin>:710:11
                reset,	// <stdin>:711:11
  input  [31:0] io_inst,	// playground/src/Top.scala:15:14
  output [31:0] io_pc,	// playground/src/Top.scala:15:14
  output        io_halt	// playground/src/Top.scala:15:14
);

  wire [31:0] _dataExt_io_out;	// playground/src/Top.scala:41:27
  wire [31:0] _memUnit_rdata;	// playground/src/Top.scala:40:27
  wire        _branchGen_io_branch;	// playground/src/Top.scala:38:27
  wire [31:0] _alu_io_out;	// playground/src/Top.scala:37:27
  wire [1:0]  _controlUnit_io_pc_sel;	// playground/src/Top.scala:35:27
  wire        _controlUnit_io_A_sel;	// playground/src/Top.scala:35:27
  wire        _controlUnit_io_B_sel;	// playground/src/Top.scala:35:27
  wire [2:0]  _controlUnit_io_imm_type;	// playground/src/Top.scala:35:27
  wire [3:0]  _controlUnit_io_alu_op;	// playground/src/Top.scala:35:27
  wire [2:0]  _controlUnit_io_br_type;	// playground/src/Top.scala:35:27
  wire [1:0]  _controlUnit_io_st_type;	// playground/src/Top.scala:35:27
  wire [2:0]  _controlUnit_io_ld_type;	// playground/src/Top.scala:35:27
  wire [1:0]  _controlUnit_io_wb_sel;	// playground/src/Top.scala:35:27
  wire        _controlUnit_io_wb_en;	// playground/src/Top.scala:35:27
  wire [31:0] _immUnit_io_out;	// playground/src/Top.scala:34:27
  wire [31:0] _regFile_io_rdata1;	// playground/src/Top.scala:33:27
  wire [31:0] _regFile_io_rdata2;	// playground/src/Top.scala:33:27
  wire [31:0] _pcGen_io_npc;	// playground/src/Top.scala:31:27
  wire        _pcGen_io_jalr_T = _controlUnit_io_pc_sel == 2'h1;	// playground/src/Top.scala:35:27, :59:58, :96:45
  PCGen pcGen (	// playground/src/Top.scala:31:27
    .clock            (clock),
    .reset            (reset),
    .io_npc           (_pcGen_io_npc),
    .io_branch        (_branchGen_io_branch),	// playground/src/Top.scala:38:27
    .io_jal           (_pcGen_io_jalr_T & _controlUnit_io_imm_type == 3'h4),	// playground/src/Top.scala:35:27, :62:31, :96:{45,57,85}
    .io_jalr          (_pcGen_io_jalr_T & _controlUnit_io_imm_type == 3'h1),	// playground/src/Top.scala:35:27, :96:45, :97:{57,85}
    .io_branch_target (_alu_io_out),	// playground/src/Top.scala:37:27
    .io_jal_target    (_alu_io_out),	// playground/src/Top.scala:37:27
    .io_jalr_target   (_alu_io_out)	// playground/src/Top.scala:37:27
  );
  RegFile regFile (	// playground/src/Top.scala:33:27
    .clock     (clock),
    .reset     (reset),
    .io_raddr1 (io_inst[19:15]),	// playground/src/Top.scala:19:23
    .io_raddr2 (io_inst[24:20]),	// playground/src/Top.scala:18:23
    .io_rdata1 (_regFile_io_rdata1),
    .io_rdata2 (_regFile_io_rdata2),
    .io_wen    (_controlUnit_io_wb_en),	// playground/src/Top.scala:35:27
    .io_waddr  (io_inst[11:7]),	// playground/src/Top.scala:21:23
    .io_wdata
      (_controlUnit_io_wb_sel == 2'h1
         ? _dataExt_io_out
         : _controlUnit_io_wb_sel == 2'h2 ? _pcGen_io_npc + 32'h4 : _alu_io_out)	// playground/src/Top.scala:31:27, :35:27, :37:27, :41:27, :59:58, :62:31
  );
  ImmUnit immUnit (	// playground/src/Top.scala:34:27
    .io_inst     (io_inst),
    .io_imm_type (_controlUnit_io_imm_type),	// playground/src/Top.scala:35:27
    .io_out      (_immUnit_io_out)
  );
  ControlUnit controlUnit (	// playground/src/Top.scala:35:27
    .io_inst     (io_inst),
    .io_pc_sel   (_controlUnit_io_pc_sel),
    .io_A_sel    (_controlUnit_io_A_sel),
    .io_B_sel    (_controlUnit_io_B_sel),
    .io_imm_type (_controlUnit_io_imm_type),
    .io_alu_op   (_controlUnit_io_alu_op),
    .io_br_type  (_controlUnit_io_br_type),
    .io_st_type  (_controlUnit_io_st_type),
    .io_ld_type  (_controlUnit_io_ld_type),
    .io_wb_sel   (_controlUnit_io_wb_sel),
    .io_wb_en    (_controlUnit_io_wb_en)
  );
  Alu alu (	// playground/src/Top.scala:37:27
    .io_src1   (_controlUnit_io_A_sel ? _regFile_io_rdata1 : _pcGen_io_npc),	// playground/src/Top.scala:31:27, :33:27, :35:27, :47:64
    .io_src2   (_controlUnit_io_B_sel ? _regFile_io_rdata2 : _immUnit_io_out),	// playground/src/Top.scala:33:27, :34:27, :35:27, :53:64
    .io_opcode (_controlUnit_io_alu_op),	// playground/src/Top.scala:35:27
    .io_out    (_alu_io_out)
  );
  BranchGen branchGen (	// playground/src/Top.scala:38:27
    .io_src1   (_regFile_io_rdata1),	// playground/src/Top.scala:33:27
    .io_src2   (_regFile_io_rdata2),	// playground/src/Top.scala:33:27
    .io_opcode (_controlUnit_io_br_type),	// playground/src/Top.scala:35:27
    .io_branch (_branchGen_io_branch)
  );
  MemUnit memUnit (	// playground/src/Top.scala:40:27
    .valid ((|_controlUnit_io_st_type) | (|_controlUnit_io_ld_type)),	// playground/src/Top.scala:35:27, :105:{47,56,83}
    .raddr (_alu_io_out),	// playground/src/Top.scala:37:27
    .rdata (_memUnit_rdata),
    .waddr (_alu_io_out),	// playground/src/Top.scala:37:27
    .wdata (_regFile_io_rdata2),	// playground/src/Top.scala:33:27
    .wmask
      ({4'h0,
        (&_controlUnit_io_st_type)
          ? 4'h1
          : _controlUnit_io_st_type == 2'h2
              ? 4'h3
              : {4{_controlUnit_io_st_type == 2'h1}}}),	// playground/src/Top.scala:35:27, :59:58, :107:{20,61}
    .wen   (|_controlUnit_io_st_type)	// playground/src/Top.scala:35:27, :105:47
  );
  DataExt dataExt (	// playground/src/Top.scala:41:27
    .io_in     (_memUnit_rdata),	// playground/src/Top.scala:40:27
    .io_opcode (_controlUnit_io_ld_type),	// playground/src/Top.scala:35:27
    .io_out    (_dataExt_io_out)
  );
  assign io_pc = _pcGen_io_npc;	// <stdin>:709:3, playground/src/Top.scala:31:27
  assign io_halt = io_inst == 32'h100073;	// <stdin>:709:3, playground/src/Top.scala:45:29
endmodule


// ----- 8< ----- FILE "./memory.v" ----- 8< -----

import "DPI-C" function void paddr_read(
  input int raddr, output int rdata
);

import "DPI-C" function void paddr_write(
  input int waddr, input int wdata, input byte wmask
);

module MemUnit (
  input         valid,
  input  [31:0] raddr,
  output reg [31:0] rdata,
  input  [31:0] waddr,
  input  [31:0] wdata,
  input  [ 7:0] wmask,
  input         wen
);


always @(*) begin
  if(valid) begin
    paddr_read(raddr, rdata);
    if(wen) begin
      paddr_write(waddr, wdata, wmask);
    end
  end else begin
    rdata = 0;
  end
end

endmodule

// ----- 8< ----- FILE "firrtl_black_box_resource_files.f" ----- 8< -----

