# Priority_Encoder_RTL

Hi everyone!!
<br/>This Github Repository contains the RTL design of a **Priority Encoder**. 
<br/> *Design Language: **Verilog***
<br/> *Design Tool: **Xilinx Vivado***
<br/> A **Priority encoder** is a combinational circuit that converts a set of binary inputs into a coded output, indicating the highest-order active input. 
