# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../FT232H.srcs/sources_1/ip/clk_wiz_0" \
"Streamer_Test_Bench_time_synth.v" \
"../../../../../FT232H.srcs/sim_1/new/Streamer_Test_Bench.v" \

# Do not sort compile order
nosort
