$date
	Thu Aug 31 10:41:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Encoder16_4_tb $end
$var wire 1 ! z $end
$var wire 4 " y [3:0] $end
$var reg 16 # w [15:0] $end
$scope module q $end
$var wire 16 $ w [15:0] $end
$var reg 4 % y [3:0] $end
$var reg 1 ! z $end
$var integer 32 & k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b0 $
b0 #
bx "
0!
$end
#20
b10000 &
1!
b1 "
b1 %
b10 #
b10 $
#40
b10000 &
b10 "
b10 %
b100 #
b100 $
#60
b10000 &
b11 "
b11 %
b1000 #
b1000 $
#80
b10000 &
b100 "
b100 %
b10000 #
b10000 $
#100
b10000 &
b101 "
b101 %
b100000 #
b100000 $
#120
b10000 &
b110 "
b110 %
b1000000 #
b1000000 $
#140
b10000 &
b111 "
b111 %
b10000000 #
b10000000 $
#160
b10000 &
b1000 "
b1000 %
b100000000 #
b100000000 $
#180
b10000 &
b1001 "
b1001 %
b1000000000 #
b1000000000 $
#200
b10000 &
b1010 "
b1010 %
b10000000000 #
b10000000000 $
#220
b10000 &
b1011 "
b1011 %
b100000000000 #
b100000000000 $
#240
b10000 &
b1100 "
b1100 %
b1000000000000 #
b1000000000000 $
#260
b10000 &
b1101 "
b1101 %
b10000000000000 #
b10000000000000 $
#280
b10000 &
b1110 "
b1110 %
b100000000000000 #
b100000000000000 $
#300
b10000 &
b1111 "
b1111 %
b1000000000000000 #
b1000000000000000 $
#320
