###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       211168   # Number of WRITE/WRITEP commands
num_reads_done                 =       506681   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       413927   # Number of read row buffer hits
num_read_cmds                  =       506681   # Number of READ/READP commands
num_writes_done                =       211184   # Number of read requests issued
num_write_row_hits             =       148416   # Number of write row buffer hits
num_act_cmds                   =       156033   # Number of ACT commands
num_pre_cmds                   =       156006   # Number of PRE commands
num_ondemand_pres              =       131937   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9439510   # Cyles of rank active rank.0
rank_active_cycles.1           =      9197851   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       560490   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       802149   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       667720   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4955   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1836   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1623   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          889   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1403   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2192   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2600   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3673   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7437   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23541   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           37   # Write cmd latency (cycles)
write_latency[20-39]           =          770   # Write cmd latency (cycles)
write_latency[40-59]           =         1303   # Write cmd latency (cycles)
write_latency[60-79]           =         3528   # Write cmd latency (cycles)
write_latency[80-99]           =         6825   # Write cmd latency (cycles)
write_latency[100-119]         =         9292   # Write cmd latency (cycles)
write_latency[120-139]         =        14094   # Write cmd latency (cycles)
write_latency[140-159]         =        14976   # Write cmd latency (cycles)
write_latency[160-179]         =        15596   # Write cmd latency (cycles)
write_latency[180-199]         =        15605   # Write cmd latency (cycles)
write_latency[200-]            =       129142   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       223834   # Read request latency (cycles)
read_latency[40-59]            =        75780   # Read request latency (cycles)
read_latency[60-79]            =        68186   # Read request latency (cycles)
read_latency[80-99]            =        21914   # Read request latency (cycles)
read_latency[100-119]          =        15534   # Read request latency (cycles)
read_latency[120-139]          =        12213   # Read request latency (cycles)
read_latency[140-159]          =         9302   # Read request latency (cycles)
read_latency[160-179]          =         7358   # Read request latency (cycles)
read_latency[180-199]          =         6085   # Read request latency (cycles)
read_latency[200-]             =        66474   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.05415e+09   # Write energy
read_energy                    =  2.04294e+09   # Read energy
act_energy                     =  4.26906e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.69035e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85032e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89025e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73946e+09   # Active standby energy rank.1
average_read_latency           =      107.723   # Average read request latency (cycles)
average_interarrival           =      13.9301   # Average request interarrival latency (cycles)
total_energy                   =  1.65124e+10   # Total energy (pJ)
average_power                  =      1651.24   # Average power (mW)
average_bandwidth              =      6.12578   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       207376   # Number of WRITE/WRITEP commands
num_reads_done                 =       500675   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       427682   # Number of read row buffer hits
num_read_cmds                  =       500675   # Number of READ/READP commands
num_writes_done                =       207381   # Number of read requests issued
num_write_row_hits             =       163491   # Number of write row buffer hits
num_act_cmds                   =       117314   # Number of ACT commands
num_pre_cmds                   =       117286   # Number of PRE commands
num_ondemand_pres              =        94929   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9338480   # Cyles of rank active rank.0
rank_active_cycles.1           =      9298704   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       661520   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       701296   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       657275   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5601   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1892   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1606   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          893   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1371   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2275   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2507   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         3781   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         7496   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23360   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           43   # Write cmd latency (cycles)
write_latency[20-39]           =          908   # Write cmd latency (cycles)
write_latency[40-59]           =         2045   # Write cmd latency (cycles)
write_latency[60-79]           =         5336   # Write cmd latency (cycles)
write_latency[80-99]           =         9600   # Write cmd latency (cycles)
write_latency[100-119]         =        12036   # Write cmd latency (cycles)
write_latency[120-139]         =        14354   # Write cmd latency (cycles)
write_latency[140-159]         =        13483   # Write cmd latency (cycles)
write_latency[160-179]         =        13583   # Write cmd latency (cycles)
write_latency[180-199]         =        13640   # Write cmd latency (cycles)
write_latency[200-]            =       122348   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       242076   # Read request latency (cycles)
read_latency[40-59]            =        75622   # Read request latency (cycles)
read_latency[60-79]            =        60044   # Read request latency (cycles)
read_latency[80-99]            =        21148   # Read request latency (cycles)
read_latency[100-119]          =        14493   # Read request latency (cycles)
read_latency[120-139]          =        11451   # Read request latency (cycles)
read_latency[140-159]          =         8003   # Read request latency (cycles)
read_latency[160-179]          =         6376   # Read request latency (cycles)
read_latency[180-199]          =         5177   # Read request latency (cycles)
read_latency[200-]             =        56285   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.03522e+09   # Write energy
read_energy                    =  2.01872e+09   # Read energy
act_energy                     =  3.20971e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.1753e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.36622e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82721e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80239e+09   # Active standby energy rank.1
average_read_latency           =      99.1312   # Average read request latency (cycles)
average_interarrival           =      14.1231   # Average request interarrival latency (cycles)
total_energy                   =  1.63633e+10   # Total energy (pJ)
average_power                  =      1636.33   # Average power (mW)
average_bandwidth              =      6.04208   # Average bandwidth
