Classic Timing Analyzer report for Project
Mon Feb 21 09:36:30 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.774 ns   ; B[2] ; Cout ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.774 ns       ; B[2] ; Cout ;
; N/A   ; None              ; 12.767 ns       ; B[2] ; S[2] ;
; N/A   ; None              ; 12.418 ns       ; B[2] ; S[3] ;
; N/A   ; None              ; 12.398 ns       ; B[3] ; Cout ;
; N/A   ; None              ; 12.391 ns       ; B[3] ; S[2] ;
; N/A   ; None              ; 12.377 ns       ; B[2] ; S[1] ;
; N/A   ; None              ; 12.349 ns       ; A[1] ; Cout ;
; N/A   ; None              ; 12.342 ns       ; A[1] ; S[2] ;
; N/A   ; None              ; 12.042 ns       ; B[3] ; S[3] ;
; N/A   ; None              ; 12.001 ns       ; B[3] ; S[1] ;
; N/A   ; None              ; 11.993 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 11.952 ns       ; A[1] ; S[1] ;
; N/A   ; None              ; 11.867 ns       ; A[3] ; Cout ;
; N/A   ; None              ; 11.860 ns       ; A[3] ; S[2] ;
; N/A   ; None              ; 11.638 ns       ; A[2] ; Cout ;
; N/A   ; None              ; 11.631 ns       ; A[2] ; S[2] ;
; N/A   ; None              ; 11.511 ns       ; A[3] ; S[3] ;
; N/A   ; None              ; 11.470 ns       ; A[3] ; S[1] ;
; N/A   ; None              ; 11.282 ns       ; A[2] ; S[3] ;
; N/A   ; None              ; 11.241 ns       ; A[2] ; S[1] ;
; N/A   ; None              ; 8.746 ns        ; C0   ; Cout ;
; N/A   ; None              ; 8.739 ns        ; C0   ; S[2] ;
; N/A   ; None              ; 8.562 ns        ; B[0] ; Cout ;
; N/A   ; None              ; 8.555 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 8.427 ns        ; B[1] ; Cout ;
; N/A   ; None              ; 8.420 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 8.390 ns        ; C0   ; S[3] ;
; N/A   ; None              ; 8.349 ns        ; C0   ; S[1] ;
; N/A   ; None              ; 8.289 ns        ; A[0] ; Cout ;
; N/A   ; None              ; 8.282 ns        ; A[0] ; S[2] ;
; N/A   ; None              ; 8.206 ns        ; B[0] ; S[3] ;
; N/A   ; None              ; 8.165 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 8.071 ns        ; B[1] ; S[3] ;
; N/A   ; None              ; 8.030 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 7.933 ns        ; A[0] ; S[3] ;
; N/A   ; None              ; 7.892 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 5.870 ns        ; C0   ; S[0] ;
; N/A   ; None              ; 5.686 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 5.414 ns        ; A[0] ; S[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Feb 21 09:36:30 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only
Info: Longest tpd from source pin "B[2]" to destination pin "Cout" is 12.774 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 2; PIN Node = 'B[2]'
    Info: 2: + IC(5.023 ns) + CELL(0.275 ns) = 6.150 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 2; COMB Node = 'QMUX:G2|F[3]~5'
    Info: 3: + IC(0.431 ns) + CELL(0.393 ns) = 6.974 ns; Loc. = LCCOMB_X1_Y5_N24; Fanout = 1; COMB Node = 'BCDA:G3|Add0~9'
    Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 7.384 ns; Loc. = LCCOMB_X1_Y5_N26; Fanout = 1; COMB Node = 'BCDA:G3|Add0~10'
    Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 8.057 ns; Loc. = LCCOMB_X1_Y5_N30; Fanout = 4; COMB Node = 'BCDA:G3|T[1]~0'
    Info: 6: + IC(0.427 ns) + CELL(0.414 ns) = 8.898 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 2; COMB Node = 'BCDA:G3|S[2]~3'
    Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.969 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 1; COMB Node = 'BCDA:G3|S[3]~5'
    Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 9.379 ns; Loc. = LCCOMB_X1_Y5_N8; Fanout = 1; COMB Node = 'BCDA:G3|Cout~0'
    Info: 9: + IC(0.743 ns) + CELL(2.652 ns) = 12.774 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 5.897 ns ( 46.16 % )
    Info: Total interconnect delay = 6.877 ns ( 53.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Mon Feb 21 09:36:30 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


