WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251857 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251857 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 6275817 heartbeat IPC: 1.593 cumulative IPC: 0.9952 (Simulation time: 00 hr 02 min 01 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 5023961 cumulative IPC: 0.9952 (Simulation time: 00 hr 02 min 01 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 5023961 cumulative IPC: 0.9952 (Simulation time: 00 hr 02 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.9952 instructions: 5000000 cycles: 5023961
CPU 0 Branch Prediction Accuracy: 96.01% MPKI: 12.48 Average ROB Occupancy at Mispredict: 33.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 9.5
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52374 HIT:      35624 MISS:      16750
LLC LOAD         ACCESS:      23817 HIT:      15049 MISS:       8768
LLC RFO          ACCESS:       3734 HIT:        980 MISS:       2754
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16292 HIT:      16291 MISS:          1
LLC TRANSLATION  ACCESS:       8531 HIT:       3304 MISS:       5227
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 373.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1370754 HIT:    1285964 MISS:      84790
cpu0_DTLB LOAD         ACCESS:    1370754 HIT:    1285964 MISS:      84790
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 43.97 cycles
cpu0_ITLB TOTAL        ACCESS:     160485 HIT:     150974 MISS:       9511
cpu0_ITLB LOAD         ACCESS:     160485 HIT:     150974 MISS:       9511
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.903 cycles
cpu0_L1D TOTAL        ACCESS:    1567200 HIT:    1440881 MISS:     126319
cpu0_L1D LOAD         ACCESS:    1152268 HIT:    1056193 MISS:      96075
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     401429 HIT:     381824 MISS:      19605
cpu0_L1D TRANSLATION  ACCESS:      13503 HIT:       2864 MISS:      10639
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 56.65 cycles
cpu0_L1I TOTAL        ACCESS:     175466 HIT:     163857 MISS:      11609
cpu0_L1I LOAD         ACCESS:     175466 HIT:     163857 MISS:      11609
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 32.49 cycles
cpu0_L2C TOTAL        ACCESS:      89483 HIT:      53371 MISS:      36112
cpu0_L2C LOAD         ACCESS:      56440 HIT:      32623 MISS:      23817
cpu0_L2C RFO          ACCESS:       5071 HIT:       1337 MISS:       3734
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17418 HIT:      17388 MISS:         30
cpu0_L2C TRANSLATION  ACCESS:      10554 HIT:       2023 MISS:       8531
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 193.9 cycles
cpu0_STLB TOTAL        ACCESS:      53402 HIT:      44307 MISS:       9095
cpu0_STLB LOAD         ACCESS:      53402 HIT:      44307 MISS:       9095
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 396.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4798
  ROW_BUFFER_MISS:      11946
 AVG DBUS CONGESTED CYCLE: 3.898
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        545
  FULL:       2183
