

================================================================
== Vitis HLS Report for 'node20'
================================================================
* Date:           Wed Oct  2 17:52:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.609 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048593|  1048593|  3.492 ms|  3.492 ms|  1048593|  1048593|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop55_loop56_loop57  |  1048591|  1048591|        17|          1|          1|  1048576|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      361|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |       48|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      602|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       48|     5|     1063|      900|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U22  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v201_U  |node23_v232_RAM_AUTO_1R1W  |       16|  0|   0|    0|   8192|   32|     1|       262144|
    |v202_U  |node23_v233_RAM_AUTO_1R1W  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                           |       48|  0|   0|    0|  24576|   64|     2|       786432|
    +--------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln506_1_fu_195_p2               |         +|   0|  0|  28|          21|           1|
    |add_ln506_fu_204_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln507_1_fu_234_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln507_fu_293_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln508_fu_336_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln518_fu_388_p2                 |         +|   0|  0|  21|          14|          14|
    |add_ln524_fu_377_p2                 |         +|   0|  0|  20|          13|          13|
    |and_ln506_fu_287_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter4    |       and|   0|  0|   2|           1|           1|
    |ap_condition_317                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_335                    |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_228_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp28_fu_324_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp43_fu_366_p2                     |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln506_fu_189_p2                |      icmp|   0|  0|  29|          21|          22|
    |icmp_ln507_fu_210_p2                |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln508_fu_281_p2                |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln511_fu_330_p2                |      icmp|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln507_fu_299_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln506_1_fu_216_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln506_fu_269_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln507_1_fu_312_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln507_2_fu_240_p3            |    select|   0|  0|  16|           1|           1|
    |select_ln507_fu_304_p3              |    select|   0|  0|   8|           1|           1|
    |v211_fu_416_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln506_fu_276_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 361|         178|         114|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_v204_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v205_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_v206_load              |   9|          2|    8|         16|
    |indvar_flatten13_fu_84                  |   9|          2|   21|         42|
    |indvar_flatten_fu_76                    |   9|          2|   16|         32|
    |v204_fu_80                              |   9|          2|    7|         14|
    |v205_fu_72                              |   9|          2|    8|         16|
    |v206_fu_68                              |   9|          2|    8|         16|
    |v289_blk_n                              |   9|          2|    1|          2|
    |v290_blk_n                              |   9|          2|    1|          2|
    |v295_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 135|         30|  125|        250|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp16_reg_484                      |   1|   0|    1|          0|
    |cmp16_reg_484_pp0_iter1_reg        |   1|   0|    1|          0|
    |cmp28_reg_500                      |   1|   0|    1|          0|
    |cmp43_reg_514                      |   1|   0|    1|          0|
    |empty_fu_88                        |  32|   0|   32|          0|
    |icmp_ln507_reg_472                 |   1|   0|    1|          0|
    |icmp_ln511_reg_505                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_84             |  21|   0|   21|          0|
    |indvar_flatten_fu_76               |  16|   0|   16|          0|
    |select_ln507_reg_488               |   8|   0|    8|          0|
    |trunc_ln507_reg_479                |   6|   0|    6|          0|
    |trunc_ln507_reg_479_pp0_iter1_reg  |   6|   0|    6|          0|
    |trunc_ln524_reg_494                |   7|   0|    7|          0|
    |v201_addr_reg_518                  |  13|   0|   13|          0|
    |v202_addr_reg_524                  |  14|   0|   14|          0|
    |v204_fu_80                         |   7|   0|    7|          0|
    |v205_fu_72                         |   8|   0|    8|          0|
    |v206_fu_68                         |   8|   0|    8|          0|
    |v210_reg_529                       |  32|   0|   32|          0|
    |v211_reg_539                       |  32|   0|   32|          0|
    |v212_reg_544                       |  32|   0|   32|          0|
    |v213_reg_549                       |  32|   0|   32|          0|
    |v290_read_reg_509                  |  32|   0|   32|          0|
    |cmp28_reg_500                      |  64|  32|    1|          0|
    |cmp43_reg_514                      |  64|  32|    1|          0|
    |icmp_ln511_reg_505                 |  64|  32|    1|          0|
    |v201_addr_reg_518                  |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 602| 128|  362|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node20|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node20|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node20|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node20|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node20|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node20|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node20|  return value|
|v290_dout            |   in|   32|     ap_fifo|          v290|       pointer|
|v290_num_data_valid  |   in|   15|     ap_fifo|          v290|       pointer|
|v290_fifo_cap        |   in|   15|     ap_fifo|          v290|       pointer|
|v290_empty_n         |   in|    1|     ap_fifo|          v290|       pointer|
|v290_read            |  out|    1|     ap_fifo|          v290|       pointer|
|v295_dout            |   in|   32|     ap_fifo|          v295|       pointer|
|v295_num_data_valid  |   in|   14|     ap_fifo|          v295|       pointer|
|v295_fifo_cap        |   in|   14|     ap_fifo|          v295|       pointer|
|v295_empty_n         |   in|    1|     ap_fifo|          v295|       pointer|
|v295_read            |  out|    1|     ap_fifo|          v295|       pointer|
|v289_din             |  out|   32|     ap_fifo|          v289|       pointer|
|v289_num_data_valid  |   in|   14|     ap_fifo|          v289|       pointer|
|v289_fifo_cap        |   in|   14|     ap_fifo|          v289|       pointer|
|v289_full_n          |   in|    1|     ap_fifo|          v289|       pointer|
|v289_write           |  out|    1|     ap_fifo|          v289|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

