
---------- Begin Simulation Statistics ----------
final_tick                               1146482766801                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 117634                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382324                       # Number of bytes of host memory used
host_op_rate                                   138039                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20505.86                       # Real time elapsed on the host
host_tick_rate                                8212721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2412193705                       # Number of instructions simulated
sim_ops                                    2830607959                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168409                       # Number of seconds simulated
sim_ticks                                168408908598                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       907910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1815819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.262022                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        33561028                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     72545527                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        88781                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     64787962                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1907959                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2018876                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110917                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        83327798                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         7050194                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         141520554                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        133270605                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        88652                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           82219597                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      30042898                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4192207                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2245994                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    412193704                       # Number of instructions committed
system.switch_cpus.commit.committedOps      487207571                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    403530866                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.207361                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.372955                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    279973771     69.38%     69.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31925198      7.91%     77.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     25286163      6.27%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7362520      1.82%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16111088      3.99%     89.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3800809      0.94%     90.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4368027      1.08%     91.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4660392      1.15%     92.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     30042898      7.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    403530866                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      7001793                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         439575540                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              97838853                       # Number of loads committed
system.switch_cpus.commit.membars             4657985                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    292783007     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17236487      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        29112      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     97838853     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     79320112     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    487207571                       # Class of committed instruction
system.switch_cpus.commit.refs              177158965                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          15648296                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           412193704                       # Number of Instructions Simulated
system.switch_cpus.committedOps             487207571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.979778                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.979778                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     299114083                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           147                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33472044                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      490708405                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         28338488                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          61750849                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          95151                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           497                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      14559300                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            83327798                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          55333470                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             348365546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              416891724                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          190560                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.206329                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     55397039                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     42519181                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.032272                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    403857877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.219682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.508580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        306359517     75.86%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         13057873      3.23%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6573499      1.63%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14354138      3.55%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9657911      2.39%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7590631      1.88%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9666899      2.39%     90.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4054561      1.00%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32542848      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    403857877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       118732                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         82352133                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.231788                       # Inst execution rate
system.switch_cpus.iew.exec_refs            186656998                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           79482088                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          345061                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      98279528                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4206794                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79687658                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    489452198                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     107174910                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110365                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     497467859                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          76369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      50377438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          95151                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      50453590                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16679840                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          241                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8435                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9123658                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       440671                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       367546                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8435                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        31449                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        87283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         463094319                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             488235137                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587823                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         272217276                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.208927                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              488268040                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        608843053                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       347034356                       # number of integer regfile writes
system.switch_cpus.ipc                       1.020639                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.020639                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     293584053     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17245513      3.47%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        29114      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    107209615     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     79509929     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      497578228                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            13022727                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026172                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1523572     11.70%     11.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         933402      7.17%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5492709     42.18%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5073044     38.96%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      485170761                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1363526388                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    472574234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    475978687                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          485245403                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         497578228                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4206795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2244611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2628                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14588                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1905085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    403857877                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.232063                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.001635                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    247424581     61.27%     61.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44257557     10.96%     72.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     29640062      7.34%     79.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20759777      5.14%     84.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18619176      4.61%     89.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19783533      4.90%     94.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11183140      2.77%     96.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6252401      1.55%     98.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5937650      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    403857877                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.232061                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       25430194                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     48513296                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     15660903                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15726238                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7951412                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4762420                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     98279528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79687658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       597712717                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16768800                       # number of misc regfile writes
system.switch_cpus.numCycles                403858294                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        55066652                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     492773204                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9582533                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         34674894                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       19804673                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         96462                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     788862330                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      490188697                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    495948169                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          69148488                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       87430219                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          95151                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     125121729                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3174925                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    601922783                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    119750957                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5152990                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          86887099                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4206798                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10463577                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            862941442                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           979234295                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         10445335                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5230257                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       920881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       920878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1841762                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         920879                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             907902                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       716022                       # Transaction distribution
system.membus.trans_dist::CleanEvict           191888                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        907902                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1362278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1361450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2723728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2723728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    103601408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    104261760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    207863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               207863168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            907909                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  907909    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              907909                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4152866100                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4191318389                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8479881024                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1146482766801                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            920874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1445014                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1112768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               7                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       920845                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2762556                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2762643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    211180032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              211187456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1636930                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91650816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2557811                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.360027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1636931     64.00%     64.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 920879     36.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2557811                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1984021782                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1919976420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     58121984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          58123648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     45477760                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       45477760                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       454078                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             454091                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       355295                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            355295                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         9881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    345124165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            345134046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         9881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            9881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     270043672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           270043672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     270043672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         9881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    345124165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           615177718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    710590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    898682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000201784606                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        40219                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        40219                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1732394                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            671125                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     454091                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    355295                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   908182                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  710590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  9474                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           102914                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            49086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            99302                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           171800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           174630                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           129828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9128                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           58284                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          101896                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            59128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            49144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            76422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           141024                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           149214                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           108266                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9128                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           58234                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           58193                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.43                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 13143315479                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4493540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            29994090479                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    14624.68                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33374.68                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  740117                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 657893                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                82.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               92.58                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               908182                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              710590                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 449092                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 448857                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    379                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    379                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 31828                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 32226                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 40072                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 40180                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 40356                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 40262                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 40312                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 40317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 40261                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 40276                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 41297                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 41333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 40310                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 40230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 40230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 40219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 40219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 40219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    25                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       211271                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   487.497025                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   377.968115                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   317.487227                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         2101      0.99%      0.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        48557     22.98%     23.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        32700     15.48%     39.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        33233     15.73%     55.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        20765      9.83%     65.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        16916      8.01%     73.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        14060      6.65%     79.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        11035      5.22%     84.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        31904     15.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       211271                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        40219                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.345309                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.713632                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     5.298894                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-9              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11          346      0.86%      0.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13          797      1.98%      2.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15         1777      4.42%      7.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2392      5.95%     13.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         5486     13.64%     26.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         6061     15.07%     41.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         7277     18.09%     60.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         4966     12.35%     72.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         3938      9.79%     82.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         2260      5.62%     87.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         2450      6.09%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         1351      3.36%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35          419      1.04%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37          372      0.92%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39           21      0.05%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41          304      0.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        40219                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        40219                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.667595                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.643297                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.915293                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8019     19.94%     19.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             364      0.91%     20.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           30135     74.93%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             369      0.92%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1332      3.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        40219                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              57517312                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 606336                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               45476672                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               58123648                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            45477760                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      341.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      270.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   345.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   270.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.78                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   2.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 168408361077                       # Total gap between requests
system.mem_ctrls0.avgGap                    208069.28                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     57515648                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     45476672                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 9880.712450741228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 341523785.640654921532                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 270037211.086944103241                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       908156                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       710590                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst       984986                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  29993105493                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3931328744001                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37884.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33026.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   5532485.32                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           249307380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           132510015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1221896760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         664897500                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13294048560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     34158058830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     35904377280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       85625096325                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       508.435670                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  92945360766                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5623373598                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  69840174234                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1259167560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           669263430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5194878360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3044293560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13294048560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     70158317760                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      5588255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       99208224270                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.091308                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  13937666329                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5623373598                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 148847868671                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     58086784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          58088704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     46173056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       46173056                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       453803                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             453818                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       360727                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            360727                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        11401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    344915150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            344926551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        11401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           11401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     274172289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           274172289                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     274172289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        11401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    344915150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           619098840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    721454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    892188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000227462632                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        40679                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        40679                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1728675                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            681628                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     453818                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    360727                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   907636                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  721454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 15418                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           102880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            49076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            94838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           163371                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           190370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           123281                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8190                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           58280                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          101896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            58210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            48226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            77332                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           148300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           166496                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            98256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           58232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           58183                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 13454034450                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4461090000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            30183121950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15079.31                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33829.31                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  727462                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 667594                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                81.53                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               92.53                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               907636                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              721454                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 444428                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 444118                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1834                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1834                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 33657                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 33788                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 40032                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 40382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 41036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 40860                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 41123                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 41121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 40861                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 40758                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 41648                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 41718                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 40836                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 40719                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 40703                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 40679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 40679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 40679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       218587                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   472.457886                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   364.262907                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   314.429868                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         2867      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        52404     23.97%     25.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        35706     16.33%     41.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        33397     15.28%     56.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        22387     10.24%     67.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        16915      7.74%     74.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        13711      6.27%     81.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        10477      4.79%     85.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        30723     14.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       218587                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        40679                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     21.932742                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.374471                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.856468                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9             32      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11          157      0.39%      0.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          964      2.37%      2.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         2090      5.14%      7.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         3104      7.63%     15.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         4685     11.52%     27.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         6410     15.76%     42.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         6914     17.00%     59.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         6161     15.15%     75.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         4240     10.42%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         2928      7.20%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1181      2.90%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1159      2.85%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          617      1.52%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37           34      0.08%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-53            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        40679                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        40679                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.734580                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.712789                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.867568                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6867     16.88%     16.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              91      0.22%     17.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           32132     78.99%     96.09% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             156      0.38%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1430      3.52%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        40679                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              57101952                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 986752                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               46171200                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               58088704                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            46173056                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      339.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      274.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   344.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   274.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.79                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.65                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 168408292272                       # Total gap between requests
system.mem_ctrls1.avgGap                    206751.37                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     57100032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     46171200                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 11400.822058547570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 339055887.692381322384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 274161268.452922701836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       907606                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       721454                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1104288                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  30182017662                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3899476610341                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     36809.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33254.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   5405024.59                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           242888520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           129098310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1202276040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         650438100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13294048560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     35048930070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     35153281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       85720961520                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       509.004911                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  91013620898                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5623387348                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  71771900352                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1317822660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           700439355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5168160480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3115400400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13294048560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     69328955790                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      6286783200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       99211610445                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       589.111415                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  15755695037                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5623373598                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 147029839963                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        12971                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12972                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        12971                       # number of overall hits
system.l2.overall_hits::total                   12972                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       907881                       # number of demand (read+write) misses
system.l2.demand_misses::total                 907909                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       907881                       # number of overall misses
system.l2.overall_misses::total                907909                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2529522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  76544166801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76546696323                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2529522                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  76544166801                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76546696323                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       920852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               920881                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       920852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              920881                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.985914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.985914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90340.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84310.792715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84310.978659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90340.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84310.792715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84310.978659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              716022                       # number of writebacks
system.l2.writebacks::total                    716022                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       907881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            907909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       907881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           907909                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2290356                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  68794626788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  68796917144                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2290356                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  68794626788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68796917144                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.985914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.985914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81798.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75774.938332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75775.124097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81798.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75774.938332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75775.124097                       # average overall mshr miss latency
system.l2.replacements                        1636930                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       728992                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           728992                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       728992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       728992                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       191859                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        191859                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       539598                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        539598                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77085.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77085.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       479421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       479421                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68488.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68488.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2529522                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2529522                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90340.071429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90340.071429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2290356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2290356                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81798.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81798.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       907874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          907874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  76543627203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76543627203                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       920845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        920845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.985914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.985914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84310.848425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84310.848425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       907874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       907874                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  68794147367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  68794147367                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.985914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.985914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75774.994511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75774.994511                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     1649934                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1636962                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.007924                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.696246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.303166                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.459258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.540724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31105106                       # Number of tag accesses
system.l2.tags.data_accesses                 31105106                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   168408908598                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     55333427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2057433116                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     55333427                       # number of overall hits
system.cpu.icache.overall_hits::total      2057433116                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3608718                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3608718                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3608718                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3608718                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     55333470                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2057433943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     55333470                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2057433943                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83923.674419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4363.625151                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83923.674419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4363.625151                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          118                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           59                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2577894                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2577894                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2577894                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2577894                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88892.896552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88892.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88892.896552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88892.896552                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     55333427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2057433116                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3608718                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3608718                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     55333470                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2057433943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83923.674419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4363.625151                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2577894                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2577894                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88892.896552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88892.896552                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.657593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2057433929                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2530669.039360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   619.756843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.900751                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993200                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999451                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80239924590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80239924590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    147758805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        924790573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    147758805                       # number of overall hits
system.cpu.dcache.overall_hits::total       924790573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5097818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12316245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5097818                       # number of overall misses
system.cpu.dcache.overall_misses::total      12316245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 437945982975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 437945982975                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 437945982975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 437945982975                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    152856623                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    937106818                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    152856623                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    937106818                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013143                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013143                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 85908.516737                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35558.401361                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85908.516737                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35558.401361                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7148897                       # number of writebacks
system.cpu.dcache.writebacks::total           7148897                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4176973                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4176973                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4176973                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4176973                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       920845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       920845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       920845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       920845                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  77846345211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77846345211                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  77846345211                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77846345211                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000983                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000983                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 84537.946355                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84537.946355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 84537.946355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84537.946355                       # average overall mshr miss latency
system.cpu.dcache.replacements                8139067                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     72630907                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       492168290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5097804                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8782332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 437944889184                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 437944889184                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     77728711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    500950622                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 85908.538105                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49866.583179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4176966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4176966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       920838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       920838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  77845796856                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  77845796856                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 84537.993497                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84537.993497                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     75127898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      432622283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1093791                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1093791                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     75127912                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    436156196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 78127.928571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.309513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       548355                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       548355                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78336.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78336.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4192204                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22855281                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1212636                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1212636                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4192216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22855337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data       101053                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21654.214286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       760191                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       760191                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 108598.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 108598.714286                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4192200                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22855321                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4192200                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22855321                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1146482766801                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998802                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           978640498                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8139323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.236105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   227.211162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    28.787640                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887544                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.112452                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31458298555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31458298555                       # Number of data accesses

---------- End Simulation Statistics   ----------
