\doxysection{C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/sysc/communication/sc\+\_\+signal\+\_\+ports.h File Reference}
\hypertarget{sc__signal__ports_8h}{}\label{sc__signal__ports_8h}\index{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_signal\_ports.h@{C:/Users/BJRODIER/Documents/QT\_REPO/QT\_VHDL\_simulator/code/Ressources/SystemC/include/sysc/communication/sc\_signal\_ports.h}}
{\ttfamily \#include "{}sysc/communication/sc\+\_\+event\+\_\+finder.\+h"{}}\newline
{\ttfamily \#include "{}sysc/communication/sc\+\_\+port.\+h"{}}\newline
{\ttfamily \#include "{}sysc/communication/sc\+\_\+signal\+\_\+ifs.\+h"{}}\newline
{\ttfamily \#include "{}sysc/datatypes/bit/sc\+\_\+logic.\+h"{}}\newline
{\ttfamily \#include "{}sysc/tracing/sc\+\_\+trace.\+h"{}}\newline
Include dependency graph for sc\+\_\+signal\+\_\+ports.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{sc__signal__ports_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{sc__signal__ports_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsc__core_1_1sc__trace__params}{sc\+\_\+core\+::sc\+\_\+trace\+\_\+params}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__in}{sc\+\_\+core\+::sc\+\_\+in$<$ T $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__in_3_01bool_01_4}{sc\+\_\+core\+::sc\+\_\+in$<$ bool $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__in_3_01sc__dt_1_1sc__logic_01_4}{sc\+\_\+core\+::sc\+\_\+in$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__inout}{sc\+\_\+core\+::sc\+\_\+inout$<$ T $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01bool_01_4}{sc\+\_\+core\+::sc\+\_\+inout$<$ bool $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__inout_3_01sc__dt_1_1sc__logic_01_4}{sc\+\_\+core\+::sc\+\_\+inout$<$ sc\+\_\+dt\+::sc\+\_\+logic $>$}}
\item 
class \mbox{\hyperlink{classsc__core_1_1sc__out}{sc\+\_\+core\+::sc\+\_\+out$<$ T $>$}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Namespaces}
\begin{DoxyCompactItemize}
\item 
namespace \mbox{\hyperlink{namespacesc__core}{sc\+\_\+core}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#\mbox{\hyperlink{class_sysc_add__pv}{define}} \mbox{\hyperlink{sc__signal__ports_8h_a466f5704d1009220cf98a922ea022613}{SC\+\_\+\+VIRTUAL\+\_\+}}~\mbox{\hyperlink{class_sysc_add__pv}{virtual}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{typedef}} std\+::vector$<$ \mbox{\hyperlink{structsc__core_1_1sc__trace__params}{sc\+\_\+trace\+\_\+params}} \texorpdfstring{$\ast$}{*} $>$ \mbox{\hyperlink{namespacesc__core_a067812813796ef57cedc7d4639837f97}{sc\+\_\+core\+::sc\+\_\+trace\+\_\+params\+\_\+vec}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_aff4a86b3f5de3ac2097081e7166fe89f}{SC\+\_\+\+API}} \mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{namespacesc__core_ad33256240dd3972656d92cd963833397}{sc\+\_\+core\+::sc\+\_\+deprecated\+\_\+add\+\_\+trace}} ()
\item 
{\footnotesize template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ }\\\+::std\+::ostream \& \mbox{\hyperlink{namespacesc__core_a541c7265e542a37ceeb204ee7867612e}{sc\+\_\+core\+::operator$<$$<$}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__in}{sc\+\_\+in}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&\mbox{\hyperlink{class_sysc_add__pv}{a}})
\item 
{\footnotesize template$<$\mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ }\\\+::std\+::ostream \& \mbox{\hyperlink{namespacesc__core_ac431a28dca0a1872cced88a664089e1e}{sc\+\_\+core\+::operator$<$$<$}} (\+::std\+::ostream \&\mbox{\hyperlink{class_sysc_add__pv}{os}}, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__inout}{sc\+\_\+inout}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&\mbox{\hyperlink{class_sysc_add__pv}{a}})
\item 
{\footnotesize template$<$\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ }\\\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{namespacesc__core_a63e743f63156d59271decb26ae3d4475}{sc\+\_\+core\+::sc\+\_\+trace}} (\mbox{\hyperlink{classsc__core_1_1sc__trace__file}{sc\+\_\+trace\+\_\+file}} \texorpdfstring{$\ast$}{*}tf, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__in}{sc\+\_\+in}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&port, \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&name)
\item 
{\footnotesize template$<$\mbox{\hyperlink{class_sysc_add__pv}{class}} \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ }\\\mbox{\hyperlink{class_sysc_add__pv}{void}} \mbox{\hyperlink{namespacesc__core_ae6d69fa45bef996464ff890f5ce29b78}{sc\+\_\+core\+::sc\+\_\+trace}} (\mbox{\hyperlink{classsc__core_1_1sc__trace__file}{sc\+\_\+trace\+\_\+file}} \texorpdfstring{$\ast$}{*}tf, \mbox{\hyperlink{class_sysc_add__pv}{const}} \mbox{\hyperlink{classsc__core_1_1sc__inout}{sc\+\_\+inout}}$<$ \mbox{\hyperlink{mem__fn__cc_8hpp_adf1f3edb9115acb0a1e04209b7a9937b}{T}} $>$ \&port, \mbox{\hyperlink{class_sysc_add__pv}{const}} std\+::string \&name)
\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_afd296367ff4ff514096587ab9244e39f}{SC\+\_\+\+API\+\_\+\+TEMPLATE\+\_\+\+DECL\+\_\+}} \mbox{\hyperlink{namespacesc__core_a8a5bf3431d83692ec06f01fe43742f60}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+in\+\_\+if$<$ bool $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}
\item 
\mbox{\hyperlink{sc__cmnhdr_8h_afd296367ff4ff514096587ab9244e39f}{SC\+\_\+\+API\+\_\+\+TEMPLATE\+\_\+\+DECL\+\_\+}} \mbox{\hyperlink{namespacesc__core_a1f4e4baf49ee3a209f351219952e9d99}{sc\+\_\+core\+::sc\+\_\+port$<$ sc\+\_\+signal\+\_\+inout\+\_\+if$<$ bool $>$, 1, SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{sc__signal__ports_8h_a466f5704d1009220cf98a922ea022613}\label{sc__signal__ports_8h_a466f5704d1009220cf98a922ea022613} 
\index{sc\_signal\_ports.h@{sc\_signal\_ports.h}!SC\_VIRTUAL\_@{SC\_VIRTUAL\_}}
\index{SC\_VIRTUAL\_@{SC\_VIRTUAL\_}!sc\_signal\_ports.h@{sc\_signal\_ports.h}}
\doxysubsubsection{\texorpdfstring{SC\_VIRTUAL\_}{SC\_VIRTUAL\_}}
{\footnotesize\ttfamily \#\mbox{\hyperlink{class_sysc_add__pv}{define}} SC\+\_\+\+VIRTUAL\+\_\+~\mbox{\hyperlink{class_sysc_add__pv}{virtual}}}

