ARM GAS  /tmp/ccvZ9bD4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sdio.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SDIO_SD_Init,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	MX_SDIO_SD_Init
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	MX_SDIO_SD_Init:
  28              	.LFB130:
  29              		.file 1 "../lib_shared/Core/Src/sdio.c"
   1:../lib_shared/Core/Src/sdio.c **** /**
   2:../lib_shared/Core/Src/sdio.c ****   ******************************************************************************
   3:../lib_shared/Core/Src/sdio.c ****   * File Name          : SDIO.c
   4:../lib_shared/Core/Src/sdio.c ****   * Description        : This file provides code for the configuration
   5:../lib_shared/Core/Src/sdio.c ****   *                      of the SDIO instances.
   6:../lib_shared/Core/Src/sdio.c ****   ******************************************************************************
   7:../lib_shared/Core/Src/sdio.c ****   * @attention
   8:../lib_shared/Core/Src/sdio.c ****   *
   9:../lib_shared/Core/Src/sdio.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:../lib_shared/Core/Src/sdio.c ****   * All rights reserved.</center></h2>
  11:../lib_shared/Core/Src/sdio.c ****   *
  12:../lib_shared/Core/Src/sdio.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:../lib_shared/Core/Src/sdio.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:../lib_shared/Core/Src/sdio.c ****   * the License. You may obtain a copy of the License at:
  15:../lib_shared/Core/Src/sdio.c ****   *                             www.st.com/SLA0044
  16:../lib_shared/Core/Src/sdio.c ****   *
  17:../lib_shared/Core/Src/sdio.c ****   ******************************************************************************
  18:../lib_shared/Core/Src/sdio.c ****   */
  19:../lib_shared/Core/Src/sdio.c **** 
  20:../lib_shared/Core/Src/sdio.c **** /* Includes ------------------------------------------------------------------*/
  21:../lib_shared/Core/Src/sdio.c **** #include "sdio.h"
  22:../lib_shared/Core/Src/sdio.c **** 
  23:../lib_shared/Core/Src/sdio.c **** /* USER CODE BEGIN 0 */
  24:../lib_shared/Core/Src/sdio.c **** 
  25:../lib_shared/Core/Src/sdio.c **** /* USER CODE END 0 */
  26:../lib_shared/Core/Src/sdio.c **** 
  27:../lib_shared/Core/Src/sdio.c **** SD_HandleTypeDef hsd;
  28:../lib_shared/Core/Src/sdio.c **** 
  29:../lib_shared/Core/Src/sdio.c **** /* SDIO init function */
ARM GAS  /tmp/ccvZ9bD4.s 			page 2


  30:../lib_shared/Core/Src/sdio.c **** 
  31:../lib_shared/Core/Src/sdio.c **** void MX_SDIO_SD_Init(void)
  32:../lib_shared/Core/Src/sdio.c **** {
  30              		.loc 1 32 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  33:../lib_shared/Core/Src/sdio.c **** 
  34:../lib_shared/Core/Src/sdio.c ****   hsd.Instance = SDIO;
  35              		.loc 1 34 3 view .LVU1
  36              		.loc 1 34 16 is_stmt 0 view .LVU2
  37 0000 054B     		ldr	r3, .L3
  35:../lib_shared/Core/Src/sdio.c ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
  38              		.loc 1 35 22 view .LVU3
  39 0002 0649     		ldr	r1, .L3+4
  40 0004 0022     		movs	r2, #0
  41 0006 C3E90012 		strd	r1, r2, [r3]
  36:../lib_shared/Core/Src/sdio.c ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
  42              		.loc 1 36 3 is_stmt 1 view .LVU4
  37:../lib_shared/Core/Src/sdio.c ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
  43              		.loc 1 37 27 is_stmt 0 view .LVU5
  44 000a C3E90222 		strd	r2, r2, [r3, #8]
  38:../lib_shared/Core/Src/sdio.c ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
  45              		.loc 1 38 3 is_stmt 1 view .LVU6
  39:../lib_shared/Core/Src/sdio.c ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
  46              		.loc 1 39 32 is_stmt 0 view .LVU7
  47 000e C3E90422 		strd	r2, r2, [r3, #16]
  40:../lib_shared/Core/Src/sdio.c ****   hsd.Init.ClockDiv = 0;
  48              		.loc 1 40 3 is_stmt 1 view .LVU8
  49              		.loc 1 40 21 is_stmt 0 view .LVU9
  50 0012 9A61     		str	r2, [r3, #24]
  41:../lib_shared/Core/Src/sdio.c **** 
  42:../lib_shared/Core/Src/sdio.c **** }
  51              		.loc 1 42 1 view .LVU10
  52 0014 7047     		bx	lr
  53              	.L4:
  54 0016 00BF     		.align	2
  55              	.L3:
  56 0018 00000000 		.word	hsd
  57 001c 002C0140 		.word	1073818624
  58              		.cfi_endproc
  59              	.LFE130:
  61              		.section	.text.HAL_SD_MspInit,"ax",%progbits
  62              		.align	1
  63              		.p2align 2,,3
  64              		.global	HAL_SD_MspInit
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  68              		.fpu fpv4-sp-d16
  70              	HAL_SD_MspInit:
  71              	.LVL0:
  72              	.LFB131:
  43:../lib_shared/Core/Src/sdio.c **** 
  44:../lib_shared/Core/Src/sdio.c **** void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
  45:../lib_shared/Core/Src/sdio.c **** {
ARM GAS  /tmp/ccvZ9bD4.s 			page 3


  73              		.loc 1 45 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 40
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  46:../lib_shared/Core/Src/sdio.c **** 
  47:../lib_shared/Core/Src/sdio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  77              		.loc 1 47 3 view .LVU12
  45:../lib_shared/Core/Src/sdio.c **** 
  78              		.loc 1 45 1 is_stmt 0 view .LVU13
  79 0000 70B5     		push	{r4, r5, r6, lr}
  80              	.LCFI0:
  81              		.cfi_def_cfa_offset 16
  82              		.cfi_offset 4, -16
  83              		.cfi_offset 5, -12
  84              		.cfi_offset 6, -8
  85              		.cfi_offset 14, -4
  48:../lib_shared/Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
  86              		.loc 1 48 5 view .LVU14
  87 0002 0168     		ldr	r1, [r0]
  88 0004 234A     		ldr	r2, .L9
  45:../lib_shared/Core/Src/sdio.c **** 
  89              		.loc 1 45 1 view .LVU15
  90 0006 8AB0     		sub	sp, sp, #40
  91              	.LCFI1:
  92              		.cfi_def_cfa_offset 56
  47:../lib_shared/Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
  93              		.loc 1 47 20 view .LVU16
  94 0008 0023     		movs	r3, #0
  95              		.loc 1 48 5 view .LVU17
  96 000a 9142     		cmp	r1, r2
  47:../lib_shared/Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
  97              		.loc 1 47 20 view .LVU18
  98 000c CDE90433 		strd	r3, r3, [sp, #16]
  99 0010 CDE90633 		strd	r3, r3, [sp, #24]
 100 0014 0893     		str	r3, [sp, #32]
 101              		.loc 1 48 3 is_stmt 1 view .LVU19
 102              		.loc 1 48 5 is_stmt 0 view .LVU20
 103 0016 01D0     		beq	.L8
  49:../lib_shared/Core/Src/sdio.c ****   {
  50:../lib_shared/Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
  51:../lib_shared/Core/Src/sdio.c **** 
  52:../lib_shared/Core/Src/sdio.c ****   /* USER CODE END SDIO_MspInit 0 */
  53:../lib_shared/Core/Src/sdio.c ****     /* SDIO clock enable */
  54:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
  55:../lib_shared/Core/Src/sdio.c ****   
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  57:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  58:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
  59:../lib_shared/Core/Src/sdio.c ****     PC8     ------> SDIO_D0
  60:../lib_shared/Core/Src/sdio.c ****     PC9     ------> SDIO_D1
  61:../lib_shared/Core/Src/sdio.c ****     PC10     ------> SDIO_D2
  62:../lib_shared/Core/Src/sdio.c ****     PC11     ------> SDIO_D3
  63:../lib_shared/Core/Src/sdio.c ****     PC12     ------> SDIO_CK
  64:../lib_shared/Core/Src/sdio.c ****     PD2     ------> SDIO_CMD 
  65:../lib_shared/Core/Src/sdio.c ****     */
  66:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
  67:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12;
ARM GAS  /tmp/ccvZ9bD4.s 			page 4


  68:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  69:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  70:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  71:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
  72:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
  73:../lib_shared/Core/Src/sdio.c **** 
  74:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
  75:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  76:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  77:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  78:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
  79:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
  80:../lib_shared/Core/Src/sdio.c **** 
  81:../lib_shared/Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
  82:../lib_shared/Core/Src/sdio.c **** 
  83:../lib_shared/Core/Src/sdio.c ****   /* USER CODE END SDIO_MspInit 1 */
  84:../lib_shared/Core/Src/sdio.c ****   }
  85:../lib_shared/Core/Src/sdio.c **** }
 104              		.loc 1 85 1 view .LVU21
 105 0018 0AB0     		add	sp, sp, #40
 106              	.LCFI2:
 107              		.cfi_remember_state
 108              		.cfi_def_cfa_offset 16
 109              		@ sp needed
 110 001a 70BD     		pop	{r4, r5, r6, pc}
 111              	.L8:
 112              	.LCFI3:
 113              		.cfi_restore_state
  54:../lib_shared/Core/Src/sdio.c ****   
 114              		.loc 1 54 5 is_stmt 1 view .LVU22
 115              	.LBB2:
  54:../lib_shared/Core/Src/sdio.c ****   
 116              		.loc 1 54 5 view .LVU23
 117 001c 02F58632 		add	r2, r2, #68608
 118 0020 0193     		str	r3, [sp, #4]
  54:../lib_shared/Core/Src/sdio.c ****   
 119              		.loc 1 54 5 view .LVU24
 120 0022 516C     		ldr	r1, [r2, #68]
 121              	.LBE2:
  72:../lib_shared/Core/Src/sdio.c **** 
 122              		.loc 1 72 5 is_stmt 0 view .LVU25
 123 0024 1C48     		ldr	r0, .L9+4
 124              	.LVL1:
 125              	.LBB3:
  54:../lib_shared/Core/Src/sdio.c ****   
 126              		.loc 1 54 5 view .LVU26
 127 0026 41F40061 		orr	r1, r1, #2048
 128 002a 5164     		str	r1, [r2, #68]
  54:../lib_shared/Core/Src/sdio.c ****   
 129              		.loc 1 54 5 is_stmt 1 view .LVU27
 130 002c 516C     		ldr	r1, [r2, #68]
 131 002e 01F40061 		and	r1, r1, #2048
 132 0032 0191     		str	r1, [sp, #4]
  54:../lib_shared/Core/Src/sdio.c ****   
 133              		.loc 1 54 5 view .LVU28
 134 0034 0199     		ldr	r1, [sp, #4]
 135              	.LBE3:
ARM GAS  /tmp/ccvZ9bD4.s 			page 5


  54:../lib_shared/Core/Src/sdio.c ****   
 136              		.loc 1 54 5 view .LVU29
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 137              		.loc 1 56 5 view .LVU30
 138              	.LBB4:
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 139              		.loc 1 56 5 view .LVU31
 140 0036 0293     		str	r3, [sp, #8]
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 141              		.loc 1 56 5 view .LVU32
 142 0038 116B     		ldr	r1, [r2, #48]
 143 003a 41F00401 		orr	r1, r1, #4
 144 003e 1163     		str	r1, [r2, #48]
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 145              		.loc 1 56 5 view .LVU33
 146 0040 116B     		ldr	r1, [r2, #48]
 147 0042 01F00401 		and	r1, r1, #4
 148 0046 0291     		str	r1, [sp, #8]
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 149              		.loc 1 56 5 view .LVU34
 150 0048 0299     		ldr	r1, [sp, #8]
 151              	.LBE4:
  56:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 152              		.loc 1 56 5 view .LVU35
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 153              		.loc 1 57 5 view .LVU36
 154              	.LBB5:
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 155              		.loc 1 57 5 view .LVU37
 156 004a 0393     		str	r3, [sp, #12]
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 157              		.loc 1 57 5 view .LVU38
 158 004c 136B     		ldr	r3, [r2, #48]
 159 004e 43F00803 		orr	r3, r3, #8
 160 0052 1363     		str	r3, [r2, #48]
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 161              		.loc 1 57 5 view .LVU39
 162 0054 136B     		ldr	r3, [r2, #48]
 163 0056 03F00803 		and	r3, r3, #8
 164 005a 0393     		str	r3, [sp, #12]
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 165              		.loc 1 57 5 view .LVU40
 166 005c 0399     		ldr	r1, [sp, #12]
 167              	.LBE5:
  57:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
 168              		.loc 1 57 5 view .LVU41
  66:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12;
 169              		.loc 1 66 5 view .LVU42
  68:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 68 5 view .LVU43
  69:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 171              		.loc 1 69 5 view .LVU44
  70:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 172              		.loc 1 70 5 view .LVU45
  66:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12;
 173              		.loc 1 66 25 is_stmt 0 view .LVU46
 174 005e 4FF4F852 		mov	r2, #7936
ARM GAS  /tmp/ccvZ9bD4.s 			page 6


 175 0062 0223     		movs	r3, #2
 176 0064 0024     		movs	r4, #0
 177 0066 0325     		movs	r5, #3
  71:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 178              		.loc 1 71 31 view .LVU47
 179 0068 0C26     		movs	r6, #12
  72:../lib_shared/Core/Src/sdio.c **** 
 180              		.loc 1 72 5 view .LVU48
 181 006a 04A9     		add	r1, sp, #16
  66:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12;
 182              		.loc 1 66 25 view .LVU49
 183 006c CDE90423 		strd	r2, [sp, #16]
 184 0070 CDE90645 		strd	r4, [sp, #24]
  71:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 185              		.loc 1 71 5 is_stmt 1 view .LVU50
  72:../lib_shared/Core/Src/sdio.c **** 
 186              		.loc 1 72 5 view .LVU51
  71:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 187              		.loc 1 71 31 is_stmt 0 view .LVU52
 188 0074 0896     		str	r6, [sp, #32]
  72:../lib_shared/Core/Src/sdio.c **** 
 189              		.loc 1 72 5 view .LVU53
 190 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL2:
  74:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192              		.loc 1 74 5 is_stmt 1 view .LVU54
  75:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 75 5 view .LVU55
  76:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 194              		.loc 1 76 5 view .LVU56
  77:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 195              		.loc 1 77 5 view .LVU57
  74:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 196              		.loc 1 74 25 is_stmt 0 view .LVU58
 197 007a 0422     		movs	r2, #4
 198 007c 0223     		movs	r3, #2
  79:../lib_shared/Core/Src/sdio.c **** 
 199              		.loc 1 79 5 view .LVU59
 200 007e 0748     		ldr	r0, .L9+8
  78:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 201              		.loc 1 78 31 view .LVU60
 202 0080 0896     		str	r6, [sp, #32]
  79:../lib_shared/Core/Src/sdio.c **** 
 203              		.loc 1 79 5 view .LVU61
 204 0082 04A9     		add	r1, sp, #16
  74:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 205              		.loc 1 74 25 view .LVU62
 206 0084 CDE90645 		strd	r4, [sp, #24]
  78:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 207              		.loc 1 78 5 is_stmt 1 view .LVU63
  79:../lib_shared/Core/Src/sdio.c **** 
 208              		.loc 1 79 5 view .LVU64
  74:../lib_shared/Core/Src/sdio.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 74 25 is_stmt 0 view .LVU65
 210 0088 CDE90423 		strd	r2, [sp, #16]
  79:../lib_shared/Core/Src/sdio.c **** 
 211              		.loc 1 79 5 view .LVU66
ARM GAS  /tmp/ccvZ9bD4.s 			page 7


 212 008c FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL3:
 214              		.loc 1 85 1 view .LVU67
 215 0090 0AB0     		add	sp, sp, #40
 216              	.LCFI4:
 217              		.cfi_def_cfa_offset 16
 218              		@ sp needed
 219 0092 70BD     		pop	{r4, r5, r6, pc}
 220              	.L10:
 221              		.align	2
 222              	.L9:
 223 0094 002C0140 		.word	1073818624
 224 0098 00080240 		.word	1073874944
 225 009c 000C0240 		.word	1073875968
 226              		.cfi_endproc
 227              	.LFE131:
 229              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 230              		.align	1
 231              		.p2align 2,,3
 232              		.global	HAL_SD_MspDeInit
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu fpv4-sp-d16
 238              	HAL_SD_MspDeInit:
 239              	.LVL4:
 240              	.LFB132:
  86:../lib_shared/Core/Src/sdio.c **** 
  87:../lib_shared/Core/Src/sdio.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* sdHandle)
  88:../lib_shared/Core/Src/sdio.c **** {
 241              		.loc 1 88 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
  89:../lib_shared/Core/Src/sdio.c **** 
  90:../lib_shared/Core/Src/sdio.c ****   if(sdHandle->Instance==SDIO)
 245              		.loc 1 90 3 view .LVU69
  88:../lib_shared/Core/Src/sdio.c **** 
 246              		.loc 1 88 1 is_stmt 0 view .LVU70
 247 0000 08B5     		push	{r3, lr}
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
 252              		.loc 1 90 5 view .LVU71
 253 0002 0268     		ldr	r2, [r0]
 254 0004 094B     		ldr	r3, .L15
 255 0006 9A42     		cmp	r2, r3
 256 0008 00D0     		beq	.L14
  91:../lib_shared/Core/Src/sdio.c ****   {
  92:../lib_shared/Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
  93:../lib_shared/Core/Src/sdio.c **** 
  94:../lib_shared/Core/Src/sdio.c ****   /* USER CODE END SDIO_MspDeInit 0 */
  95:../lib_shared/Core/Src/sdio.c ****     /* Peripheral clock disable */
  96:../lib_shared/Core/Src/sdio.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
  97:../lib_shared/Core/Src/sdio.c ****   
  98:../lib_shared/Core/Src/sdio.c ****     /**SDIO GPIO Configuration    
ARM GAS  /tmp/ccvZ9bD4.s 			page 8


  99:../lib_shared/Core/Src/sdio.c ****     PC8     ------> SDIO_D0
 100:../lib_shared/Core/Src/sdio.c ****     PC9     ------> SDIO_D1
 101:../lib_shared/Core/Src/sdio.c ****     PC10     ------> SDIO_D2
 102:../lib_shared/Core/Src/sdio.c ****     PC11     ------> SDIO_D3
 103:../lib_shared/Core/Src/sdio.c ****     PC12     ------> SDIO_CK
 104:../lib_shared/Core/Src/sdio.c ****     PD2     ------> SDIO_CMD 
 105:../lib_shared/Core/Src/sdio.c ****     */
 106:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 107:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12);
 108:../lib_shared/Core/Src/sdio.c **** 
 109:../lib_shared/Core/Src/sdio.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 110:../lib_shared/Core/Src/sdio.c **** 
 111:../lib_shared/Core/Src/sdio.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 112:../lib_shared/Core/Src/sdio.c **** 
 113:../lib_shared/Core/Src/sdio.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 114:../lib_shared/Core/Src/sdio.c ****   }
 115:../lib_shared/Core/Src/sdio.c **** } 
 257              		.loc 1 115 1 view .LVU72
 258 000a 08BD     		pop	{r3, pc}
 259              	.L14:
  96:../lib_shared/Core/Src/sdio.c ****   
 260              		.loc 1 96 5 is_stmt 1 view .LVU73
 261 000c 084A     		ldr	r2, .L15+4
 106:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12);
 262              		.loc 1 106 5 is_stmt 0 view .LVU74
 263 000e 0948     		ldr	r0, .L15+8
 264              	.LVL5:
  96:../lib_shared/Core/Src/sdio.c ****   
 265              		.loc 1 96 5 view .LVU75
 266 0010 536C     		ldr	r3, [r2, #68]
 267 0012 23F40063 		bic	r3, r3, #2048
 268 0016 5364     		str	r3, [r2, #68]
 106:../lib_shared/Core/Src/sdio.c ****                           |GPIO_PIN_12);
 269              		.loc 1 106 5 is_stmt 1 view .LVU76
 270 0018 4FF4F851 		mov	r1, #7936
 271 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 272              	.LVL6:
 109:../lib_shared/Core/Src/sdio.c **** 
 273              		.loc 1 109 5 view .LVU77
 274              		.loc 1 115 1 is_stmt 0 view .LVU78
 275 0020 BDE80840 		pop	{r3, lr}
 276              	.LCFI6:
 277              		.cfi_restore 14
 278              		.cfi_restore 3
 279              		.cfi_def_cfa_offset 0
 109:../lib_shared/Core/Src/sdio.c **** 
 280              		.loc 1 109 5 view .LVU79
 281 0024 0448     		ldr	r0, .L15+12
 282 0026 0421     		movs	r1, #4
 283 0028 FFF7FEBF 		b	HAL_GPIO_DeInit
 284              	.LVL7:
 285              	.L16:
 286              		.align	2
 287              	.L15:
 288 002c 002C0140 		.word	1073818624
 289 0030 00380240 		.word	1073887232
 290 0034 00080240 		.word	1073874944
ARM GAS  /tmp/ccvZ9bD4.s 			page 9


 291 0038 000C0240 		.word	1073875968
 292              		.cfi_endproc
 293              	.LFE132:
 295              		.comm	hsd,132,4
 296              		.text
 297              	.Letext0:
 298              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 299              		.file 3 "../lib_shared/Drivers/CMSIS/Core/Include/core_cm4.h"
 300              		.file 4 "../lib_shared/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 301              		.file 5 "../lib_shared/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 302              		.file 6 "../lib_shared/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 303              		.file 7 "../lib_shared/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 304              		.file 8 "../lib_shared/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 305              		.file 9 "../lib_shared/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 306              		.file 10 "../lib_shared/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 307              		.file 11 "../lib_shared/Core/Inc/sdio.h"
ARM GAS  /tmp/ccvZ9bD4.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sdio.c
     /tmp/ccvZ9bD4.s:18     .text.MX_SDIO_SD_Init:0000000000000000 $t
     /tmp/ccvZ9bD4.s:27     .text.MX_SDIO_SD_Init:0000000000000000 MX_SDIO_SD_Init
     /tmp/ccvZ9bD4.s:56     .text.MX_SDIO_SD_Init:0000000000000018 $d
                            *COM*:0000000000000084 hsd
     /tmp/ccvZ9bD4.s:62     .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/ccvZ9bD4.s:70     .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/ccvZ9bD4.s:223    .text.HAL_SD_MspInit:0000000000000094 $d
     /tmp/ccvZ9bD4.s:230    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/ccvZ9bD4.s:238    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/ccvZ9bD4.s:288    .text.HAL_SD_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
