###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       676288   # Number of WRITE/WRITEP commands
num_reads_done                 =      1291553   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1003834   # Number of read row buffer hits
num_read_cmds                  =      1291543   # Number of READ/READP commands
num_writes_done                =       676348   # Number of read requests issued
num_write_row_hits             =       569179   # Number of write row buffer hits
num_act_cmds                   =       398810   # Number of ACT commands
num_pre_cmds                   =       398781   # Number of PRE commands
num_ondemand_pres              =       371626   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9620528   # Cyles of rank active rank.0
rank_active_cycles.1           =      9503845   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       379472   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       496155   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1904915   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25193   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4758   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4063   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2093   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1409   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1084   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          941   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          908   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          853   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21751   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          208   # Write cmd latency (cycles)
write_latency[20-39]           =         2529   # Write cmd latency (cycles)
write_latency[40-59]           =         3437   # Write cmd latency (cycles)
write_latency[60-79]           =         5266   # Write cmd latency (cycles)
write_latency[80-99]           =         6856   # Write cmd latency (cycles)
write_latency[100-119]         =         8512   # Write cmd latency (cycles)
write_latency[120-139]         =         9944   # Write cmd latency (cycles)
write_latency[140-159]         =        11306   # Write cmd latency (cycles)
write_latency[160-179]         =        12649   # Write cmd latency (cycles)
write_latency[180-199]         =        15062   # Write cmd latency (cycles)
write_latency[200-]            =       600519   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       219120   # Read request latency (cycles)
read_latency[40-59]            =       105244   # Read request latency (cycles)
read_latency[60-79]            =       107254   # Read request latency (cycles)
read_latency[80-99]            =        73679   # Read request latency (cycles)
read_latency[100-119]          =        61687   # Read request latency (cycles)
read_latency[120-139]          =        53693   # Read request latency (cycles)
read_latency[140-159]          =        44933   # Read request latency (cycles)
read_latency[160-179]          =        38904   # Read request latency (cycles)
read_latency[180-199]          =        34262   # Read request latency (cycles)
read_latency[200-]             =       552764   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.37603e+09   # Write energy
read_energy                    =   5.2075e+09   # Read energy
act_energy                     =  1.09114e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.82147e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.38154e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00321e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9304e+09   # Active standby energy rank.1
average_read_latency           =      301.905   # Average read request latency (cycles)
average_interarrival           =      5.08138   # Average request interarrival latency (cycles)
total_energy                   =  2.27332e+10   # Total energy (pJ)
average_power                  =      2273.32   # Average power (mW)
average_bandwidth              =      16.7928   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       689902   # Number of WRITE/WRITEP commands
num_reads_done                 =      1301975   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1014645   # Number of read row buffer hits
num_read_cmds                  =      1301971   # Number of READ/READP commands
num_writes_done                =       689920   # Number of read requests issued
num_write_row_hits             =       587472   # Number of write row buffer hits
num_act_cmds                   =       393979   # Number of ACT commands
num_pre_cmds                   =       393951   # Number of PRE commands
num_ondemand_pres              =       367181   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9593864   # Cyles of rank active rank.0
rank_active_cycles.1           =      9573403   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       406136   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       426597   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1929708   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24316   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4752   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4124   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2121   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1374   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1072   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1003   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          915   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          862   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21677   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          376   # Write cmd latency (cycles)
write_latency[20-39]           =         3937   # Write cmd latency (cycles)
write_latency[40-59]           =         4351   # Write cmd latency (cycles)
write_latency[60-79]           =         6102   # Write cmd latency (cycles)
write_latency[80-99]           =         7351   # Write cmd latency (cycles)
write_latency[100-119]         =         8695   # Write cmd latency (cycles)
write_latency[120-139]         =         9441   # Write cmd latency (cycles)
write_latency[140-159]         =        10841   # Write cmd latency (cycles)
write_latency[160-179]         =        12277   # Write cmd latency (cycles)
write_latency[180-199]         =        13814   # Write cmd latency (cycles)
write_latency[200-]            =       612717   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       201334   # Read request latency (cycles)
read_latency[40-59]            =        98325   # Read request latency (cycles)
read_latency[60-79]            =        98989   # Read request latency (cycles)
read_latency[80-99]            =        71267   # Read request latency (cycles)
read_latency[100-119]          =        61267   # Read request latency (cycles)
read_latency[120-139]          =        54072   # Read request latency (cycles)
read_latency[140-159]          =        46355   # Read request latency (cycles)
read_latency[160-179]          =        40610   # Read request latency (cycles)
read_latency[180-199]          =        36381   # Read request latency (cycles)
read_latency[200-]             =       593368   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.44399e+09   # Write energy
read_energy                    =  5.24955e+09   # Read energy
act_energy                     =  1.07793e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.94945e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.04767e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98657e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9738e+09   # Active standby energy rank.1
average_read_latency           =      318.961   # Average read request latency (cycles)
average_interarrival           =      5.02027   # Average request interarrival latency (cycles)
total_energy                   =  2.28362e+10   # Total energy (pJ)
average_power                  =      2283.62   # Average power (mW)
average_bandwidth              =      16.9975   # Average bandwidth
