verilog xil_defaultlib -i "../../../../../../Xilinx2025/2025.1/data/rsb/busdef" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_2/sim/design_1_blk_mem_gen_0_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
