

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_exp_sum_i4'
================================================================
* Date:           Sat Sep  2 22:11:03 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      206|      206|  2.060 us|  2.060 us|  206|  206|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_exp_sum_i4  |      204|      204|        73|         12|          1|    12|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 12, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%i4 = alloca i32 1"   --->   Operation 76 'alloca' 'i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i4"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_j4.i"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i4_1 = load i4 %i4" [kernel.cpp:88]   --->   Operation 79 'load' 'i4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.30ns)   --->   "%icmp_ln88 = icmp_eq  i4 %i4_1, i4 12" [kernel.cpp:88]   --->   Operation 81 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln88 = add i4 %i4_1, i4 1" [kernel.cpp:88]   --->   Operation 83 'add' 'add_ln88' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %l_j4.i.split, void %l_j5.i.preheader.exitStub" [kernel.cpp:88]   --->   Operation 84 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%i4_cast = zext i4 %i4_1" [kernel.cpp:88]   --->   Operation 85 'zext' 'i4_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i4_1, i4 0" [kernel.cpp:90]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i4_1, i2 0" [kernel.cpp:90]   --->   Operation 87 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %tmp_27" [kernel.cpp:90]   --->   Operation 88 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.91ns)   --->   "%sub_ln90 = sub i8 %tmp_s, i8 %zext_ln90" [kernel.cpp:90]   --->   Operation 89 'sub' 'sub_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i8 %sub_ln90" [kernel.cpp:90]   --->   Operation 90 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%v78_addr_3 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_1" [kernel.cpp:90]   --->   Operation 91 'getelementptr' 'v78_addr_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln90 = or i8 %sub_ln90, i8 1" [kernel.cpp:90]   --->   Operation 92 'or' 'or_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i8 %or_ln90" [kernel.cpp:90]   --->   Operation 93 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%v78_addr_4 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_2" [kernel.cpp:90]   --->   Operation 94 'getelementptr' 'v78_addr_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %i4_cast" [kernel.cpp:88]   --->   Operation 95 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:94]   --->   Operation 96 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln88)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 97 [2/2] (3.25ns)   --->   "%v78_load_1 = load i8 %v78_addr_3" [kernel.cpp:90]   --->   Operation 97 'load' 'v78_load_1' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 98 [2/2] (3.25ns)   --->   "%v78_load_2 = load i8 %v78_addr_4" [kernel.cpp:90]   --->   Operation 98 'load' 'v78_load_2' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln88 = store i4 %add_ln88, i4 %i4" [kernel.cpp:88]   --->   Operation 99 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln90_1 = or i8 %sub_ln90, i8 2" [kernel.cpp:90]   --->   Operation 100 'or' 'or_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i8 %or_ln90_1" [kernel.cpp:90]   --->   Operation 101 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%v78_addr_5 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_3" [kernel.cpp:90]   --->   Operation 102 'getelementptr' 'v78_addr_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln90_2 = or i8 %sub_ln90, i8 3" [kernel.cpp:90]   --->   Operation 103 'or' 'or_ln90_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i8 %or_ln90_2" [kernel.cpp:90]   --->   Operation 104 'zext' 'zext_ln90_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%v78_addr_6 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_4" [kernel.cpp:90]   --->   Operation 105 'getelementptr' 'v78_addr_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [kernel.cpp:94]   --->   Operation 106 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln88)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 107 [1/2] (3.25ns)   --->   "%v78_load_1 = load i8 %v78_addr_3" [kernel.cpp:90]   --->   Operation 107 'load' 'v78_load_1' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 108 [1/2] (3.25ns)   --->   "%v78_load_2 = load i8 %v78_addr_4" [kernel.cpp:90]   --->   Operation 108 'load' 'v78_load_2' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 109 [2/2] (3.25ns)   --->   "%v78_load_3 = load i8 %v78_addr_5" [kernel.cpp:90]   --->   Operation 109 'load' 'v78_load_3' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%v78_load_4 = load i8 %v78_addr_6" [kernel.cpp:90]   --->   Operation 110 'load' 'v78_load_4' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln90 = add i8 %sub_ln90, i8 4" [kernel.cpp:90]   --->   Operation 111 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i8 %add_ln90" [kernel.cpp:90]   --->   Operation 112 'zext' 'zext_ln90_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%v78_addr_7 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_5" [kernel.cpp:90]   --->   Operation 113 'getelementptr' 'v78_addr_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.91ns)   --->   "%add_ln90_1 = add i8 %sub_ln90, i8 5" [kernel.cpp:90]   --->   Operation 114 'add' 'add_ln90_1' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln90_6 = zext i8 %add_ln90_1" [kernel.cpp:90]   --->   Operation 115 'zext' 'zext_ln90_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%v78_addr_8 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_6" [kernel.cpp:90]   --->   Operation 116 'getelementptr' 'v78_addr_8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 117 [10/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 117 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 118 [1/2] (3.25ns)   --->   "%v78_load_3 = load i8 %v78_addr_5" [kernel.cpp:90]   --->   Operation 118 'load' 'v78_load_3' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 119 [1/2] (3.25ns)   --->   "%v78_load_4 = load i8 %v78_addr_6" [kernel.cpp:90]   --->   Operation 119 'load' 'v78_load_4' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 120 [2/2] (3.25ns)   --->   "%v78_load_5 = load i8 %v78_addr_7" [kernel.cpp:90]   --->   Operation 120 'load' 'v78_load_5' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%v78_load_6 = load i8 %v78_addr_8" [kernel.cpp:90]   --->   Operation 121 'load' 'v78_load_6' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 122 [1/1] (1.91ns)   --->   "%add_ln90_2 = add i8 %sub_ln90, i8 6" [kernel.cpp:90]   --->   Operation 122 'add' 'add_ln90_2' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln90_7 = zext i8 %add_ln90_2" [kernel.cpp:90]   --->   Operation 123 'zext' 'zext_ln90_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%v78_addr_9 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_7" [kernel.cpp:90]   --->   Operation 124 'getelementptr' 'v78_addr_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.91ns)   --->   "%add_ln90_3 = add i8 %sub_ln90, i8 7" [kernel.cpp:90]   --->   Operation 125 'add' 'add_ln90_3' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln90_8 = zext i8 %add_ln90_3" [kernel.cpp:90]   --->   Operation 126 'zext' 'zext_ln90_8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%v78_addr_10 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_8" [kernel.cpp:90]   --->   Operation 127 'getelementptr' 'v78_addr_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 128 [9/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 128 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 129 [10/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 129 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (3.25ns)   --->   "%v78_load_5 = load i8 %v78_addr_7" [kernel.cpp:90]   --->   Operation 130 'load' 'v78_load_5' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%v78_load_6 = load i8 %v78_addr_8" [kernel.cpp:90]   --->   Operation 131 'load' 'v78_load_6' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 132 [2/2] (3.25ns)   --->   "%v78_load_7 = load i8 %v78_addr_9" [kernel.cpp:90]   --->   Operation 132 'load' 'v78_load_7' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 133 [2/2] (3.25ns)   --->   "%v78_load_8 = load i8 %v78_addr_10" [kernel.cpp:90]   --->   Operation 133 'load' 'v78_load_8' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 134 [1/1] (1.91ns)   --->   "%add_ln90_4 = add i8 %sub_ln90, i8 8" [kernel.cpp:90]   --->   Operation 134 'add' 'add_ln90_4' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln90_9 = zext i8 %add_ln90_4" [kernel.cpp:90]   --->   Operation 135 'zext' 'zext_ln90_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%v78_addr_11 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_9" [kernel.cpp:90]   --->   Operation 136 'getelementptr' 'v78_addr_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln90_5 = add i8 %sub_ln90, i8 9" [kernel.cpp:90]   --->   Operation 137 'add' 'add_ln90_5' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln90_10 = zext i8 %add_ln90_5" [kernel.cpp:90]   --->   Operation 138 'zext' 'zext_ln90_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%v78_addr = getelementptr i32 %v78, i64 0, i64 %zext_ln90_10" [kernel.cpp:90]   --->   Operation 139 'getelementptr' 'v78_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_5 : Operation 140 [8/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 140 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 141 [9/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 141 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 142 [10/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 142 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 143 [1/2] (3.25ns)   --->   "%v78_load_7 = load i8 %v78_addr_9" [kernel.cpp:90]   --->   Operation 143 'load' 'v78_load_7' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 144 [1/2] (3.25ns)   --->   "%v78_load_8 = load i8 %v78_addr_10" [kernel.cpp:90]   --->   Operation 144 'load' 'v78_load_8' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%v78_load_9 = load i8 %v78_addr_11" [kernel.cpp:90]   --->   Operation 145 'load' 'v78_load_9' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 146 [2/2] (3.25ns)   --->   "%v78_load_10 = load i8 %v78_addr" [kernel.cpp:90]   --->   Operation 146 'load' 'v78_load_10' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln90_6 = add i8 %sub_ln90, i8 10" [kernel.cpp:90]   --->   Operation 147 'add' 'add_ln90_6' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln90_11 = zext i8 %add_ln90_6" [kernel.cpp:90]   --->   Operation 148 'zext' 'zext_ln90_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%v78_addr_12 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_11" [kernel.cpp:90]   --->   Operation 149 'getelementptr' 'v78_addr_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.91ns)   --->   "%add_ln90_7 = add i8 %sub_ln90, i8 11" [kernel.cpp:90]   --->   Operation 150 'add' 'add_ln90_7' <Predicate = (!icmp_ln88)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln90_12 = zext i8 %add_ln90_7" [kernel.cpp:90]   --->   Operation 151 'zext' 'zext_ln90_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%v78_addr_13 = getelementptr i32 %v78, i64 0, i64 %zext_ln90_12" [kernel.cpp:90]   --->   Operation 152 'getelementptr' 'v78_addr_13' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_6 : Operation 153 [7/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 153 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 154 [8/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 154 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 155 [9/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 155 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 156 [10/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 156 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%v78_load_9 = load i8 %v78_addr_11" [kernel.cpp:90]   --->   Operation 157 'load' 'v78_load_9' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%v78_load_10 = load i8 %v78_addr" [kernel.cpp:90]   --->   Operation 158 'load' 'v78_load_10' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 159 [2/2] (3.25ns)   --->   "%v78_load_11 = load i8 %v78_addr_12" [kernel.cpp:90]   --->   Operation 159 'load' 'v78_load_11' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%v78_load = load i8 %v78_addr_13" [kernel.cpp:90]   --->   Operation 160 'load' 'v78_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 161 [6/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 161 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 162 [7/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 162 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 163 [8/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 163 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 164 [9/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 164 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 165 [10/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 165 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 166 [1/2] (3.25ns)   --->   "%v78_load_11 = load i8 %v78_addr_12" [kernel.cpp:90]   --->   Operation 166 'load' 'v78_load_11' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%v78_load = load i8 %v78_addr_13" [kernel.cpp:90]   --->   Operation 167 'load' 'v78_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 168 [5/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 168 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 169 [6/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 169 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 170 [7/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 170 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 171 [8/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 171 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 172 [9/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 172 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 173 [10/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 173 'fexp' 'v43_5' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.14>
ST_9 : Operation 174 [4/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 174 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 175 [5/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 175 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 176 [6/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 176 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 177 [7/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 177 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 178 [8/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 178 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 179 [9/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 179 'fexp' 'v43_5' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 180 [10/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 180 'fexp' 'v43_6' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.14>
ST_10 : Operation 181 [3/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 181 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 182 [4/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 182 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 183 [5/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 183 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 184 [6/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 184 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 185 [7/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 185 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 186 [8/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 186 'fexp' 'v43_5' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 187 [9/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 187 'fexp' 'v43_6' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 188 [10/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 188 'fexp' 'v43_7' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.14>
ST_11 : Operation 189 [2/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 189 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 190 [3/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 190 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 191 [4/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 191 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 192 [5/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 192 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 193 [6/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 193 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 194 [7/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 194 'fexp' 'v43_5' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 195 [8/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 195 'fexp' 'v43_6' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 196 [9/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 196 'fexp' 'v43_7' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 197 [10/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 197 'fexp' 'v43_8' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.14>
ST_12 : Operation 198 [1/10] (7.14ns)   --->   "%v3 = fexp i32 @llvm.exp.f32, i32 %v78_load_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 198 'fexp' 'v3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 199 [2/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 199 'fexp' 'v43_1' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 200 [3/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 200 'fexp' 'v43_2' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 201 [4/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 201 'fexp' 'v43_3' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 202 [5/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 202 'fexp' 'v43_4' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 203 [6/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 203 'fexp' 'v43_5' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 204 [7/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 204 'fexp' 'v43_6' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 205 [8/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 205 'fexp' 'v43_7' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 206 [9/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 206 'fexp' 'v43_8' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 207 [10/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 207 'fexp' 'v43_9' <Predicate = (!icmp_ln88)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 208 [5/5] (7.25ns)   --->   "%v4 = fadd i32 %inp_sumRow_load, i32 %v3" [kernel.cpp:95]   --->   Operation 208 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/10] (7.14ns)   --->   "%v43_1 = fexp i32 @llvm.exp.f32, i32 %v78_load_2" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 209 'fexp' 'v43_1' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 210 [2/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 210 'fexp' 'v43_2' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 211 [3/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 211 'fexp' 'v43_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 212 [4/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 212 'fexp' 'v43_4' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 213 [5/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 213 'fexp' 'v43_5' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 214 [6/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 214 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 215 [7/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 215 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 216 [8/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 216 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 217 [9/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 217 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 218 [10/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 218 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 219 [4/5] (7.25ns)   --->   "%v4 = fadd i32 %inp_sumRow_load, i32 %v3" [kernel.cpp:95]   --->   Operation 219 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/10] (7.14ns)   --->   "%v43_2 = fexp i32 @llvm.exp.f32, i32 %v78_load_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 220 'fexp' 'v43_2' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 221 [2/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 221 'fexp' 'v43_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 222 [3/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 222 'fexp' 'v43_4' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 223 [4/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 223 'fexp' 'v43_5' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 224 [5/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 224 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 225 [6/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 225 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 226 [7/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 226 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 227 [8/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 227 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 228 [9/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 228 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 229 [10/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 229 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 230 [3/5] (7.25ns)   --->   "%v4 = fadd i32 %inp_sumRow_load, i32 %v3" [kernel.cpp:95]   --->   Operation 230 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/10] (7.14ns)   --->   "%v43_3 = fexp i32 @llvm.exp.f32, i32 %v78_load_4" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 231 'fexp' 'v43_3' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 232 [2/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 232 'fexp' 'v43_4' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 233 [3/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 233 'fexp' 'v43_5' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 234 [4/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 234 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 235 [5/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 235 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 236 [6/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 236 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 237 [7/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 237 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 238 [8/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 238 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 239 [9/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 239 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 240 [2/5] (7.25ns)   --->   "%v4 = fadd i32 %inp_sumRow_load, i32 %v3" [kernel.cpp:95]   --->   Operation 240 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/10] (7.14ns)   --->   "%v43_4 = fexp i32 @llvm.exp.f32, i32 %v78_load_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 241 'fexp' 'v43_4' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 242 [2/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 242 'fexp' 'v43_5' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 243 [3/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 243 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 244 [4/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 244 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 245 [5/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 245 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 246 [6/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 246 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 247 [7/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 247 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 248 [8/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 248 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 249 [1/5] (7.25ns)   --->   "%v4 = fadd i32 %inp_sumRow_load, i32 %v3" [kernel.cpp:95]   --->   Operation 249 'fadd' 'v4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [1/10] (7.14ns)   --->   "%v43_5 = fexp i32 @llvm.exp.f32, i32 %v78_load_6" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 250 'fexp' 'v43_5' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 251 [2/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 251 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 252 [3/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 252 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 253 [4/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 253 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 254 [5/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 254 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 255 [6/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 255 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 256 [7/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 256 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 257 [5/5] (7.25ns)   --->   "%v46_1 = fadd i32 %v4, i32 %v43_1" [kernel.cpp:95]   --->   Operation 257 'fadd' 'v46_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 258 [1/10] (7.14ns)   --->   "%v43_6 = fexp i32 @llvm.exp.f32, i32 %v78_load_7" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 258 'fexp' 'v43_6' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 259 [2/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 259 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 260 [3/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 260 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 261 [4/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 261 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 262 [5/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 262 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 263 [6/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 263 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 264 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v3, i8 %v78_addr_3" [kernel.cpp:92]   --->   Operation 264 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_19 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_1, i8 %v78_addr_4" [kernel.cpp:92]   --->   Operation 265 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_19 : Operation 266 [4/5] (7.25ns)   --->   "%v46_1 = fadd i32 %v4, i32 %v43_1" [kernel.cpp:95]   --->   Operation 266 'fadd' 'v46_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/10] (7.14ns)   --->   "%v43_7 = fexp i32 @llvm.exp.f32, i32 %v78_load_8" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 267 'fexp' 'v43_7' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 268 [2/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 268 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 269 [3/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 269 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 270 [4/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 270 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 271 [5/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 271 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 272 [3/5] (7.25ns)   --->   "%v46_1 = fadd i32 %v4, i32 %v43_1" [kernel.cpp:95]   --->   Operation 272 'fadd' 'v46_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_2, i8 %v78_addr_5" [kernel.cpp:92]   --->   Operation 273 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_20 : Operation 274 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_3, i8 %v78_addr_6" [kernel.cpp:92]   --->   Operation 274 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_20 : Operation 275 [1/10] (7.14ns)   --->   "%v43_8 = fexp i32 @llvm.exp.f32, i32 %v78_load_9" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 275 'fexp' 'v43_8' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 276 [2/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 276 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 277 [3/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 277 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 278 [4/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 278 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 279 [2/5] (7.25ns)   --->   "%v46_1 = fadd i32 %v4, i32 %v43_1" [kernel.cpp:95]   --->   Operation 279 'fadd' 'v46_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_4, i8 %v78_addr_7" [kernel.cpp:92]   --->   Operation 280 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_21 : Operation 281 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_5, i8 %v78_addr_8" [kernel.cpp:92]   --->   Operation 281 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_21 : Operation 282 [1/10] (7.14ns)   --->   "%v43_9 = fexp i32 @llvm.exp.f32, i32 %v78_load_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 282 'fexp' 'v43_9' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 283 [2/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 283 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 284 [3/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 284 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 285 [1/5] (7.25ns)   --->   "%v46_1 = fadd i32 %v4, i32 %v43_1" [kernel.cpp:95]   --->   Operation 285 'fadd' 'v46_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 286 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_6, i8 %v78_addr_9" [kernel.cpp:92]   --->   Operation 286 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_22 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_7, i8 %v78_addr_10" [kernel.cpp:92]   --->   Operation 287 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_22 : Operation 288 [1/10] (7.14ns)   --->   "%v43_s = fexp i32 @llvm.exp.f32, i32 %v78_load_11" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 288 'fexp' 'v43_s' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 289 [2/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 289 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 290 [5/5] (7.25ns)   --->   "%v46_2 = fadd i32 %v46_1, i32 %v43_2" [kernel.cpp:95]   --->   Operation 290 'fadd' 'v46_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 291 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_8, i8 %v78_addr_11" [kernel.cpp:92]   --->   Operation 291 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_23 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_9, i8 %v78_addr" [kernel.cpp:92]   --->   Operation 292 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_23 : Operation 293 [1/10] (7.14ns)   --->   "%v43_10 = fexp i32 @llvm.exp.f32, i32 %v78_load" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223]   --->   Operation 293 'fexp' 'v43_10' <Predicate = true> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 294 [4/5] (7.25ns)   --->   "%v46_2 = fadd i32 %v46_1, i32 %v43_2" [kernel.cpp:95]   --->   Operation 294 'fadd' 'v46_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 295 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_s, i8 %v78_addr_12" [kernel.cpp:92]   --->   Operation 295 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_24 : Operation 296 [1/1] (3.25ns)   --->   "%store_ln92 = store i32 %v43_10, i8 %v78_addr_13" [kernel.cpp:92]   --->   Operation 296 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 297 [3/5] (7.25ns)   --->   "%v46_2 = fadd i32 %v46_1, i32 %v43_2" [kernel.cpp:95]   --->   Operation 297 'fadd' 'v46_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 298 [2/5] (7.25ns)   --->   "%v46_2 = fadd i32 %v46_1, i32 %v43_2" [kernel.cpp:95]   --->   Operation 298 'fadd' 'v46_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 299 [1/5] (7.25ns)   --->   "%v46_2 = fadd i32 %v46_1, i32 %v43_2" [kernel.cpp:95]   --->   Operation 299 'fadd' 'v46_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 300 [5/5] (7.25ns)   --->   "%v46_3 = fadd i32 %v46_2, i32 %v43_3" [kernel.cpp:95]   --->   Operation 300 'fadd' 'v46_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 301 [4/5] (7.25ns)   --->   "%v46_3 = fadd i32 %v46_2, i32 %v43_3" [kernel.cpp:95]   --->   Operation 301 'fadd' 'v46_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 302 [3/5] (7.25ns)   --->   "%v46_3 = fadd i32 %v46_2, i32 %v43_3" [kernel.cpp:95]   --->   Operation 302 'fadd' 'v46_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 303 [2/5] (7.25ns)   --->   "%v46_3 = fadd i32 %v46_2, i32 %v43_3" [kernel.cpp:95]   --->   Operation 303 'fadd' 'v46_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 304 [1/5] (7.25ns)   --->   "%v46_3 = fadd i32 %v46_2, i32 %v43_3" [kernel.cpp:95]   --->   Operation 304 'fadd' 'v46_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 305 [5/5] (7.25ns)   --->   "%v46_4 = fadd i32 %v46_3, i32 %v43_4" [kernel.cpp:95]   --->   Operation 305 'fadd' 'v46_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 306 [4/5] (7.25ns)   --->   "%v46_4 = fadd i32 %v46_3, i32 %v43_4" [kernel.cpp:95]   --->   Operation 306 'fadd' 'v46_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 307 [3/5] (7.25ns)   --->   "%v46_4 = fadd i32 %v46_3, i32 %v43_4" [kernel.cpp:95]   --->   Operation 307 'fadd' 'v46_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 308 [2/5] (7.25ns)   --->   "%v46_4 = fadd i32 %v46_3, i32 %v43_4" [kernel.cpp:95]   --->   Operation 308 'fadd' 'v46_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 309 [1/5] (7.25ns)   --->   "%v46_4 = fadd i32 %v46_3, i32 %v43_4" [kernel.cpp:95]   --->   Operation 309 'fadd' 'v46_4' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 310 [5/5] (7.25ns)   --->   "%v46_5 = fadd i32 %v46_4, i32 %v43_5" [kernel.cpp:95]   --->   Operation 310 'fadd' 'v46_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 311 [4/5] (7.25ns)   --->   "%v46_5 = fadd i32 %v46_4, i32 %v43_5" [kernel.cpp:95]   --->   Operation 311 'fadd' 'v46_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 312 [3/5] (7.25ns)   --->   "%v46_5 = fadd i32 %v46_4, i32 %v43_5" [kernel.cpp:95]   --->   Operation 312 'fadd' 'v46_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 313 [2/5] (7.25ns)   --->   "%v46_5 = fadd i32 %v46_4, i32 %v43_5" [kernel.cpp:95]   --->   Operation 313 'fadd' 'v46_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 314 [1/5] (7.25ns)   --->   "%v46_5 = fadd i32 %v46_4, i32 %v43_5" [kernel.cpp:95]   --->   Operation 314 'fadd' 'v46_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 315 [5/5] (7.25ns)   --->   "%v46_6 = fadd i32 %v46_5, i32 %v43_6" [kernel.cpp:95]   --->   Operation 315 'fadd' 'v46_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 316 [4/5] (7.25ns)   --->   "%v46_6 = fadd i32 %v46_5, i32 %v43_6" [kernel.cpp:95]   --->   Operation 316 'fadd' 'v46_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 317 [3/5] (7.25ns)   --->   "%v46_6 = fadd i32 %v46_5, i32 %v43_6" [kernel.cpp:95]   --->   Operation 317 'fadd' 'v46_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 318 [2/5] (7.25ns)   --->   "%v46_6 = fadd i32 %v46_5, i32 %v43_6" [kernel.cpp:95]   --->   Operation 318 'fadd' 'v46_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 319 [1/5] (7.25ns)   --->   "%v46_6 = fadd i32 %v46_5, i32 %v43_6" [kernel.cpp:95]   --->   Operation 319 'fadd' 'v46_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 320 [5/5] (7.25ns)   --->   "%v46_7 = fadd i32 %v46_6, i32 %v43_7" [kernel.cpp:95]   --->   Operation 320 'fadd' 'v46_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 321 [4/5] (7.25ns)   --->   "%v46_7 = fadd i32 %v46_6, i32 %v43_7" [kernel.cpp:95]   --->   Operation 321 'fadd' 'v46_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 322 [3/5] (7.25ns)   --->   "%v46_7 = fadd i32 %v46_6, i32 %v43_7" [kernel.cpp:95]   --->   Operation 322 'fadd' 'v46_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 323 [2/5] (7.25ns)   --->   "%v46_7 = fadd i32 %v46_6, i32 %v43_7" [kernel.cpp:95]   --->   Operation 323 'fadd' 'v46_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 324 [1/5] (7.25ns)   --->   "%v46_7 = fadd i32 %v46_6, i32 %v43_7" [kernel.cpp:95]   --->   Operation 324 'fadd' 'v46_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 325 [5/5] (7.25ns)   --->   "%v46_8 = fadd i32 %v46_7, i32 %v43_8" [kernel.cpp:95]   --->   Operation 325 'fadd' 'v46_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 326 [4/5] (7.25ns)   --->   "%v46_8 = fadd i32 %v46_7, i32 %v43_8" [kernel.cpp:95]   --->   Operation 326 'fadd' 'v46_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 327 [3/5] (7.25ns)   --->   "%v46_8 = fadd i32 %v46_7, i32 %v43_8" [kernel.cpp:95]   --->   Operation 327 'fadd' 'v46_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 328 [2/5] (7.25ns)   --->   "%v46_8 = fadd i32 %v46_7, i32 %v43_8" [kernel.cpp:95]   --->   Operation 328 'fadd' 'v46_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 329 [1/5] (7.25ns)   --->   "%v46_8 = fadd i32 %v46_7, i32 %v43_8" [kernel.cpp:95]   --->   Operation 329 'fadd' 'v46_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 330 [5/5] (7.25ns)   --->   "%v46_9 = fadd i32 %v46_8, i32 %v43_9" [kernel.cpp:95]   --->   Operation 330 'fadd' 'v46_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 331 [4/5] (7.25ns)   --->   "%v46_9 = fadd i32 %v46_8, i32 %v43_9" [kernel.cpp:95]   --->   Operation 331 'fadd' 'v46_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 332 [3/5] (7.25ns)   --->   "%v46_9 = fadd i32 %v46_8, i32 %v43_9" [kernel.cpp:95]   --->   Operation 332 'fadd' 'v46_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 333 [2/5] (7.25ns)   --->   "%v46_9 = fadd i32 %v46_8, i32 %v43_9" [kernel.cpp:95]   --->   Operation 333 'fadd' 'v46_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 348 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 348 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 334 [1/5] (7.25ns)   --->   "%v46_9 = fadd i32 %v46_8, i32 %v43_9" [kernel.cpp:95]   --->   Operation 334 'fadd' 'v46_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 335 [5/5] (7.25ns)   --->   "%v46_s = fadd i32 %v46_9, i32 %v43_s" [kernel.cpp:95]   --->   Operation 335 'fadd' 'v46_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 336 [4/5] (7.25ns)   --->   "%v46_s = fadd i32 %v46_9, i32 %v43_s" [kernel.cpp:95]   --->   Operation 336 'fadd' 'v46_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 337 [3/5] (7.25ns)   --->   "%v46_s = fadd i32 %v46_9, i32 %v43_s" [kernel.cpp:95]   --->   Operation 337 'fadd' 'v46_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 338 [2/5] (7.25ns)   --->   "%v46_s = fadd i32 %v46_9, i32 %v43_s" [kernel.cpp:95]   --->   Operation 338 'fadd' 'v46_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 339 [1/5] (7.25ns)   --->   "%v46_s = fadd i32 %v46_9, i32 %v43_s" [kernel.cpp:95]   --->   Operation 339 'fadd' 'v46_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 340 [5/5] (7.25ns)   --->   "%v46_10 = fadd i32 %v46_s, i32 %v43_10" [kernel.cpp:95]   --->   Operation 340 'fadd' 'v46_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 341 [4/5] (7.25ns)   --->   "%v46_10 = fadd i32 %v46_s, i32 %v43_10" [kernel.cpp:95]   --->   Operation 341 'fadd' 'v46_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 342 [3/5] (7.25ns)   --->   "%v46_10 = fadd i32 %v46_s, i32 %v43_10" [kernel.cpp:95]   --->   Operation 342 'fadd' 'v46_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 343 [2/5] (7.25ns)   --->   "%v46_10 = fadd i32 %v46_s, i32 %v43_10" [kernel.cpp:95]   --->   Operation 343 'fadd' 'v46_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 344 [1/5] (7.25ns)   --->   "%v46_10 = fadd i32 %v46_s, i32 %v43_10" [kernel.cpp:95]   --->   Operation 344 'fadd' 'v46_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.32>
ST_73 : Operation 345 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [kernel.cpp:88]   --->   Operation 345 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 346 [1/1] (2.32ns)   --->   "%store_ln94 = store i32 %v46_10, i4 %inp_sumRow_addr" [kernel.cpp:94]   --->   Operation 346 'store' 'store_ln94' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_73 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln88 = br void %l_j4.i" [kernel.cpp:88]   --->   Operation 347 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i4') [3]  (0 ns)
	'load' operation ('i4', kernel.cpp:88) on local variable 'i4' [7]  (0 ns)
	'sub' operation ('sub_ln90', kernel.cpp:90) [18]  (1.92 ns)
	'getelementptr' operation ('v78_addr_3', kernel.cpp:90) [20]  (0 ns)
	'load' operation ('v78_load_1', kernel.cpp:90) on array 'v78' [57]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v78_load_1', kernel.cpp:90) on array 'v78' [57]  (3.25 ns)

 <State 3>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 5>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 6>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 7>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 8>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 9>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 10>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 11>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 12>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('v3', /opt/xilinx/2022.1/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:223) [58]  (7.14 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:95) [60]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:95) [60]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:95) [60]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:95) [60]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v4', kernel.cpp:95) [60]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_1', kernel.cpp:95) [64]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_1', kernel.cpp:95) [64]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_1', kernel.cpp:95) [64]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_1', kernel.cpp:95) [64]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_1', kernel.cpp:95) [64]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_2', kernel.cpp:95) [68]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_2', kernel.cpp:95) [68]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_2', kernel.cpp:95) [68]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_2', kernel.cpp:95) [68]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_2', kernel.cpp:95) [68]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_3', kernel.cpp:95) [72]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_3', kernel.cpp:95) [72]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_3', kernel.cpp:95) [72]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_3', kernel.cpp:95) [72]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_3', kernel.cpp:95) [72]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_4', kernel.cpp:95) [76]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_4', kernel.cpp:95) [76]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_4', kernel.cpp:95) [76]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_4', kernel.cpp:95) [76]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_4', kernel.cpp:95) [76]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_5', kernel.cpp:95) [80]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_5', kernel.cpp:95) [80]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_5', kernel.cpp:95) [80]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_5', kernel.cpp:95) [80]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_5', kernel.cpp:95) [80]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_6', kernel.cpp:95) [84]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_6', kernel.cpp:95) [84]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_6', kernel.cpp:95) [84]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_6', kernel.cpp:95) [84]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_6', kernel.cpp:95) [84]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_7', kernel.cpp:95) [88]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_7', kernel.cpp:95) [88]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_7', kernel.cpp:95) [88]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_7', kernel.cpp:95) [88]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_7', kernel.cpp:95) [88]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_8', kernel.cpp:95) [92]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_8', kernel.cpp:95) [92]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_8', kernel.cpp:95) [92]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_8', kernel.cpp:95) [92]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_8', kernel.cpp:95) [92]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_9', kernel.cpp:95) [96]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_9', kernel.cpp:95) [96]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_9', kernel.cpp:95) [96]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_9', kernel.cpp:95) [96]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_9', kernel.cpp:95) [96]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_s', kernel.cpp:95) [100]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_s', kernel.cpp:95) [100]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_s', kernel.cpp:95) [100]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_s', kernel.cpp:95) [100]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_s', kernel.cpp:95) [100]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_10', kernel.cpp:95) [104]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_10', kernel.cpp:95) [104]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_10', kernel.cpp:95) [104]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_10', kernel.cpp:95) [104]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v46_10', kernel.cpp:95) [104]  (7.26 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln94', kernel.cpp:94) of variable 'v46_10', kernel.cpp:95 on array 'inp_sumRow' [105]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
