INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:02:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.862ns  (logic 1.106ns (22.749%)  route 3.756ns (77.251%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3243, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X37Y85         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[0]/Q
                         net (fo=9, routed)           0.628     1.352    lsq2/handshake_lsq_lsq2_core/stq_addr_4_q[0]
    SLICE_X50Y91         LUT6 (Prop_lut6_I5_O)        0.043     1.395 f  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_113/O
                         net (fo=1, routed)           0.326     1.721    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_113_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I2_O)        0.043     1.764 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_54/O
                         net (fo=4, routed)           0.360     2.124    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_54_n_0
    SLICE_X44Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.167 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_19/O
                         net (fo=6, routed)           0.338     2.505    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_4_4
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.043     2.548 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_32/O
                         net (fo=1, routed)           0.000     2.548    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_32_n_0
    SLICE_X42Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.721 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.721    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_19_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.771 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.771    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[27]_i_7_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.821 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.821    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[31]_i_18_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.973 f  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[27]_i_6/O[1]
                         net (fo=1, routed)           0.164     3.137    lsq2/handshake_lsq_lsq2_core/TEMP_46_double_out1[13]
    SLICE_X43Y92         LUT3 (Prop_lut3_I0_O)        0.121     3.258 f  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[27]_i_4/O
                         net (fo=33, routed)          0.370     3.628    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[27]_i_4_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.043     3.671 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_22/O
                         net (fo=1, routed)           0.267     3.938    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_22_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I5_O)        0.043     3.981 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_13/O
                         net (fo=1, routed)           0.289     4.270    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_13_n_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I5_O)        0.043     4.313 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_3/O
                         net (fo=2, routed)           0.247     4.561    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_3_n_0
    SLICE_X29Y92         LUT5 (Prop_lut5_I0_O)        0.043     4.604 r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.766     5.370    lsq2/handshake_lsq_lsq2_core/p_27_in
    SLICE_X9Y95          FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=3243, unset)         0.483     5.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X9Y95          FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[9]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X9Y95          FDRE (Setup_fdre_C_CE)      -0.194     5.453    lsq2/handshake_lsq_lsq2_core/ldq_data_4_q_reg[9]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  0.084    




