Timing Report Max Delay Analysis

SmartTime Version v11.7 SP1.1
Microsemi Corporation - Microsemi Libero Software Release v11.7 SP1.1 (Version 11.7.1.14)
Date: Wed Oct 19 14:24:20 2016


Design: CoreTSE_Webserver
Family: SmartFusion2
Die: M2S090TS
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK1_PAD                                                                        
Period (ns):                1.600                                                                           
Frequency (MHz):            625.000                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
Period (ns):                7.658                                                                           
Frequency (MHz):            130.582                                                                         
Required Period (ns):       N/A                                                                             
Required Frequency (MHz):   N/A                                                                             
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_0/GL0                                                                      
Period (ns):                10.885                                                                          
Frequency (MHz):            91.870                                                                          
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        3.940                                                                           
External Hold (ns):         -1.477                                                                          
Min Clock-To-Out (ns):      5.725                                                                           
Max Clock-To-Out (ns):      15.556                                                                          

Clock Domain:               FCCC_1/GL0                                                                      
Period (ns):                8.267                                                                           
Frequency (MHz):            120.963                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_1/GL1                                                                      
Period (ns):                2.952                                                                           
Frequency (MHz):            338.753                                                                         
Required Period (ns):       16.000                                                                          
Required Frequency (MHz):   62.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_2/GL0                                                                      
Period (ns):                4.753                                                                           
Frequency (MHz):            210.393                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL0                                                                      
Period (ns):                2.514                                                                           
Frequency (MHz):            397.772                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               OSC_0/I_RCOSC_25_50MHZ/CLKOUT                                                   
Period (ns):                2.589                                                                           
Frequency (MHz):            386.250                                                                         
Required Period (ns):       20.000                                                                          
Required Frequency (MHz):   50.000                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB                                          
Period (ns):                19.490                                                                          
Frequency (MHz):            51.308                                                                          
Required Period (ns):       80.000                                                                          
Required Frequency (MHz):   12.500                                                                          
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]                                        
Period (ns):                1.818                                                                           
Frequency (MHz):            550.055                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]                                        
Period (ns):                1.142                                                                           
Frequency (MHz):            875.657                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

Clock Domain:               FCCC_3/GL1                                                                      
Period (ns):                2.514                                                                           
Frequency (MHz):            397.772                                                                         
Required Period (ns):       8.000                                                                           
Required Frequency (MHz):   125.000                                                                         
External Setup (ns):        N/A                                                                             
External Hold (ns):         N/A                                                                             
Min Clock-To-Out (ns):      N/A                                                                             
Max Clock-To-Out (ns):      N/A                                                                             

                            Input to Output                                                                 
Min Delay (ns):             N/A                                                                             
Max Delay (ns):             N/A                                                                             

END SUMMARY
-----------------------------------------------------

Clock Domain CLK1_PAD

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin FCCC_0/CLK1_PAD_INST/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  7.348                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                11.505                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.658                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  7.176                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                11.359                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.512                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBi1OII[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  7.162                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                11.345                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.498                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  7.160                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                11.307                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.460                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  Delay (ns):                  7.097                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                11.244                                                                          
  Required (ns):                                                                                               
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.397                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D
  data required time                             N/C       
  data arrival time                          -   11.505    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  0.000                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.317          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  2.317                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  2.691                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.631          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  3.322                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  3.638                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4:YR (r)
               +     0.519          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB4_rgbr_net_1
  4.157                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.244                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]:Q (r)
               +     0.790          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBl0OII[2]
  5.034                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0:A (r)
               +     0.270          cell: ADLIB:CFG4
  5.304                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0:Y (r)
               +     0.819          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0
  6.123                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIB8JV3:C (r)
               +     0.191          cell: ADLIB:CFG4
  6.314                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_a2_4_0_RNIB8JV3:Y (r)
               +     1.037          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/N_1831
  7.351                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1_1[8]:D (r)
               +     0.143          cell: ADLIB:CFG4
  7.494                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1_1[8]:Y (f)
               +     0.591          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1_1[8]
  8.085                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[8]:D (f)
               +     0.147          cell: ADLIB:CFG4
  8.232                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[8]:Y (r)
               +     0.811          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_1[8]
  9.043                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[8]:C (r)
               +     0.202          cell: ADLIB:CFG4
  9.245                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[8]:Y (r)
               +     0.873          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_4[8]
  10.118                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_6[8]:B (r)
               +     0.337          cell: ADLIB:CFG4
  10.455                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_6[8]:Y (r)
               +     0.818          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0_6[8]
  11.273                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[8]:C (r)
               +     0.158          cell: ADLIB:CFG4
  11.431                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII_0[8]:Y (r)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBiOIII[8]
  11.505                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D (r)
                                    
  11.505                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q
               +     0.000          Clock source
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01:Q (r)
               +     2.317          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:An (f)
               +     0.374          cell: ADLIB:GBM
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9:YWn (f)
               +     0.627          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_YWn
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1:YR (r)
               +     0.467          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBi01_inferred_clock_RNIGRJ9/U0_RGB1_RGB1_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBOIIII[8]:D


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain FCCC_0/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[19]
  Delay (ns):                  10.100                                                                          
  Slack (ns):                  9.115                                                                           
  Arrival (ns):                15.099                                                                          
  Required (ns):               24.214                                                                          
  Setup (ns):                  0.969                                                                           
  Minimum Period (ns):         10.885                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[10]
  Delay (ns):                  10.062                                                                          
  Slack (ns):                  9.264                                                                           
  Arrival (ns):                15.073                                                                          
  Required (ns):               24.337                                                                          
  Setup (ns):                  0.846                                                                           
  Minimum Period (ns):         10.736                                                                          

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBioOl:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[10]
  Delay (ns):                  10.016                                                                          
  Slack (ns):                  9.301                                                                           
  Arrival (ns):                15.036                                                                          
  Required (ns):               24.337                                                                          
  Setup (ns):                  0.846                                                                           
  Minimum Period (ns):         10.699                                                                          

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[7]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[5]
  Delay (ns):                  9.952                                                                           
  Slack (ns):                  9.357                                                                           
  Arrival (ns):                14.963                                                                          
  Required (ns):               24.320                                                                          
  Setup (ns):                  0.863                                                                           
  Minimum Period (ns):         10.643                                                                          

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[2]:CLK
  To:                          CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[19]
  Delay (ns):                  9.847                                                                           
  Slack (ns):                  9.367                                                                           
  Arrival (ns):                14.847                                                                          
  Required (ns):               24.214                                                                          
  Setup (ns):                  0.969                                                                           
  Minimum Period (ns):         10.633                                                                          


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK
  To: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[19]
  data required time                             24.214    
  data arrival time                          -   15.099    
  slack                                          9.115     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.627          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.169                        FCCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  4.485                        FCCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.514          net: FCCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  4.999                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.086                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBOil0/CORETSE_AHBOiOl[0]:Q (r)
               +     0.498          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoi1[0]
  5.584                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBO11oI_2:A (r)
               +     0.168          cell: ADLIB:CFG2
  5.752                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBoil0/un5_CORETSE_AHBO11oI_2:Y (r)
               +     1.003          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/un3_CORETSE_AHBl0lI_1
  6.755                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/un41_CORETSE_AHBIOIi:B (r)
               +     0.270          cell: ADLIB:CFG4
  7.025                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBOlooI.CORETSE_AHBO0ooI/CORETSE_AHBo1li/un41_CORETSE_AHBIOIi:Y (r)
               +     2.306          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/un41_CORETSE_AHBIOIi
  9.331                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_1[19]:C (r)
               +     0.202          cell: ADLIB:CFG4
  9.533                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_1[19]:Y (r)
               +     0.222          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_1[19]
  9.755                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[19]:C (r)
               +     0.158          cell: ADLIB:CFG3
  9.913                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[19]:Y (r)
               +     0.639          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_3[19]
  10.552                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[19]:C (r)
               +     0.202          cell: ADLIB:CFG4
  10.754                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[19]:Y (r)
               +     0.225          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_9[19]
  10.979                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[19]:D (r)
               +     0.158          cell: ADLIB:CFG4
  11.137                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[19]:Y (r)
               +     1.043          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_13[19]
  12.180                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_17[19]:D (r)
               +     0.074          cell: ADLIB:CFG4
  12.254                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_17[19]:Y (r)
               +     1.552          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBO1i_17[19]
  13.806                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[19]:D (r)
               +     0.158          cell: ADLIB:CFG4
  13.964                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBlil0/CORETSE_AHBIiOl[19]:Y (r)
               +     0.096          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBIol0[19]
  14.060                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBiol0/CORETSE_AHBO01l/CoreAHBLite_0_AHBmslave3_HRDATA_m[19]:B (r)
               +     0.074          cell: ADLIB:CFG4
  14.134                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBIOooI/CORETSE_AHBiol0/CORETSE_AHBO01l/CoreAHBLite_0_AHBmslave3_HRDATA_m[19]:Y (r)
               +     0.676          net: CoreAHBLite_0_AHBmslave3_HRDATA_m[19]
  14.810                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  15.004                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA (r)
               +     0.095          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/F_HM0_RDATA_net[19]
  15.099                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[19] (r)
                                    
  15.099                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  23.165                       
               +     0.199          net: FCCC_0/GL0_net
  23.364                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  23.542                       FCCC_0/GL0_INST:YEn (f)
               +     0.630          net: FCCC_0/GL0_INST/U0_YWn_GEast
  24.172                       FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  24.488                       FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  24.895                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  25.104                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.079          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  25.183                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               -     0.969          Library setup time: ADLIB:MSS_075_IP
  24.214                       CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:F_HM0_RDATA[19]
                                    
  24.214                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From:                        PHY_MDIO
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  Delay (ns):                  8.498                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                8.498                                                                           
  Required (ns):                                                                                               
  Setup (ns):                  0.174                                                                           
  External Setup (ns):         3.940                                                                           


Expanded Path 1
  From: PHY_MDIO
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D
  data required time                             N/C       
  data arrival time                          -   8.498     
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        PHY_MDIO (f)
               +     0.000          net: PHY_MDIO
  0.000                        BIBUF_0/U0/U_IOPAD:PAD (f)
               +     2.550          cell: ADLIB:IOPAD_BI
  2.550                        BIBUF_0/U0/U_IOPAD:Y (f)
               +     0.000          net: BIBUF_0/U0/YIN1
  2.550                        BIBUF_0/U0/U_IOINFF:A (f)
               +     0.090          cell: ADLIB:IOINFF_BYPASS
  2.640                        BIBUF_0/U0/U_IOINFF:Y (f)
               +     2.614          net: BIBUF_0_Y
  5.254                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_1:D (f)
               +     0.087          cell: ADLIB:CFG4
  5.341                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBI011/CORETSE_AHBo01_0_1:Y (f)
               +     0.424          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBo01_0_1
  5.765                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:A (f)
               +     0.209          cell: ADLIB:CFG4
  5.974                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0_a2[0]:Y (f)
               +     2.239          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/N_808
  8.213                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:D (f)
               +     0.209          cell: ADLIB:CFG4
  8.422                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBOIOi_0[0]:Y (f)
               +     0.076          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI_inst_1/CORETSE_AHBooOo/CORETSE_AHBOIOi[0]
  8.498                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D (f)
                                    
  8.498                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  N/C                          
               +     0.173          net: FCCC_0/GL0_net
  N/C                          FCCC_0/GL0_INST:An (r)
               +     0.155          cell: ADLIB:GBM
  N/C                          FCCC_0/GL0_INST:YEn (f)
               +     0.539          net: FCCC_0/GL0_INST/U0_YWn_GEast
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.275          cell: ADLIB:RGB
  N/C                          FCCC_0/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.425          net: FCCC_0/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBIIOi[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_7_M2F
  Delay (ns):                  10.361                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.556                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.556                                                                          

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBooOo/CORETSE_AHBI11:CLK
  To:                          PHY_MDIO
  Delay (ns):                  10.376                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.377                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.377                                                                          

Path 3
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_5_M2F
  Delay (ns):                  10.169                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.364                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.364                                                                          

Path 4
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_1_M2F
  Delay (ns):                  10.051                                                                          
  Slack (ns):                                                                                                  
  Arrival (ns):                15.246                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.246                                                                          

Path 5
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To:                          GPIO_0_M2F
  Delay (ns):                  9.909                                                                           
  Slack (ns):                                                                                                  
  Arrival (ns):                15.104                                                                          
  Required (ns):                                                                                               
  Clock to Out (ns):           15.104                                                                          


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE
  To: GPIO_7_M2F
  data required time                             N/C       
  data arrival time                          -   15.556    
  slack                                          N/C       
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.630          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.172                        FCCC_0/GL0_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.488                        FCCC_0/GL0_INST/U0_RGB1:YR (r)
               +     0.407          net: FCCC_0/GL0_INST/U0_RGB1_YR
  4.895                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B (r)
               +     0.209          cell: ADLIB:IP_INTERFACE
  5.104                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB (r)
               +     0.091          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/CLK_BASE_net
  5.195                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_BASE (r)
               +     1.423          cell: ADLIB:MSS_075_IP
  6.618                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:SPI0_SS0_MGPIO7A_H2F_B (f)
               +     5.929          net: GPIO_7_M2F_c
  12.547                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:A (f)
               +     0.343          cell: ADLIB:IOOUTFF_BYPASS
  12.890                       GPIO_7_M2F_obuf/U0/U_IOOUTFF:Y (f)
               +     0.000          net: GPIO_7_M2F_obuf/U0/DOUT
  12.890                       GPIO_7_M2F_obuf/U0/U_IOPAD:D (f)
               +     2.666          cell: ADLIB:IOPAD_TRI
  15.556                       GPIO_7_M2F_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_7_M2F
  15.556                       GPIO_7_M2F (f)
                                    
  15.556                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FCCC_0/GL0
               +     0.000          Clock source
  N/C                          FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  N/C                          
                                    
  N/C                          GPIO_7_M2F (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[27]:ALn
  Delay (ns):                  6.205                                                                           
  Slack (ns):                  13.338                                                                          
  Arrival (ns):                11.227                                                                          
  Required (ns):               24.565                                                                          
  Recovery (ns):               0.354                                                                           
  Minimum Period (ns):         6.662                                                                           
  Skew (ns):                   0.103                                                                           

Path 2
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBO0oI[4]:ALn
  Delay (ns):                  6.083                                                                           
  Slack (ns):                  13.488                                                                          
  Arrival (ns):                11.105                                                                          
  Required (ns):               24.593                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.512                                                                           
  Skew (ns):                   0.076                                                                           

Path 3
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBooo:ALn
  Delay (ns):                  6.082                                                                           
  Slack (ns):                  13.489                                                                          
  Arrival (ns):                11.104                                                                          
  Required (ns):               24.593                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.511                                                                           
  Skew (ns):                   0.076                                                                           

Path 4
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBO0oI[2]:ALn
  Delay (ns):                  6.082                                                                           
  Slack (ns):                  13.489                                                                          
  Arrival (ns):                11.104                                                                          
  Required (ns):               24.593                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.511                                                                           
  Skew (ns):                   0.076                                                                           

Path 5
  From:                        CoreResetP_0/MSS_HPMS_READY_int:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBOli:ALn
  Delay (ns):                  6.082                                                                           
  Slack (ns):                  13.489                                                                          
  Arrival (ns):                11.104                                                                          
  Required (ns):               24.593                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         6.511                                                                           
  Skew (ns):                   0.076                                                                           


Expanded Path 1
  From: CoreResetP_0/MSS_HPMS_READY_int:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[27]:ALn
  data required time                             24.565    
  data arrival time                          -   11.227    
  slack                                          13.338    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_0/GL0
               +     0.000          Clock source
  0.000                        FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  3.165                        
               +     0.199          net: FCCC_0/GL0_net
  3.364                        FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  3.542                        FCCC_0/GL0_INST:YEn (f)
               +     0.631          net: FCCC_0/GL0_INST/U0_YWn_GEast
  4.173                        FCCC_0/GL0_INST/U0_RGB1_RGB25:An (f)
               +     0.317          cell: ADLIB:RGB
  4.490                        FCCC_0/GL0_INST/U0_RGB1_RGB25:YL (r)
               +     0.532          net: FCCC_0/GL0_INST/U0_RGB1_RGB25_rgbl_net_1
  5.022                        CoreResetP_0/MSS_HPMS_READY_int:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.109                        CoreResetP_0/MSS_HPMS_READY_int:Q (r)
               +     3.021          net: CoreResetP_0/MSS_HPMS_READY_int
  8.130                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:A (r)
               +     0.074          cell: ADLIB:CFG3
  8.204                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII:Y (r)
               +     3.023          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBOoII/un1_CORETSE_AHBilII
  11.227                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[27]:ALn (r)
                                    
  11.227                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       FCCC_0/GL0
               +     0.000          Clock source
  20.000                       FCCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     3.165          Clock generation
  23.165                       
               +     0.199          net: FCCC_0/GL0_net
  23.364                       FCCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  23.542                       FCCC_0/GL0_INST:YEn (f)
               +     0.626          net: FCCC_0/GL0_INST/U0_YWn_GEast
  24.168                       FCCC_0/GL0_INST/U0_RGB1_RGB7:An (f)
               +     0.316          cell: ADLIB:RGB
  24.484                       FCCC_0/GL0_INST/U0_RGB1_RGB7:YR (r)
               +     0.435          net: FCCC_0/GL0_INST/U0_RGB1_RGB7_rgbr_net_1
  24.919                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[27]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  24.565                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBoOooI/CORETSE_AHBi0II/CORETSE_AHBlli[27]:ALn
                                    
  24.565                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

No Path 

END SET OSC_0/I_RCOSC_25_50MHZ/CLKOUT to FCCC_0/GL0

----------------------------------------------------

SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

No Path 

END SET CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_0/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_0/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_0/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.905                                                                           
  Slack (ns):                  7.733                                                                           
  Arrival (ns):                12.148                                                                          
  Required (ns):               19.881                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.267                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.891                                                                           
  Slack (ns):                  7.747                                                                           
  Arrival (ns):                12.134                                                                          
  Required (ns):               19.881                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.253                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[22]:D
  Delay (ns):                  7.711                                                                           
  Slack (ns):                  7.934                                                                           
  Arrival (ns):                11.954                                                                          
  Required (ns):               19.888                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.066                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  Delay (ns):                  7.703                                                                           
  Slack (ns):                  7.962                                                                           
  Arrival (ns):                11.919                                                                          
  Required (ns):               19.881                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.038                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBOiIOI[3]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[25]:D
  Delay (ns):                  7.689                                                                           
  Slack (ns):                  7.976                                                                           
  Arrival (ns):                11.905                                                                          
  Required (ns):               19.881                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         8.024                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
  data required time                             19.881    
  data arrival time                          -   12.148    
  slack                                          7.733     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  2.401                        
               +     0.199          net: FCCC_1/GL0_net
  2.600                        FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  2.778                        FCCC_1/GL0_INST:YEn (f)
               +     0.608          net: FCCC_1/GL0_INST/U0_YWn_GEast
  3.386                        FCCC_1/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  3.703                        FCCC_1/GL0_INST/U0_RGB1_RGB12:YL (r)
               +     0.540          net: FCCC_1/GL0_INST/U0_RGB1_RGB12_rgbl_net_1
  4.243                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.351                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBIOlOI:Q (f)
               +     0.778          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBIOlOI
  5.129                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[2]:B (f)
               +     0.164          cell: ADLIB:CFG3
  5.293                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBiO11[2]:Y (f)
               +     0.249          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiO11[2]
  5.542                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_am_1:D (f)
               +     0.221          cell: ADLIB:CFG4
  5.763                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_am_1:Y (r)
               +     0.850          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m10_am_1
  6.613                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_am:C (r)
               +     0.303          cell: ADLIB:CFG4
  6.916                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_am:Y (r)
               +     0.093          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI_inst_1/m10_am_0
  7.009                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_ns:A (r)
               +     0.074          cell: ADLIB:CFG3
  7.083                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOoIOI/CORETSE_AHBi0OoI_0_0_.m10_ns:Y (r)
               +     0.846          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBi0OoI_i
  7.929                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:B (r)
               +     0.158          cell: ADLIB:CFG3
  8.087                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBOloi_i_o3[1]:Y (r)
               +     0.548          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/N_294
  8.635                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o2_1[0]:C (r)
               +     0.332          cell: ADLIB:CFG3
  8.967                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o2_1[0]:Y (f)
               +     0.228          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o2_1[0]
  9.195                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o2[0]:B (f)
               +     0.209          cell: ADLIB:CFG4
  9.404                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o2[0]:Y (f)
               +     0.422          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/N_344
  9.826                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o4_0[0]:A (f)
               +     0.164          cell: ADLIB:CFG2
  9.990                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0oi_0_o4_0[0]:Y (f)
               +     0.818          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/N_345
  10.808                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0_tz_RNO_0[2]:B (f)
               +     0.099          cell: ADLIB:CFG3
  10.907                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0_tz_RNO_0[2]:Y (r)
               +     0.227          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_N_7_mux_0
  11.134                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0_3_tz[2]:D (r)
               +     0.158          cell: ADLIB:CFG4
  11.292                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0_3_tz[2]:Y (r)
               +     0.511          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0_3_tz[2]
  11.803                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0[2]:B (r)
               +     0.270          cell: ADLIB:CFG4
  12.073                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBloIOI/CORETSE_AHBo0OoI_0_1_iv_i_0[2]:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBo0OoI_0_1_iv_i_0[2]
  12.148                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D (r)
                                    
  12.148                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  18.401                       
               +     0.199          net: FCCC_1/GL0_net
  18.600                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.778                       FCCC_1/GL0_INST:YEn (f)
               +     0.608          net: FCCC_1/GL0_INST/U0_YWn_GEast
  19.386                       FCCC_1/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.317          cell: ADLIB:RGB
  19.703                       FCCC_1/GL0_INST/U0_RGB1_RGB12:YL (r)
               +     0.432          net: FCCC_1/GL0_INST/U0_RGB1_RGB12_rgbl_net_1
  20.135                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.881                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBil11/CORETSE_AHBl0oi[26]:D
                                    
  19.881                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[5]:ALn
  Delay (ns):                  3.580                                                                           
  Slack (ns):                  12.028                                                                          
  Arrival (ns):                7.775                                                                           
  Required (ns):               19.803                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.972                                                                           
  Skew (ns):                   0.039                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBiOo0[9]:ALn
  Delay (ns):                  3.580                                                                           
  Slack (ns):                  12.028                                                                          
  Arrival (ns):                7.775                                                                           
  Required (ns):               19.803                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.972                                                                           
  Skew (ns):                   0.039                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBlOo0[9]:ALn
  Delay (ns):                  3.580                                                                           
  Slack (ns):                  12.028                                                                          
  Arrival (ns):                7.775                                                                           
  Required (ns):               19.803                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.972                                                                           
  Skew (ns):                   0.039                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[8]:ALn
  Delay (ns):                  3.580                                                                           
  Slack (ns):                  12.028                                                                          
  Arrival (ns):                7.775                                                                           
  Required (ns):               19.803                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.972                                                                           
  Skew (ns):                   0.039                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBoOo0[5]:ALn
  Delay (ns):                  3.580                                                                           
  Slack (ns):                  12.028                                                                          
  Arrival (ns):                7.775                                                                           
  Required (ns):               19.803                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.972                                                                           
  Skew (ns):                   0.039                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[5]:ALn
  data required time                             19.803    
  data arrival time                          -   7.775     
  slack                                          12.028    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL0
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  2.401                        
               +     0.199          net: FCCC_1/GL0_net
  2.600                        FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.777                        FCCC_1/GL0_INST:YWn (f)
               +     0.609          net: FCCC_1/GL0_INST/U0_YWn
  3.386                        FCCC_1/GL0_INST/U0_RGB1_RGB4:An (f)
               +     0.316          cell: ADLIB:RGB
  3.702                        FCCC_1/GL0_INST/U0_RGB1_RGB4:YR (r)
               +     0.493          net: FCCC_1/GL0_INST/U0_RGB1_RGB4_rgbr_net_1
  4.195                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.303                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlOlII:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlOlII
  4.356                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  4.671                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII:Y (r)
               +     1.231          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII
  5.902                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:An (f)
               +     0.374          cell: ADLIB:GBM
  6.276                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoOlII_RNIPHQF:YEn (f)
               +     0.613          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_YWn_GEast
  6.889                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  7.206                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4:YL (r)
               +     0.569          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoOlII_RNIPHQF/U0_RGB1_RGB4_rgbl_net_1
  7.775                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[5]:ALn (r)
                                    
  7.775                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL0
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  18.401                       
               +     0.199          net: FCCC_1/GL0_net
  18.600                       FCCC_1/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.778                       FCCC_1/GL0_INST:YEn (f)
               +     0.597          net: FCCC_1/GL0_INST/U0_YWn_GEast
  19.375                       FCCC_1/GL0_INST/U0_RGB1_RGB5:An (f)
               +     0.317          cell: ADLIB:RGB
  19.692                       FCCC_1/GL0_INST/U0_RGB1_RGB5:YL (r)
               +     0.464          net: FCCC_1/GL0_INST/U0_RGB1_RGB5_rgbl_net_1
  20.156                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[5]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  19.803                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBIlo0[5]:ALn
                                    
  19.803                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  5.675                                                                           
  Slack (ns):                  6.228                                                                           
  Arrival (ns):                5.675                                                                           
  Required (ns):               11.903                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  5.537                                                                           
  Slack (ns):                  6.375                                                                           
  Arrival (ns):                5.537                                                                           
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[17]:D
  Delay (ns):                  5.522                                                                           
  Slack (ns):                  6.381                                                                           
  Arrival (ns):                5.522                                                                           
  Required (ns):               11.903                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[13]:D
  Delay (ns):                  5.520                                                                           
  Slack (ns):                  6.395                                                                           
  Arrival (ns):                5.520                                                                           
  Required (ns):               11.915                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  5.501                                                                           
  Slack (ns):                  6.412                                                                           
  Arrival (ns):                5.501                                                                           
  Required (ns):               11.913                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  data required time                             11.903    
  data arrival time                          -   5.675     
  slack                                          6.228     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.611          cell: ADLIB:SERDESIF_075_IP
  0.611                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[35] (r)
               +     3.547          net: SERDES_IF2_0_EPCS_3_RX_DATA[5]
  4.158                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1C_TEST:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  4.360                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1C_TEST:Y (r)
               +     0.848          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]_CFG1C_TEST_net
  5.208                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:B (r)
               +     0.158          cell: ADLIB:CFG3
  5.366                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]:Y (r)
               +     0.309          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[15]
  5.675                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D (r)
                                    
  5.675                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  10.401                       
               +     0.199          net: FCCC_1/GL0_net
  10.600                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.777                       FCCC_1/GL0_INST:YWn (f)
               +     0.612          net: FCCC_1/GL0_INST/U0_YWn
  11.389                       FCCC_1/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  11.705                       FCCC_1/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.452          net: FCCC_1/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  12.157                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.903                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
                                    
  11.903                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL0

----------------------------------------------------

SET FCCC_1/GL1 to FCCC_1/GL0

No Path 

END SET FCCC_1/GL1 to FCCC_1/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  2.570                                                                           
  Slack (ns):                  1.894                                                                           
  Arrival (ns):                10.018                                                                          
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  Delay (ns):                  2.575                                                                           
  Slack (ns):                  1.895                                                                           
  Arrival (ns):                10.017                                                                          
  Required (ns):               11.912                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[15]:D
  Delay (ns):                  2.405                                                                           
  Slack (ns):                  2.033                                                                           
  Arrival (ns):                9.870                                                                           
  Required (ns):               11.903                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[12]:D
  Delay (ns):                  2.425                                                                           
  Slack (ns):                  2.039                                                                           
  Arrival (ns):                9.864                                                                           
  Required (ns):               11.903                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[11]:D
  Delay (ns):                  2.417                                                                           
  Slack (ns):                  2.041                                                                           
  Arrival (ns):                9.872                                                                           
  Required (ns):               11.913                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
  data required time                             11.912    
  data arrival time                          -   10.018    
  slack                                          1.894     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.997                        FCCC_2/GL0_INST:YEn (f)
               +     0.618          net: FCCC_2/GL0_INST/U0_YWn_GEast
  6.615                        FCCC_2/GL0_INST/U0_RGB1_RGB14:An (f)
               +     0.317          cell: ADLIB:RGB
  6.932                        FCCC_2/GL0_INST/U0_RGB1_RGB14:YL (r)
               +     0.516          net: FCCC_2/GL0_INST/U0_RGB1_RGB14_rgbl_net_1
  7.448                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.535                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:Q (r)
               +     0.684          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[4]
  8.219                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[4]:D (r)
               +     0.158          cell: ADLIB:CFG4
  8.377                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[4]:Y (r)
               +     1.129          net: CORETSE_AHB_0_TCG[4]
  9.506                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]:A (r)
               +     0.202          cell: ADLIB:CFG3
  9.708                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]:Y (r)
               +     0.310          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[14]
  10.018                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D (r)
                                    
  10.018                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL0
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL0 (r)
               +     2.401          Clock generation
  10.401                       
               +     0.199          net: FCCC_1/GL0_net
  10.600                       FCCC_1/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.777                       FCCC_1/GL0_INST:YWn (f)
               +     0.612          net: FCCC_1/GL0_INST/U0_YWn
  11.389                       FCCC_1/GL0_INST/U0_RGB1_RGB11:An (f)
               +     0.316          cell: ADLIB:RGB
  11.705                       FCCC_1/GL0_INST/U0_RGB1_RGB11:YR (r)
               +     0.461          net: FCCC_1/GL0_INST/U0_RGB1_RGB11_rgbr_net_1
  12.166                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.912                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI[14]:D
                                    
  11.912                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL0

----------------------------------------------------

Clock Domain FCCC_1/GL1

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  Delay (ns):                  0.612                                                                           
  Slack (ns):                  15.068                                                                          
  Arrival (ns):                4.835                                                                           
  Required (ns):               19.903                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         0.932                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
  data required time                             19.903    
  data arrival time                          -   4.835     
  slack                                          15.068    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  2.428                        
               +     0.198          net: FCCC_1/GL1_net
  2.626                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.803                        FCCC_1/GL1_INST:YWn (f)
               +     0.603          net: FCCC_1/GL1_INST/U0_YWn
  3.406                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  3.722                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.501          net: FCCC_1/GL1_INST/U0_RGB1_YR
  4.223                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.310                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoiIII:Q (r)
               +     0.525          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoiIII
  4.835                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D (r)
                                    
  4.835                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  18.428                       
               +     0.198          net: FCCC_1/GL1_net
  18.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  18.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.603          net: FCCC_1/GL1_INST/U0_YWn
  19.406                       FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  19.722                       FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.435          net: FCCC_1/GL1_INST/U0_RGB1_YR
  20.157                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.903                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:D
                                    
  19.903                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  Delay (ns):                  2.541                                                                           
  Slack (ns):                  13.048                                                                          
  Arrival (ns):                6.763                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.952                                                                           
  Skew (ns):                   0.058                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:ALn
  Delay (ns):                  2.540                                                                           
  Slack (ns):                  13.049                                                                          
  Arrival (ns):                6.762                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.951                                                                           
  Skew (ns):                   0.058                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:ALn
  Delay (ns):                  2.540                                                                           
  Slack (ns):                  13.049                                                                          
  Arrival (ns):                6.762                                                                           
  Required (ns):               19.811                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.951                                                                           
  Skew (ns):                   0.058                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:ALn
  Delay (ns):                  1.983                                                                           
  Slack (ns):                  13.612                                                                          
  Arrival (ns):                6.205                                                                           
  Required (ns):               19.817                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.388                                                                           
  Skew (ns):                   0.052                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[5]:ALn
  Delay (ns):                  1.982                                                                           
  Slack (ns):                  13.613                                                                          
  Arrival (ns):                6.204                                                                           
  Required (ns):               19.817                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.387                                                                           
  Skew (ns):                   0.052                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
  data required time                             19.811    
  data arrival time                          -   6.763     
  slack                                          13.048    
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_1/GL1
               +     0.000          Clock source
  0.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  2.428                        
               +     0.198          net: FCCC_1/GL1_net
  2.626                        FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  2.803                        FCCC_1/GL1_INST:YWn (f)
               +     0.603          net: FCCC_1/GL1_INST/U0_YWn
  3.406                        FCCC_1/GL1_INST/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  3.722                        FCCC_1/GL1_INST/U0_RGB1:YR (r)
               +     0.500          net: FCCC_1/GL1_INST/U0_RGB1_YR
  4.222                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.330                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBiiIII:Q (f)
               +     0.054          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBiiIII
  4.384                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:C (f)
               +     0.315          cell: ADLIB:CFG4
  4.699                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBOOlII:Y (r)
               +     2.064          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBOOlII_i
  6.763                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn (r)
                                    
  6.763                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       FCCC_1/GL1
               +     0.000          Clock source
  16.000                       FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  18.428                       
               +     0.198          net: FCCC_1/GL1_net
  18.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  18.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.606          net: FCCC_1/GL1_INST/U0_YWn
  19.409                       FCCC_1/GL1_INST/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  19.725                       FCCC_1/GL1_INST/U0_RGB1_RGB0:YR (r)
               +     0.439          net: FCCC_1/GL1_INST/U0_RGB1_RGB0_rgbr_net_1
  20.164                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  19.811                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[6]:ALn
                                    
  19.811                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_1/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_1/GL1

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  Delay (ns):                  5.749                                                                           
  Slack (ns):                  6.175                                                                           
  Arrival (ns):                5.749                                                                           
  Required (ns):               11.924                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  5.729                                                                           
  Slack (ns):                  6.192                                                                           
  Arrival (ns):                5.729                                                                           
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[7]:D
  Delay (ns):                  5.640                                                                           
  Slack (ns):                  6.280                                                                           
  Arrival (ns):                5.640                                                                           
  Required (ns):               11.920                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[8]:D
  Delay (ns):                  5.508                                                                           
  Slack (ns):                  6.402                                                                           
  Arrival (ns):                5.508                                                                           
  Required (ns):               11.910                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[0]:D
  Delay (ns):                  5.495                                                                           
  Slack (ns):                  6.429                                                                           
  Arrival (ns):                5.495                                                                           
  Required (ns):               11.924                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
  data required time                             11.924    
  data arrival time                          -   5.749     
  slack                                          6.175     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1] (r)
               +     0.344          cell: ADLIB:SERDESIF_075_IP
  0.344                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXDATA[33] (r)
               +     3.759          net: SERDES_IF2_0_EPCS_3_RX_DATA[3]
  4.103                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  4.448                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]_CFG1D_TEST:Y (r)
               +     0.792          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]_CFG1D_TEST_net
  5.240                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]:B (r)
               +     0.202          cell: ADLIB:CFG3
  5.442                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]:Y (r)
               +     0.307          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[13]
  5.749                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D (r)
                                    
  5.749                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  10.428                       
               +     0.198          net: FCCC_1/GL1_net
  10.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.614          net: FCCC_1/GL1_INST/U0_YWn
  11.417                       FCCC_1/GL1_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  11.733                       FCCC_1/GL1_INST/U0_RGB1_RGB1:YR (r)
               +     0.445          net: FCCC_1/GL1_INST/U0_RGB1_RGB1_rgbr_net_1
  12.178                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.924                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[3]:D
                                    
  11.924                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1] to FCCC_1/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_1/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  Delay (ns):                  2.645                                                                           
  Slack (ns):                  1.821                                                                           
  Arrival (ns):                10.100                                                                          
  Required (ns):               11.921                                                                          
  Setup (ns):                  0.254                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[2]:D
  Delay (ns):                  2.654                                                                           
  Slack (ns):                  1.829                                                                           
  Arrival (ns):                10.093                                                                          
  Required (ns):               11.922                                                                          
  Setup (ns):                  0.254                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[9]:D
  Delay (ns):                  2.370                                                                           
  Slack (ns):                  2.085                                                                           
  Arrival (ns):                9.825                                                                           
  Required (ns):               11.910                                                                          
  Setup (ns):                  0.254                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.340                                                                           
  Slack (ns):                  2.128                                                                           
  Arrival (ns):                9.788                                                                           
  Required (ns):               11.916                                                                          
  Setup (ns):                  0.254                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlI1II[4]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[4]:D
  Delay (ns):                  2.345                                                                           
  Slack (ns):                  2.129                                                                           
  Arrival (ns):                9.787                                                                           
  Required (ns):               11.916                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
  data required time                             11.921    
  data arrival time                          -   10.100    
  slack                                          1.821     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn
  6.626                        FCCC_2/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  6.942                        FCCC_2/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.513          net: FCCC_2/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  7.455                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.542                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (r)
               +     0.686          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.228                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (r)
               +     0.282          cell: ADLIB:CFG4
  8.510                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (r)
               +     1.081          net: CORETSE_AHB_0_TCG[1]
  9.591                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:A (r)
               +     0.202          cell: ADLIB:CFG3
  9.793                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]:Y (r)
               +     0.307          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBioIOI_5[11]
  10.100                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D (r)
                                    
  10.100                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_1/GL1
               +     0.000          Clock source
  8.000                        FCCC_1/CCC_INST/INST_CCC_IP:GL1 (r)
               +     2.428          Clock generation
  10.428                       
               +     0.198          net: FCCC_1/GL1_net
  10.626                       FCCC_1/GL1_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  10.803                       FCCC_1/GL1_INST:YWn (f)
               +     0.614          net: FCCC_1/GL1_INST/U0_YWn
  11.417                       FCCC_1/GL1_INST/U0_RGB1_RGB2:An (f)
               +     0.316          cell: ADLIB:RGB
  11.733                       FCCC_1/GL1_INST/U0_RGB1_RGB2:YR (r)
               +     0.442          net: FCCC_1/GL1_INST/U0_RGB1_RGB2_rgbr_net_1
  12.175                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  11.921                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBol11/CORETSE_AHBooIOI[1]:D
                                    
  11.921                       data required time


END SET FCCC_2/GL0 to FCCC_1/GL1

----------------------------------------------------

Clock Domain FCCC_2/GL0

SET Register to Register

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlo0II:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D
  Delay (ns):                  4.427                                                                           
  Slack (ns):                  3.247                                                                           
  Arrival (ns):                11.875                                                                          
  Required (ns):               15.122                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.753                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBil0II:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D
  Delay (ns):                  4.269                                                                           
  Slack (ns):                  3.405                                                                           
  Arrival (ns):                11.717                                                                          
  Required (ns):               15.122                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.595                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBio0II:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D
  Delay (ns):                  4.207                                                                           
  Slack (ns):                  3.467                                                                           
  Arrival (ns):                11.655                                                                          
  Required (ns):               15.122                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.533                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiio[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlO1II[6]:D
  Delay (ns):                  4.152                                                                           
  Slack (ns):                  3.473                                                                           
  Arrival (ns):                11.641                                                                          
  Required (ns):               15.114                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.527                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiio[1]:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlO1II[8]:D
  Delay (ns):                  4.136                                                                           
  Slack (ns):                  3.480                                                                           
  Arrival (ns):                11.625                                                                          
  Required (ns):               15.105                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         4.520                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlo0II:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D
  data required time                             15.122    
  data arrival time                          -   11.875    
  slack                                          3.247     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.619          net: FCCC_2/GL0_INST/U0_YWn
  6.615                        FCCC_2/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  6.931                        FCCC_2/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.517          net: FCCC_2/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  7.448                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlo0II:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.556                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlo0II:Q (f)
               +     0.439          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBlo0II
  7.995                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOi0II_i_a3_0_o2[1]:B (f)
               +     0.209          cell: ADLIB:CFG4
  8.204                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOi0II_i_a3_0_o2[1]:Y (f)
               +     0.644          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_1145
  8.848                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOi0II_i_a3_0_o2[3]:D (f)
               +     0.179          cell: ADLIB:CFG4
  9.027                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOi0II_i_a3_0_o2[3]:Y (f)
               +     0.585          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_1146
  9.612                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOolII_0_0_o2_2:C (f)
               +     0.087          cell: ADLIB:CFG4
  9.699                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBOolII_0_0_o2_2:Y (f)
               +     0.738          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_945
  10.437                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/un1_CORETSE_AHBI1lII_0_0_o2_1[0]:C (f)
               +     0.324          cell: ADLIB:CFG4
  10.761                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/un1_CORETSE_AHBI1lII_0_0_o2_1[0]:Y (r)
               +     0.239          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_2096
  11.000                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBIolII_0_i_m2:B (r)
               +     0.202          cell: ADLIB:CFG4
  11.202                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBIolII_0_i_m2:Y (r)
               +     0.307          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_1287
  11.509                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII_RNO:C (r)
               +     0.292          cell: ADLIB:CFG4
  11.801                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII_RNO:Y (r)
               +     0.074          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/N_1091_i_0
  11.875                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D (r)
                                    
  11.875                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  13.996                       FCCC_2/GL0_INST:YWn (f)
               +     0.619          net: FCCC_2/GL0_INST/U0_YWn
  14.615                       FCCC_2/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  14.931                       FCCC_2/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.445          net: FCCC_2/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  15.376                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.122                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBiolII:D
                                    
  15.122                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
  Delay (ns):                  3.553                                                                           
  Slack (ns):                  4.045                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.043                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.955                                                                           
  Skew (ns):                   0.049                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBioI1[5]:ALn
  Delay (ns):                  3.553                                                                           
  Slack (ns):                  4.045                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.043                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.955                                                                           
  Skew (ns):                   0.049                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBioI1[3]:ALn
  Delay (ns):                  3.553                                                                           
  Slack (ns):                  4.045                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.043                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.955                                                                           
  Skew (ns):                   0.049                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBioI1[9]:ALn
  Delay (ns):                  3.553                                                                           
  Slack (ns):                  4.045                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.043                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.955                                                                           
  Skew (ns):                   0.049                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBioI1[1]:ALn
  Delay (ns):                  3.553                                                                           
  Slack (ns):                  4.045                                                                           
  Arrival (ns):                10.998                                                                          
  Required (ns):               15.043                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         3.955                                                                           
  Skew (ns):                   0.049                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
  data required time                             15.043    
  data arrival time                          -   10.998    
  slack                                          4.045     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn
  6.626                        FCCC_2/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  6.942                        FCCC_2/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.503          net: FCCC_2/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  7.445                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.553                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBlO0o:Q (f)
               +     0.053          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBlO0o
  7.606                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:C (f)
               +     0.315          cell: ADLIB:CFG4
  7.921                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o:Y (r)
               +     1.191          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o
  9.112                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:An (f)
               +     0.374          cell: ADLIB:GBM
  9.486                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011/CORETSE_AHBoO0o_RNIQ2P4:YEn (f)
               +     0.617          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_YWn_GEast
  10.103                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  10.420                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB8:YL (r)
               +     0.578          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBi011_inst_1/CORETSE_AHBoO0o_RNIQ2P4/U0_RGB1_RGB8_rgbl_net_1
  10.998                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn (r)
                                    
  10.998                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  13.997                       FCCC_2/GL0_INST:YEn (f)
               +     0.608          net: FCCC_2/GL0_INST/U0_YWn_GEast
  14.605                       FCCC_2/GL0_INST/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  14.922                       FCCC_2/GL0_INST/U0_RGB1_RGB8:YL (r)
               +     0.474          net: FCCC_2/GL0_INST/U0_RGB1_RGB8_rgbl_net_1
  15.396                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  15.043                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBO011/CORETSE_AHBi101/CORETSE_AHBOoI1:ALn
                                    
  15.043                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_2/GL0

----------------------------------------------------

SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

Path 1
  From:                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  Delay (ns):                  8.525                                                                           
  Slack (ns):                  6.668                                                                           
  Arrival (ns):                8.525                                                                           
  Required (ns):               15.193                                                                          
  Setup (ns):                  0.174                                                                           


Expanded Path 1
  From: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
  data required time                             15.193    
  data arrival time                          -   8.525     
  slack                                          6.668     
  ________________________________________________________
  Data arrival time calculation
  0.000                        SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  0.000                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               +     0.878          cell: ADLIB:SERDESIF_075_IP
  0.878                        SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_READY[1] (f)
               +     0.685          net: SERDES_IF2_0_EPCS_3_READY
  1.563                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:A (f)
               +     0.209          cell: ADLIB:CFG1C_TEST
  1.772                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST:Y (f)
               +     0.299          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1C_TEST_net
  2.071                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST8:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  2.443                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST8:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net8
  2.647                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST7:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  3.019                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST7:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net7
  3.319                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  3.691                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST6:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net6
  3.895                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.267                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST5:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net5
  4.568                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  4.940                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST4:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net4
  5.144                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  5.516                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST3:Y (f)
               +     0.300          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net3
  5.816                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.188                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST2:Y (f)
               +     0.204          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net2
  6.392                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  6.764                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST1:Y (f)
               +     0.301          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net1
  7.065                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  7.437                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST0:Y (f)
               +     0.205          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net0
  7.642                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:A (f)
               +     0.372          cell: ADLIB:CFG1D_TEST
  8.014                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST:Y (f)
               +     0.511          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]_CFG1D_TEST_net
  8.525                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D (f)
                                    
  8.525                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_2/GL0
               +     0.000          Clock source
  8.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  13.620                       
               +     0.199          net: FCCC_2/GL0_net
  13.819                       FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  13.996                       FCCC_2/GL0_INST:YWn (f)
               +     0.596          net: FCCC_2/GL0_INST/U0_YWn
  14.592                       FCCC_2/GL0_INST/U0_RGB1_RGB19:An (f)
               +     0.317          cell: ADLIB:RGB
  14.909                       FCCC_2/GL0_INST/U0_RGB1_RGB19:YL (r)
               +     0.458          net: FCCC_2/GL0_INST/U0_RGB1_RGB19_rgbl_net_1
  15.367                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  15.193                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBIOI[0]:D
                                    
  15.193                       data required time


END SET SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1] to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL0 to FCCC_2/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_2/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_2/GL0

----------------------------------------------------

Clock Domain FCCC_3/GL0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_3/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL0

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL0

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  4.790                                                                           
  Slack (ns):                  7.132                                                                           
  Arrival (ns):                12.245                                                                          
  Required (ns):               19.377                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             19.377    
  data arrival time                          -   12.245    
  slack                                          7.132     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn
  6.626                        FCCC_2/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  6.942                        FCCC_2/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.513          net: FCCC_2/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  7.455                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.542                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (r)
               +     1.796          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  9.338                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (r)
               +     0.074          cell: ADLIB:CFG1A_TEST
  9.412                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (r)
               +     0.235          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  9.647                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  9.849                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:Y (r)
               +     0.431          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net2
  10.280                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  10.482                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:Y (r)
               +     0.235          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net1
  10.717                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  10.919                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:Y (r)
               +     0.305          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net0
  11.224                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  11.569                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:Y (r)
               +     0.233          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net
  11.802                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  12.004                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:Y (r)
               +     0.092          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net
  12.096                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (r)
               +     0.074          cell: ADLIB:CFG3
  12.170                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  12.245                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (r)
                                    
  12.245                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL0
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL0 (r)
               +     6.729          Clock generation
  14.729                       
               +     0.199          net: FCCC_3/GL0_net
  14.928                       FCCC_3/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  15.105                       FCCC_3/GL0_INST:YWn (f)
               +     0.613          net: FCCC_3/GL0_INST/U0_YWn
  15.718                       FCCC_3/GL0_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  16.035                       FCCC_3/GL0_INST/U0_RGB1:YL (r)
               +     0.407          net: FCCC_3/FCCC_3_GL0
  16.442                       FCCC_3/CCC_INST/IP_INTERFACE_1:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  16.636                       FCCC_3/CCC_INST/IP_INTERFACE_1:IPA (r)
               +     0.000          net: FCCC_3/CCC_INST/CLK1_net
  16.636                       FCCC_3/CCC_INST/INST_CCC_IP:CLK1 (r)
               +     1.228          cell: ADLIB:CCC_IP
  17.864                       FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +     0.198          net: FCCC_3/GL1_net
  18.062                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.240                       FCCC_3/GL1_INST:YEn (f)
               +     0.635          net: FCCC_3/GL1_INST/U0_YWn_GEast
  18.875                       FCCC_3/GL1_INST/U0_RGB1_RGB27:An (f)
               +     0.317          cell: ADLIB:RGB
  19.192                       FCCC_3/GL1_INST/U0_RGB1_RGB27:YL (r)
               +     0.439          net: FCCC_3/GL1_INST/U0_RGB1_RGB27_rgbl_net_1
  19.631                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.377                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  19.377                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL0

----------------------------------------------------

SET FCCC_3/GL1 to FCCC_3/GL0

No Path 

END SET FCCC_3/GL1 to FCCC_3/GL0

----------------------------------------------------

Clock Domain OSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From:                        CoreResetP_0/count_sdif0[0]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  2.032                                                                           
  Slack (ns):                  17.637                                                                          
  Arrival (ns):                7.598                                                                           
  Required (ns):               25.235                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.363                                                                           

Path 2
  From:                        CoreResetP_0/count_sdif0[1]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.903                                                                           
  Slack (ns):                  17.653                                                                          
  Arrival (ns):                7.501                                                                           
  Required (ns):               25.154                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.347                                                                           

Path 3
  From:                        CoreResetP_0/count_sdif0[1]:CLK
  To:                          CoreResetP_0/count_sdif0[12]:D
  Delay (ns):                  1.953                                                                           
  Slack (ns):                  17.684                                                                          
  Arrival (ns):                7.551                                                                           
  Required (ns):               25.235                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         2.316                                                                           

Path 4
  From:                        CoreResetP_0/count_sdif0[5]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.837                                                                           
  Slack (ns):                  17.719                                                                          
  Arrival (ns):                7.435                                                                           
  Required (ns):               25.154                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.281                                                                           

Path 5
  From:                        CoreResetP_0/count_sdif0[4]:CLK
  To:                          CoreResetP_0/release_sdif0_core:EN
  Delay (ns):                  1.827                                                                           
  Slack (ns):                  17.741                                                                          
  Arrival (ns):                7.413                                                                           
  Required (ns):               25.154                                                                          
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         2.259                                                                           


Expanded Path 1
  From: CoreResetP_0/count_sdif0[0]:CLK
  To: CoreResetP_0/count_sdif0[12]:D
  data required time                             25.235    
  data arrival time                          -   7.598     
  slack                                          17.637    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  0.000                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  0.152                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  3.738                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  4.112                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.627          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  4.739                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  5.056                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2:YL (r)
               +     0.510          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2_rgbl_net_1
  5.566                        CoreResetP_0/count_sdif0[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.674                        CoreResetP_0/count_sdif0[0]:Q (f)
               +     0.444          net: CoreResetP_0/count_sdif0[0]
  6.118                        CoreResetP_0/count_sdif0_s_2276:B (f)
               +     0.200          cell: ADLIB:ARI1_CC
  6.318                        CoreResetP_0/count_sdif0_s_2276:P (f)
               +     0.000          net: NET_CC_CONFIG603
  6.318                        CoreResetP_0/count_sdif0_s_2276_CC_0:P[0] (f)
               +     0.580          cell: ADLIB:CC_CONFIG
  6.898                        CoreResetP_0/count_sdif0_s_2276_CC_0:CO (f)
               +     0.000          net: CI_TO_CO602
  6.898                        CoreResetP_0/count_sdif0_s_2276_CC_1:CI (f)
               +     0.116          cell: ADLIB:CC_CONFIG
  7.014                        CoreResetP_0/count_sdif0_s_2276_CC_1:CC[0] (f)
               +     0.000          net: NET_CC_CONFIG641
  7.014                        CoreResetP_0/count_sdif0_s[12]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  7.070                        CoreResetP_0/count_sdif0_s[12]:S (r)
               +     0.528          net: CoreResetP_0/count_sdif0_s[12]
  7.598                        CoreResetP_0/count_sdif0[12]:D (r)
                                    
  7.598                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  20.000                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  20.152                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  23.738                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  24.112                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.627          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  24.739                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2:An (f)
               +     0.317          cell: ADLIB:RGB
  25.056                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2:YL (r)
               +     0.433          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB2_rgbl_net_1
  25.489                       CoreResetP_0/count_sdif0[12]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  25.235                       CoreResetP_0/count_sdif0[12]:D
                                    
  25.235                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From:                        CoreResetP_0/sdif2_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif2_core:ALn
  Delay (ns):                  2.172                                                                           
  Slack (ns):                  17.411                                                                          
  Arrival (ns):                7.725                                                                           
  Required (ns):               25.136                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         2.589                                                                           
  Skew (ns):                   0.064                                                                           

Path 2
  From:                        CoreResetP_0/sdif3_areset_n_rcosc:CLK
  To:                          CoreResetP_0/release_sdif3_core:ALn
  Delay (ns):                  1.183                                                                           
  Slack (ns):                  18.361                                                                          
  Arrival (ns):                6.769                                                                           
  Required (ns):               25.130                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.639                                                                           
  Skew (ns):                   0.103                                                                           

Path 3
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[4]:ALn
  Delay (ns):                  0.846                                                                           
  Slack (ns):                  18.754                                                                          
  Arrival (ns):                6.410                                                                           
  Required (ns):               25.164                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.246                                                                           
  Skew (ns):                   0.047                                                                           

Path 4
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[6]:ALn
  Delay (ns):                  0.845                                                                           
  Slack (ns):                  18.754                                                                          
  Arrival (ns):                6.409                                                                           
  Required (ns):               25.163                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.246                                                                           
  Skew (ns):                   0.048                                                                           

Path 5
  From:                        CoreResetP_0/sdif0_areset_n_rcosc:CLK
  To:                          CoreResetP_0/count_sdif0[2]:ALn
  Delay (ns):                  0.845                                                                           
  Slack (ns):                  18.755                                                                          
  Arrival (ns):                6.409                                                                           
  Required (ns):               25.164                                                                          
  Recovery (ns):               0.353                                                                           
  Minimum Period (ns):         1.245                                                                           
  Skew (ns):                   0.047                                                                           


Expanded Path 1
  From: CoreResetP_0/sdif2_areset_n_rcosc:CLK
  To: CoreResetP_0/release_sdif2_core:ALn
  data required time                             25.136    
  data arrival time                          -   7.725     
  slack                                          17.411    
  ________________________________________________________
  Data arrival time calculation
  0.000                        OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  0.000                        OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  0.152                        OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  3.738                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  4.112                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.621          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  4.733                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  5.049                        OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.504          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  5.553                        CoreResetP_0/sdif2_areset_n_rcosc:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.640                        CoreResetP_0/sdif2_areset_n_rcosc:Q (r)
               +     2.085          net: CoreResetP_0/sdif2_areset_n_rcosc
  7.725                        CoreResetP_0/release_sdif2_core:ALn (r)
                                    
  7.725                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       OSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       OSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     0.000          net: OSC_0/N_RCOSC_25_50MHZ_CLKOUT
  20.000                       OSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  20.152                       OSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.586          net: OSC_0/N_RCOSC_25_50MHZ_CLKINT
  23.738                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  24.112                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.627          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  24.739                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  25.055                       OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1:YR (r)
               +     0.434          net: OSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB1_rgbr_net_1
  25.489                       CoreResetP_0/release_sdif2_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  25.136                       CoreResetP_0/release_sdif2_core:ALn
                                    
  25.136                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET FCCC_0/GL0 to OSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:                          CoreConfigP_0/FIC_2_APB_M_PREADY:EN
  Delay (ns):                  3.752                                                                           
  Slack (ns):                  1.027                                                                           
  Arrival (ns):                3.752                                                                           
  Required (ns):               4.779                                                                           
  Setup (ns):                  0.335                                                                           
  Minimum Period (ns):         -1.027                                                                          

Path 2
  From:                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:                          CoreConfigP_0/state[0]:D
  Delay (ns):                  3.067                                                                           
  Slack (ns):                  1.802                                                                           
  Arrival (ns):                3.067                                                                           
  Required (ns):               4.869                                                                           
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         -1.802                                                                          

Path 3
  From:                        CoreConfigP_0/psel:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):                  6.951                                                                           
  Slack (ns):                  30.255                                                                          
  Arrival (ns):                12.379                                                                          
  Required (ns):               42.634                                                                          
  Setup (ns):                  2.663                                                                           
  Minimum Period (ns):         19.490                                                                          

Path 4
  From:                        CoreConfigP_0/SDIF0_PENABLE:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):                  6.419                                                                           
  Slack (ns):                  32.735                                                                          
  Arrival (ns):                11.847                                                                          
  Required (ns):               44.582                                                                          
  Setup (ns):                  0.715                                                                           
  Minimum Period (ns):         14.530                                                                          

Path 5
  From:                        CoreConfigP_0/psel:CLK
  To:                          CoreConfigP_0/FIC_2_APB_M_PRDATA[18]:D
  Delay (ns):                  3.157                                                                           
  Slack (ns):                  36.280                                                                          
  Arrival (ns):                8.585                                                                           
  Required (ns):               44.865                                                                          
  Setup (ns):                  0.254                                                                           
  Minimum Period (ns):         7.440                                                                           


Expanded Path 1
  From: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: CoreConfigP_0/FIC_2_APB_M_PREADY:EN
  data required time                             4.779     
  data arrival time                          -   3.752     
  slack                                          1.027     
  ________________________________________________________
  Data arrival time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.852          cell: ADLIB:MSS_075_IP
  0.852                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PSEL (f)
               +     1.488          net: CoreTSE_Webserver_MSS_0_FIC_2_APB_MASTER_PSELx
  2.340                        CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:C (f)
               +     0.221          cell: ADLIB:CFG3
  2.561                        CoreConfigP_0/un1_next_FIC_2_APB_M_PREADY_0_sqmuxa_0_i_o3:Y (r)
               +     0.308          net: CoreConfigP_0/N_23
  2.869                        CoreConfigP_0/FIC_2_APB_M_PREADY_RNO:C (r)
               +     0.346          cell: ADLIB:CFG4
  3.215                        CoreConfigP_0/FIC_2_APB_M_PREADY_RNO:Y (f)
               +     0.537          net: CoreConfigP_0/N_13_i_0
  3.752                        CoreConfigP_0/FIC_2_APB_M_PREADY:EN (f)
                                    
  3.752                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.356          net: CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB
  3.356                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:An (f)
               +     0.374          cell: ADLIB:GBM
  3.730                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8:YEn (f)
               +     0.610          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_YWn_GEast
  4.340                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.656                        CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1:YR (r)
               +     0.458          net: CoreTSE_Webserver_MSS_0/MSS_ADLIB_INST_RNI3KN8/U0_RGB1_YR
  5.114                        CoreConfigP_0/FIC_2_APB_M_PREADY:CLK (r)
               -     0.335          Library setup time: ADLIB:SLE
  4.779                        CoreConfigP_0/FIC_2_APB_M_PREADY:EN
                                    
  4.779                        data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

No Path 

END SET FCCC_0/GL0 to CoreTSE_Webserver_MSS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_RXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Info: The maximum frequency of this clock domain is limited by the period of pin SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  Delay (ns):                  5.249                                                                           
  Slack (ns):                  1.178                                                                           
  Arrival (ns):                12.704                                                                          
  Required (ns):               13.882                                                                          
  Setup (ns):                  2.118                                                                           

Path 2
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[2]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[22]
  Delay (ns):                  5.275                                                                           
  Slack (ns):                  1.182                                                                           
  Arrival (ns):                12.714                                                                          
  Required (ns):               13.896                                                                          
  Setup (ns):                  2.104                                                                           

Path 3
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[3]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[23]
  Delay (ns):                  5.045                                                                           
  Slack (ns):                  1.339                                                                           
  Arrival (ns):                12.515                                                                          
  Required (ns):               13.854                                                                          
  Setup (ns):                  2.146                                                                           

Path 4
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBl0i0:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[29]
  Delay (ns):                  5.131                                                                           
  Slack (ns):                  1.372                                                                           
  Arrival (ns):                12.586                                                                          
  Required (ns):               13.958                                                                          
  Setup (ns):                  2.042                                                                           

Path 5
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[5]:CLK
  To:                          SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[25]
  Delay (ns):                  5.094                                                                           
  Slack (ns):                  1.399                                                                           
  Arrival (ns):                12.559                                                                          
  Required (ns):               13.958                                                                          
  Setup (ns):                  2.042                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK
  To: SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
  data required time                             13.882    
  data arrival time                          -   12.704    
  slack                                          1.178     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn
  6.626                        FCCC_2/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  6.942                        FCCC_2/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.513          net: FCCC_2/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  7.455                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  7.563                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBI0i0[1]:Q (f)
               +     0.668          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBI0i0[1]
  8.231                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.527                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBIoi0/CORETSE_AHBiI11/CORETSE_AHBol1[1]:Y (f)
               +     3.892          net: CORETSE_AHB_0_TCG[1]
  12.419                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  12.643                       SERDES_IF2_0/SERDESIF_INST/IP_INTERFACE_201:IPB (f)
               +     0.061          net: SERDES_IF2_0/SERDESIF_INST/EPCS_TXDATA_net[21]
  12.704                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21] (f)
                                    
  12.704                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.000                       SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]
               +     0.000          Clock source
  16.000                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[1] (r)
               -     2.118          Library setup time: ADLIB:SERDESIF_075_IP
  13.882                       SERDES_IF2_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[21]
                                    
  13.882                       data required time


END SET FCCC_2/GL0 to SERDES_IF2_0/SERDESIF_INST/EPCS_TXCLK[1]

----------------------------------------------------

Clock Domain FCCC_3/GL1

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBoo0/CORETSE_AHBooOoI_CORETSE_AHBooOoI_0_3/INST_RAM1K18_IP:B_CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FCCC_0/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_0/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_1/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_1/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_2/GL0 to FCCC_3/GL1

Path 1
  From:                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To:                          CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  Delay (ns):                  4.790                                                                           
  Slack (ns):                  7.132                                                                           
  Arrival (ns):                12.245                                                                          
  Required (ns):               19.377                                                                          
  Setup (ns):                  0.254                                                                           


Expanded Path 1
  From: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK
  To: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
  data required time                             19.377    
  data arrival time                          -   12.245    
  slack                                          7.132     
  ________________________________________________________
  Data arrival time calculation
  0.000                        FCCC_2/GL0
               +     0.000          Clock source
  0.000                        FCCC_2/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.620          Clock generation
  5.620                        
               +     0.199          net: FCCC_2/GL0_net
  5.819                        FCCC_2/GL0_INST:An (r)
               +     0.177          cell: ADLIB:GBM
  5.996                        FCCC_2/GL0_INST:YWn (f)
               +     0.630          net: FCCC_2/GL0_INST/U0_YWn
  6.626                        FCCC_2/GL0_INST/U0_RGB1_RGB15:An (f)
               +     0.316          cell: ADLIB:RGB
  6.942                        FCCC_2/GL0_INST/U0_RGB1_RGB15:YR (r)
               +     0.513          net: FCCC_2/GL0_INST/U0_RGB1_RGB15_rgbr_net_1
  7.455                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.542                        CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBOoi0/CORETSE_AHBo110:Q (r)
               +     1.796          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBo110
  9.338                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:A (r)
               +     0.074          cell: ADLIB:CFG1A_TEST
  9.412                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST:Y (r)
               +     0.235          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1A_TEST_net
  9.647                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  9.849                        mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST2:Y (r)
               +     0.431          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net2
  10.280                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  10.482                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST1:Y (r)
               +     0.235          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net1
  10.717                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  10.919                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST0:Y (r)
               +     0.305          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net0
  11.224                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:A (r)
               +     0.345          cell: ADLIB:CFG1D_TEST
  11.569                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST:Y (r)
               +     0.233          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1D_TEST_net
  11.802                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:A (r)
               +     0.202          cell: ADLIB:CFG1C_TEST
  12.004                       mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST:Y (r)
               +     0.092          net: mdr_CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0_CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01_CFG1C_TEST_net
  12.096                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:A (r)
               +     0.074          cell: ADLIB:CFG3
  12.170                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBio0.CORETSE_AHBOi0/CORETSE_AHBlOO1/CORETSE_AHBO01:Y (r)
               +     0.075          net: CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBll
  12.245                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D (r)
                                    
  12.245                       data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        FCCC_3/GL1
               +     0.000          Clock source
  8.000                        FCCC_3/CCC_INST/INST_CCC_IP:GL1 (r)
               +     9.864          Clock generation
  17.864                       
               +     0.198          net: FCCC_3/GL1_net
  18.062                       FCCC_3/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  18.240                       FCCC_3/GL1_INST:YEn (f)
               +     0.635          net: FCCC_3/GL1_INST/U0_YWn_GEast
  18.875                       FCCC_3/GL1_INST/U0_RGB1_RGB27:An (f)
               +     0.317          cell: ADLIB:RGB
  19.192                       FCCC_3/GL1_INST/U0_RGB1_RGB27:YL (r)
               +     0.439          net: FCCC_3/GL1_INST/U0_RGB1_RGB27_rgbl_net_1
  19.631                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  19.377                       CORETSE_AHB_0/CoreTSE_top_inst/CORETSE_AHBilI/CORETSE_AHBiOooI/CORETSE_AHBl1Oo/CORETSE_AHBIOlo/CORETSE_AHBoi1II:D
                                    
  19.377                       data required time


END SET FCCC_2/GL0 to FCCC_3/GL1

----------------------------------------------------

SET FCCC_3/GL0 to FCCC_3/GL1

No Path 

END SET FCCC_3/GL0 to FCCC_3/GL1

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

