/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b08_C.v:1.1-154.10" *)
module b08_C(O_REG_0__SCAN_IN, START, I_7_, I_6_, I_5_, I_4_, I_3_, I_2_, I_1_, I_0_, STATO_REG_1__SCAN_IN, STATO_REG_0__SCAN_IN, MAR_REG_2__SCAN_IN, MAR_REG_1__SCAN_IN, MAR_REG_0__SCAN_IN, IN_R_REG_7__SCAN_IN, IN_R_REG_6__SCAN_IN, IN_R_REG_5__SCAN_IN, IN_R_REG_4__SCAN_IN, IN_R_REG_3__SCAN_IN, IN_R_REG_2__SCAN_IN, IN_R_REG_1__SCAN_IN, IN_R_REG_0__SCAN_IN, OUT_R_REG_3__SCAN_IN, OUT_R_REG_2__SCAN_IN, OUT_R_REG_1__SCAN_IN, OUT_R_REG_0__SCAN_IN, O_REG_3__SCAN_IN, O_REG_2__SCAN_IN, O_REG_1__SCAN_IN, U183, U184, U185, U186, U187, U188, U189, U206, U207, U208, U209, U210, U211, U212, U213, U214, U215, U216, U217, U218, U219);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  (* src = "./verilog/b08_C.v:2.331-2.350" *)
  wire _099_;
  (* src = "./verilog/b08_C.v:2.310-2.329" *)
  wire _100_;
  (* src = "./verilog/b08_C.v:2.289-2.308" *)
  wire _101_;
  (* src = "./verilog/b08_C.v:2.268-2.287" *)
  wire _102_;
  (* src = "./verilog/b08_C.v:2.247-2.266" *)
  wire _103_;
  (* src = "./verilog/b08_C.v:2.226-2.245" *)
  wire _104_;
  (* src = "./verilog/b08_C.v:2.205-2.224" *)
  wire _105_;
  (* src = "./verilog/b08_C.v:2.184-2.203" *)
  wire _106_;
  (* src = "./verilog/b08_C.v:2.74-2.78" *)
  wire _107_;
  (* src = "./verilog/b08_C.v:2.68-2.72" *)
  wire _108_;
  (* src = "./verilog/b08_C.v:2.62-2.66" *)
  wire _109_;
  (* src = "./verilog/b08_C.v:2.56-2.60" *)
  wire _110_;
  (* src = "./verilog/b08_C.v:2.50-2.54" *)
  wire _111_;
  (* src = "./verilog/b08_C.v:2.44-2.48" *)
  wire _112_;
  (* src = "./verilog/b08_C.v:2.38-2.42" *)
  wire _113_;
  (* src = "./verilog/b08_C.v:2.32-2.36" *)
  wire _114_;
  (* src = "./verilog/b08_C.v:2.164-2.182" *)
  wire _115_;
  (* src = "./verilog/b08_C.v:2.144-2.162" *)
  wire _116_;
  (* src = "./verilog/b08_C.v:2.124-2.142" *)
  wire _117_;
  (* src = "./verilog/b08_C.v:2.418-2.438" *)
  wire _118_;
  (* src = "./verilog/b08_C.v:2.396-2.416" *)
  wire _119_;
  (* src = "./verilog/b08_C.v:2.374-2.394" *)
  wire _120_;
  (* src = "./verilog/b08_C.v:2.352-2.372" *)
  wire _121_;
  (* src = "./verilog/b08_C.v:2.7-2.23" *)
  wire _122_;
  (* src = "./verilog/b08_C.v:2.476-2.492" *)
  wire _123_;
  (* src = "./verilog/b08_C.v:2.458-2.474" *)
  wire _124_;
  (* src = "./verilog/b08_C.v:2.440-2.456" *)
  wire _125_;
  (* src = "./verilog/b08_C.v:2.25-2.30" *)
  wire _126_;
  (* src = "./verilog/b08_C.v:2.102-2.122" *)
  wire _127_;
  (* src = "./verilog/b08_C.v:2.80-2.100" *)
  wire _128_;
  (* src = "./verilog/b08_C.v:3.8-3.12" *)
  wire _129_;
  (* src = "./verilog/b08_C.v:3.14-3.18" *)
  wire _130_;
  (* src = "./verilog/b08_C.v:3.20-3.24" *)
  wire _131_;
  (* src = "./verilog/b08_C.v:3.26-3.30" *)
  wire _132_;
  (* src = "./verilog/b08_C.v:3.32-3.36" *)
  wire _133_;
  (* src = "./verilog/b08_C.v:3.38-3.42" *)
  wire _134_;
  (* src = "./verilog/b08_C.v:3.44-3.48" *)
  wire _135_;
  (* src = "./verilog/b08_C.v:3.50-3.54" *)
  wire _136_;
  (* src = "./verilog/b08_C.v:3.56-3.60" *)
  wire _137_;
  (* src = "./verilog/b08_C.v:3.62-3.66" *)
  wire _138_;
  (* src = "./verilog/b08_C.v:3.68-3.72" *)
  wire _139_;
  (* src = "./verilog/b08_C.v:3.74-3.78" *)
  wire _140_;
  (* src = "./verilog/b08_C.v:3.80-3.84" *)
  wire _141_;
  (* src = "./verilog/b08_C.v:3.86-3.90" *)
  wire _142_;
  (* src = "./verilog/b08_C.v:3.92-3.96" *)
  wire _143_;
  (* src = "./verilog/b08_C.v:3.98-3.102" *)
  wire _144_;
  (* src = "./verilog/b08_C.v:3.104-3.108" *)
  wire _145_;
  (* src = "./verilog/b08_C.v:3.110-3.114" *)
  wire _146_;
  (* src = "./verilog/b08_C.v:3.116-3.120" *)
  wire _147_;
  (* src = "./verilog/b08_C.v:3.122-3.126" *)
  wire _148_;
  (* src = "./verilog/b08_C.v:3.128-3.132" *)
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire _249_;
  wire _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire _266_;
  (* src = "./verilog/b08_C.v:2.331-2.350" *)
  input IN_R_REG_0__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.310-2.329" *)
  input IN_R_REG_1__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.289-2.308" *)
  input IN_R_REG_2__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.268-2.287" *)
  input IN_R_REG_3__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.247-2.266" *)
  input IN_R_REG_4__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.226-2.245" *)
  input IN_R_REG_5__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.205-2.224" *)
  input IN_R_REG_6__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.184-2.203" *)
  input IN_R_REG_7__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.74-2.78" *)
  input I_0_;
  (* src = "./verilog/b08_C.v:2.68-2.72" *)
  input I_1_;
  (* src = "./verilog/b08_C.v:2.62-2.66" *)
  input I_2_;
  (* src = "./verilog/b08_C.v:2.56-2.60" *)
  input I_3_;
  (* src = "./verilog/b08_C.v:2.50-2.54" *)
  input I_4_;
  (* src = "./verilog/b08_C.v:2.44-2.48" *)
  input I_5_;
  (* src = "./verilog/b08_C.v:2.38-2.42" *)
  input I_6_;
  (* src = "./verilog/b08_C.v:2.32-2.36" *)
  input I_7_;
  (* src = "./verilog/b08_C.v:2.164-2.182" *)
  input MAR_REG_0__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.144-2.162" *)
  input MAR_REG_1__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.124-2.142" *)
  input MAR_REG_2__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.418-2.438" *)
  input OUT_R_REG_0__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.396-2.416" *)
  input OUT_R_REG_1__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.374-2.394" *)
  input OUT_R_REG_2__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.352-2.372" *)
  input OUT_R_REG_3__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.7-2.23" *)
  input O_REG_0__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.476-2.492" *)
  input O_REG_1__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.458-2.474" *)
  input O_REG_2__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.440-2.456" *)
  input O_REG_3__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.25-2.30" *)
  input START;
  (* src = "./verilog/b08_C.v:2.102-2.122" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b08_C.v:2.80-2.100" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b08_C.v:3.8-3.12" *)
  output U183;
  (* src = "./verilog/b08_C.v:3.14-3.18" *)
  output U184;
  (* src = "./verilog/b08_C.v:3.20-3.24" *)
  output U185;
  (* src = "./verilog/b08_C.v:3.26-3.30" *)
  output U186;
  (* src = "./verilog/b08_C.v:3.32-3.36" *)
  output U187;
  (* src = "./verilog/b08_C.v:3.38-3.42" *)
  output U188;
  (* src = "./verilog/b08_C.v:3.44-3.48" *)
  output U189;
  (* src = "./verilog/b08_C.v:3.50-3.54" *)
  output U206;
  (* src = "./verilog/b08_C.v:3.56-3.60" *)
  output U207;
  (* src = "./verilog/b08_C.v:3.62-3.66" *)
  output U208;
  (* src = "./verilog/b08_C.v:3.68-3.72" *)
  output U209;
  (* src = "./verilog/b08_C.v:3.74-3.78" *)
  output U210;
  (* src = "./verilog/b08_C.v:3.80-3.84" *)
  output U211;
  (* src = "./verilog/b08_C.v:3.86-3.90" *)
  output U212;
  (* src = "./verilog/b08_C.v:3.92-3.96" *)
  output U213;
  (* src = "./verilog/b08_C.v:3.98-3.102" *)
  output U214;
  (* src = "./verilog/b08_C.v:3.104-3.108" *)
  output U215;
  (* src = "./verilog/b08_C.v:3.110-3.114" *)
  output U216;
  (* src = "./verilog/b08_C.v:3.116-3.120" *)
  output U217;
  (* src = "./verilog/b08_C.v:3.122-3.126" *)
  output U218;
  (* src = "./verilog/b08_C.v:3.128-3.132" *)
  output U219;
  NOT _267_ (
    .A(_128_),
    .Y(_223_)
  );
  NOT _268_ (
    .A(_127_),
    .Y(_224_)
  );
  NOT _269_ (
    .A(_099_),
    .Y(_225_)
  );
  NOT _270_ (
    .A(_115_),
    .Y(_226_)
  );
  NOT _271_ (
    .A(_117_),
    .Y(_227_)
  );
  NOT _272_ (
    .A(_116_),
    .Y(_228_)
  );
  NOT _273_ (
    .A(_104_),
    .Y(_229_)
  );
  AND _274_ (
    .A(_223_),
    .B(_127_),
    .Y(_230_)
  );
  NAND _275_ (
    .A(_223_),
    .B(_127_),
    .Y(_231_)
  );
  NAND _276_ (
    .A(_108_),
    .B(_230_),
    .Y(_232_)
  );
  NAND _277_ (
    .A(_100_),
    .B(_231_),
    .Y(_233_)
  );
  NAND _278_ (
    .A(_232_),
    .B(_233_),
    .Y(_144_)
  );
  NAND _279_ (
    .A(_109_),
    .B(_230_),
    .Y(_234_)
  );
  NAND _280_ (
    .A(_101_),
    .B(_231_),
    .Y(_235_)
  );
  NAND _281_ (
    .A(_234_),
    .B(_235_),
    .Y(_143_)
  );
  NAND _282_ (
    .A(_107_),
    .B(_230_),
    .Y(_236_)
  );
  NAND _283_ (
    .A(_099_),
    .B(_231_),
    .Y(_237_)
  );
  NAND _284_ (
    .A(_236_),
    .B(_237_),
    .Y(_145_)
  );
  NAND _285_ (
    .A(_110_),
    .B(_230_),
    .Y(_238_)
  );
  NAND _286_ (
    .A(_102_),
    .B(_231_),
    .Y(_239_)
  );
  NAND _287_ (
    .A(_238_),
    .B(_239_),
    .Y(_142_)
  );
  NAND _288_ (
    .A(_118_),
    .B(_231_),
    .Y(_240_)
  );
  NAND _289_ (
    .A(_226_),
    .B(_116_),
    .Y(_241_)
  );
  NOT _290_ (
    .A(_241_),
    .Y(_242_)
  );
  OR _291_ (
    .A(_117_),
    .B(_116_),
    .Y(_243_)
  );
  NAND _292_ (
    .A(_117_),
    .B(_116_),
    .Y(_244_)
  );
  NAND _293_ (
    .A(_115_),
    .B(_244_),
    .Y(_245_)
  );
  NAND _294_ (
    .A(_117_),
    .B(_228_),
    .Y(_246_)
  );
  AND _295_ (
    .A(_227_),
    .B(_116_),
    .Y(_247_)
  );
  XOR _296_ (
    .A(_117_),
    .B(_116_),
    .Y(_248_)
  );
  NAND _297_ (
    .A(_115_),
    .B(_248_),
    .Y(_249_)
  );
  OR _298_ (
    .A(_115_),
    .B(_248_),
    .Y(_250_)
  );
  XOR _299_ (
    .A(_115_),
    .B(_248_),
    .Y(_251_)
  );
  OR _300_ (
    .A(_105_),
    .B(_251_),
    .Y(_252_)
  );
  OR _301_ (
    .A(_115_),
    .B(_243_),
    .Y(_253_)
  );
  AND _302_ (
    .A(_105_),
    .B(_246_),
    .Y(_254_)
  );
  NAND _303_ (
    .A(_253_),
    .B(_254_),
    .Y(_255_)
  );
  NAND _304_ (
    .A(_252_),
    .B(_255_),
    .Y(_256_)
  );
  OR _305_ (
    .A(_115_),
    .B(_244_),
    .Y(_257_)
  );
  NAND _306_ (
    .A(_115_),
    .B(_247_),
    .Y(_258_)
  );
  AND _307_ (
    .A(_257_),
    .B(_258_),
    .Y(_259_)
  );
  NAND _308_ (
    .A(_256_),
    .B(_259_),
    .Y(_260_)
  );
  NAND _309_ (
    .A(_100_),
    .B(_106_),
    .Y(_261_)
  );
  NAND _310_ (
    .A(_117_),
    .B(_261_),
    .Y(_262_)
  );
  NOR _311_ (
    .A(_101_),
    .B(_099_),
    .Y(_263_)
  );
  NAND _312_ (
    .A(_262_),
    .B(_263_),
    .Y(_264_)
  );
  OR _313_ (
    .A(_225_),
    .B(_246_),
    .Y(_265_)
  );
  AND _314_ (
    .A(_264_),
    .B(_265_),
    .Y(_266_)
  );
  NAND _315_ (
    .A(_226_),
    .B(_266_),
    .Y(_150_)
  );
  OR _316_ (
    .A(_099_),
    .B(_116_),
    .Y(_151_)
  );
  NAND _317_ (
    .A(_116_),
    .B(_106_),
    .Y(_152_)
  );
  NAND _318_ (
    .A(_100_),
    .B(_227_),
    .Y(_153_)
  );
  AND _319_ (
    .A(_249_),
    .B(_153_),
    .Y(_154_)
  );
  OR _320_ (
    .A(_101_),
    .B(_154_),
    .Y(_155_)
  );
  AND _321_ (
    .A(_101_),
    .B(_227_),
    .Y(_156_)
  );
  NAND _322_ (
    .A(_152_),
    .B(_156_),
    .Y(_157_)
  );
  AND _323_ (
    .A(_151_),
    .B(_157_),
    .Y(_158_)
  );
  AND _324_ (
    .A(_155_),
    .B(_158_),
    .Y(_159_)
  );
  NAND _325_ (
    .A(_150_),
    .B(_159_),
    .Y(_160_)
  );
  NAND _326_ (
    .A(_253_),
    .B(_160_),
    .Y(_161_)
  );
  NAND _327_ (
    .A(_229_),
    .B(_243_),
    .Y(_162_)
  );
  NAND _328_ (
    .A(_104_),
    .B(_257_),
    .Y(_163_)
  );
  NAND _329_ (
    .A(_162_),
    .B(_163_),
    .Y(_164_)
  );
  NAND _330_ (
    .A(_106_),
    .B(_241_),
    .Y(_165_)
  );
  OR _331_ (
    .A(_248_),
    .B(_165_),
    .Y(_166_)
  );
  AND _332_ (
    .A(_128_),
    .B(_224_),
    .Y(_167_)
  );
  AND _333_ (
    .A(_166_),
    .B(_167_),
    .Y(_168_)
  );
  AND _334_ (
    .A(_164_),
    .B(_168_),
    .Y(_169_)
  );
  OR _335_ (
    .A(_103_),
    .B(_258_),
    .Y(_170_)
  );
  NAND _336_ (
    .A(_115_),
    .B(_117_),
    .Y(_171_)
  );
  NOR _337_ (
    .A(_102_),
    .B(_247_),
    .Y(_172_)
  );
  NAND _338_ (
    .A(_171_),
    .B(_172_),
    .Y(_173_)
  );
  NAND _339_ (
    .A(_241_),
    .B(_244_),
    .Y(_174_)
  );
  NAND _340_ (
    .A(_103_),
    .B(_174_),
    .Y(_175_)
  );
  AND _341_ (
    .A(_173_),
    .B(_175_),
    .Y(_176_)
  );
  AND _342_ (
    .A(_170_),
    .B(_176_),
    .Y(_177_)
  );
  AND _343_ (
    .A(_169_),
    .B(_177_),
    .Y(_178_)
  );
  AND _344_ (
    .A(_161_),
    .B(_178_),
    .Y(_179_)
  );
  AND _345_ (
    .A(_260_),
    .B(_179_),
    .Y(_180_)
  );
  NAND _346_ (
    .A(_242_),
    .B(_180_),
    .Y(_181_)
  );
  NAND _347_ (
    .A(_240_),
    .B(_181_),
    .Y(_129_)
  );
  NAND _348_ (
    .A(_119_),
    .B(_231_),
    .Y(_182_)
  );
  NAND _349_ (
    .A(_171_),
    .B(_180_),
    .Y(_183_)
  );
  NAND _350_ (
    .A(_182_),
    .B(_183_),
    .Y(_130_)
  );
  AND _351_ (
    .A(_245_),
    .B(_250_),
    .Y(_184_)
  );
  NAND _352_ (
    .A(_180_),
    .B(_184_),
    .Y(_185_)
  );
  NAND _353_ (
    .A(_120_),
    .B(_231_),
    .Y(_186_)
  );
  NAND _354_ (
    .A(_185_),
    .B(_186_),
    .Y(_131_)
  );
  AND _355_ (
    .A(_128_),
    .B(_127_),
    .Y(_187_)
  );
  AND _356_ (
    .A(_115_),
    .B(_187_),
    .Y(_188_)
  );
  NOR _357_ (
    .A(_126_),
    .B(_244_),
    .Y(_189_)
  );
  OR _358_ (
    .A(_228_),
    .B(_171_),
    .Y(_190_)
  );
  AND _359_ (
    .A(_188_),
    .B(_189_),
    .Y(_191_)
  );
  NAND _360_ (
    .A(_188_),
    .B(_189_),
    .Y(_192_)
  );
  OR _361_ (
    .A(_128_),
    .B(_127_),
    .Y(_193_)
  );
  AND _362_ (
    .A(_192_),
    .B(_193_),
    .Y(_135_)
  );
  NAND _363_ (
    .A(_121_),
    .B(_231_),
    .Y(_194_)
  );
  OR _364_ (
    .A(_226_),
    .B(_248_),
    .Y(_195_)
  );
  NAND _365_ (
    .A(_180_),
    .B(_195_),
    .Y(_196_)
  );
  NAND _366_ (
    .A(_194_),
    .B(_196_),
    .Y(_132_)
  );
  NAND _367_ (
    .A(_127_),
    .B(_190_),
    .Y(_197_)
  );
  AND _368_ (
    .A(_126_),
    .B(_231_),
    .Y(_198_)
  );
  OR _369_ (
    .A(_167_),
    .B(_198_),
    .Y(_199_)
  );
  AND _370_ (
    .A(_197_),
    .B(_199_),
    .Y(_134_)
  );
  OR _371_ (
    .A(_127_),
    .B(_115_),
    .Y(_200_)
  );
  NAND _372_ (
    .A(_128_),
    .B(_245_),
    .Y(_201_)
  );
  NAND _373_ (
    .A(_127_),
    .B(_201_),
    .Y(_202_)
  );
  AND _374_ (
    .A(_200_),
    .B(_202_),
    .Y(_137_)
  );
  NAND _375_ (
    .A(_111_),
    .B(_230_),
    .Y(_203_)
  );
  NAND _376_ (
    .A(_103_),
    .B(_231_),
    .Y(_204_)
  );
  NAND _377_ (
    .A(_203_),
    .B(_204_),
    .Y(_141_)
  );
  NAND _378_ (
    .A(_112_),
    .B(_230_),
    .Y(_205_)
  );
  NAND _379_ (
    .A(_104_),
    .B(_231_),
    .Y(_206_)
  );
  NAND _380_ (
    .A(_205_),
    .B(_206_),
    .Y(_140_)
  );
  NAND _381_ (
    .A(_114_),
    .B(_230_),
    .Y(_207_)
  );
  NAND _382_ (
    .A(_106_),
    .B(_231_),
    .Y(_208_)
  );
  NAND _383_ (
    .A(_207_),
    .B(_208_),
    .Y(_138_)
  );
  NAND _384_ (
    .A(_118_),
    .B(_191_),
    .Y(_209_)
  );
  NAND _385_ (
    .A(_122_),
    .B(_192_),
    .Y(_210_)
  );
  NAND _386_ (
    .A(_209_),
    .B(_210_),
    .Y(_149_)
  );
  NAND _387_ (
    .A(_119_),
    .B(_191_),
    .Y(_211_)
  );
  NAND _388_ (
    .A(_123_),
    .B(_192_),
    .Y(_212_)
  );
  NAND _389_ (
    .A(_211_),
    .B(_212_),
    .Y(_148_)
  );
  NAND _390_ (
    .A(_113_),
    .B(_230_),
    .Y(_213_)
  );
  NAND _391_ (
    .A(_105_),
    .B(_231_),
    .Y(_214_)
  );
  NAND _392_ (
    .A(_213_),
    .B(_214_),
    .Y(_139_)
  );
  NAND _393_ (
    .A(_120_),
    .B(_191_),
    .Y(_215_)
  );
  NAND _394_ (
    .A(_124_),
    .B(_192_),
    .Y(_216_)
  );
  NAND _395_ (
    .A(_215_),
    .B(_216_),
    .Y(_147_)
  );
  NAND _396_ (
    .A(_121_),
    .B(_191_),
    .Y(_217_)
  );
  NAND _397_ (
    .A(_125_),
    .B(_192_),
    .Y(_218_)
  );
  NAND _398_ (
    .A(_217_),
    .B(_218_),
    .Y(_146_)
  );
  NAND _399_ (
    .A(_228_),
    .B(_188_),
    .Y(_219_)
  );
  NAND _400_ (
    .A(_116_),
    .B(_202_),
    .Y(_220_)
  );
  NAND _401_ (
    .A(_219_),
    .B(_220_),
    .Y(_136_)
  );
  OR _402_ (
    .A(_224_),
    .B(_258_),
    .Y(_221_)
  );
  NAND _403_ (
    .A(_227_),
    .B(_221_),
    .Y(_222_)
  );
  AND _404_ (
    .A(_231_),
    .B(_222_),
    .Y(_133_)
  );
  assign _128_ = STATO_REG_1__SCAN_IN;
  assign _127_ = STATO_REG_0__SCAN_IN;
  assign _108_ = I_1_;
  assign _100_ = IN_R_REG_1__SCAN_IN;
  assign U214 = _144_;
  assign _109_ = I_2_;
  assign _101_ = IN_R_REG_2__SCAN_IN;
  assign U213 = _143_;
  assign _107_ = I_0_;
  assign _099_ = IN_R_REG_0__SCAN_IN;
  assign U215 = _145_;
  assign _110_ = I_3_;
  assign _102_ = IN_R_REG_3__SCAN_IN;
  assign U212 = _142_;
  assign _115_ = MAR_REG_0__SCAN_IN;
  assign _117_ = MAR_REG_2__SCAN_IN;
  assign _116_ = MAR_REG_1__SCAN_IN;
  assign _103_ = IN_R_REG_4__SCAN_IN;
  assign _105_ = IN_R_REG_6__SCAN_IN;
  assign _104_ = IN_R_REG_5__SCAN_IN;
  assign _106_ = IN_R_REG_7__SCAN_IN;
  assign _118_ = OUT_R_REG_0__SCAN_IN;
  assign U183 = _129_;
  assign _119_ = OUT_R_REG_1__SCAN_IN;
  assign U184 = _130_;
  assign _120_ = OUT_R_REG_2__SCAN_IN;
  assign U185 = _131_;
  assign _126_ = START;
  assign U189 = _135_;
  assign _121_ = OUT_R_REG_3__SCAN_IN;
  assign U186 = _132_;
  assign U188 = _134_;
  assign U207 = _137_;
  assign _111_ = I_4_;
  assign U211 = _141_;
  assign _112_ = I_5_;
  assign U210 = _140_;
  assign _114_ = I_7_;
  assign U208 = _138_;
  assign _122_ = O_REG_0__SCAN_IN;
  assign U219 = _149_;
  assign _123_ = O_REG_1__SCAN_IN;
  assign U218 = _148_;
  assign _113_ = I_6_;
  assign U209 = _139_;
  assign _124_ = O_REG_2__SCAN_IN;
  assign U217 = _147_;
  assign _125_ = O_REG_3__SCAN_IN;
  assign U216 = _146_;
  assign U206 = _136_;
  assign U187 = _133_;
endmodule
