Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 03:26:18 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.466        0.000                      0                 1033        0.103        0.000                      0                 1033        3.000        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.466        0.000                      0                  108        0.280        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              80.428        0.000                      0                  925        0.103        0.000                      0                  925       49.500        0.000                       0                   366  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.704ns (23.128%)  route 2.340ns (76.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.801     8.180    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    14.646    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.704ns (23.128%)  route 2.340ns (76.872%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.801     8.180    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434    14.838    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X40Y61         FDRE (Setup_fdre_C_R)       -0.429    14.646    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.193%)  route 2.206ns (75.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     8.046    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    14.648    aseg_driver/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.193%)  route 2.206ns (75.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     8.046    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    14.648    aseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.193%)  route 2.206ns (75.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     8.046    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    14.648    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.704ns (24.193%)  route 2.206ns (75.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.552     5.136    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  aseg_driver/ctr/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.826     6.418    aseg_driver/ctr/D_ctr_q_reg[12]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.124     6.542 f  aseg_driver/ctr/D_ctr_q[0]_i_3/O
                         net (fo=1, routed)           0.713     7.255    aseg_driver/ctr/D_ctr_q[0]_i_3_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     8.046    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    14.648    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.648    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.704ns (24.305%)  route 2.193ns (75.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.209    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.811     6.476    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.600 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.721     7.321    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.660     8.106    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.507    14.911    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.719    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.704ns (24.305%)  route 2.193ns (75.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.209    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.811     6.476    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.600 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.721     7.321    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.660     8.106    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.507    14.911    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X62Y59         FDRE (Setup_fdre_C_R)       -0.429    14.719    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.384%)  route 2.183ns (75.616%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.209    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.811     6.476    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.600 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.721     7.321    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.651     8.096    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.509    14.913    timerseg_driver/ctr/clk
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.721    timerseg_driver/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 0.704ns (24.384%)  route 2.183ns (75.616%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.625     5.209    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.811     6.476    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X63Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.600 r  timerseg_driver/ctr/D_ctr_q[0]_i_3__1/O
                         net (fo=1, routed)           0.721     7.321    timerseg_driver/ctr/D_ctr_q[0]_i_3__1_n_0
    SLICE_X63Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.445 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.651     8.096    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.509    14.913    timerseg_driver/ctr/clk
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X62Y55         FDRE (Setup_fdre_C_R)       -0.429    14.721    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                  6.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.809    timerseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.920 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.920    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.537    timerseg_driver/ctr/clk
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  timerseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.133     1.810    timerseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X62Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.921 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[2]
                         net (fo=1, routed)           0.000     1.921    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_5
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    timerseg_driver/ctr/clk
    SLICE_X62Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.105     1.642    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X44Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.780    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.891    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X44Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.021    bseg_driver/ctr/clk
    SLICE_X44Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.105     1.611    bseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.777    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.829     2.018    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.105     1.608    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.810    timerseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X62Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.921 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.921    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  aseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.134     1.778    aseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X40Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.889    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_5
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.019    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.105     1.609    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    bseg_driver/ctr/clk
    SLICE_X44Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.779    bseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.890    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X44Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    bseg_driver/ctr/clk
    SLICE_X44Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.105     1.610    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    bseg_driver/ctr/clk
    SLICE_X44Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.779    bseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.890    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X44Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    bseg_driver/ctr/clk
    SLICE_X44Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X44Y58         FDRE (Hold_fdre_C_D)         0.105     1.610    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    aseg_driver/ctr/clk
    SLICE_X40Y59         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.134     1.778    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X40Y59         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.019    aseg_driver/ctr/clk
    SLICE_X40Y59         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.105     1.609    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.254%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.809    timerseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X62Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.953 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.953    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X62Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y57   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y61   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y57   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y59   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y60   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       80.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.428ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.285ns  (logic 2.884ns (14.954%)  route 16.401ns (85.046%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.535    19.461    sm/M_alum_out[0]
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.585 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.611    20.196    sm/D_states_q[1]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I4_O)        0.124    20.320 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.587    20.907    sm/D_states_d__0[1]
    SLICE_X56Y64         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.438   101.438    sm/clk_out1
    SLICE_X56Y64         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.078   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X56Y64         FDSE (Setup_fdse_C_D)       -0.031   101.336    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.336    
                         arrival time                         -20.907    
  -------------------------------------------------------------------
                         slack                                 80.428    

Slack (MET) :             80.504ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.250ns  (logic 2.884ns (14.982%)  route 16.366ns (85.018%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 101.501 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 r  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 r  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 r  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 f  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.224    19.150    sm/M_alum_out[0]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.124    19.274 r  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           1.090    20.363    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I3_O)        0.124    20.487 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.385    20.872    sm/D_states_d__0[2]
    SLICE_X58Y66         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.501   101.501    sm/clk_out1
    SLICE_X58Y66         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.092   101.593    
                         clock uncertainty           -0.149   101.444    
    SLICE_X58Y66         FDSE (Setup_fdse_C_D)       -0.067   101.377    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.377    
                         arrival time                         -20.872    
  -------------------------------------------------------------------
                         slack                                 80.504    

Slack (MET) :             80.776ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.230ns  (logic 2.790ns (15.304%)  route 15.440ns (84.696%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.192    19.118    sm/M_alum_out[0]
    SLICE_X49Y69         LUT5 (Prop_lut5_I1_O)        0.154    19.272 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.581    19.852    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   100.628    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.628    
                         arrival time                         -19.852    
  -------------------------------------------------------------------
                         slack                                 80.776    

Slack (MET) :             80.880ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.832ns  (logic 2.884ns (15.315%)  route 15.948ns (84.685%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.311    19.237    sm/M_alum_out[0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.361 r  sm/D_states_q[0]_i_3/O
                         net (fo=1, routed)           0.590    19.951    sm/D_states_q[0]_i_3_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I1_O)        0.124    20.075 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379    20.454    sm/D_states_d__0[0]
    SLICE_X56Y66         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.436   101.436    sm/clk_out1
    SLICE_X56Y66         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.078   101.514    
                         clock uncertainty           -0.149   101.365    
    SLICE_X56Y66         FDSE (Setup_fdse_C_D)       -0.031   101.334    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.334    
                         arrival time                         -20.454    
  -------------------------------------------------------------------
                         slack                                 80.880    

Slack (MET) :             80.935ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.776ns  (logic 2.884ns (15.360%)  route 15.892ns (84.640%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 101.436 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 r  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 r  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 r  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 f  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.238    19.164    sm/M_alum_out[0]
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.124    19.288 r  sm/D_states_q[3]_i_6/O
                         net (fo=1, routed)           0.423    19.711    sm/D_states_q[3]_i_6_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I4_O)        0.124    19.835 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.563    20.398    sm/D_states_d__0[3]
    SLICE_X54Y65         FDRE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.436   101.436    sm/clk_out1
    SLICE_X54Y65         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.078   101.514    
                         clock uncertainty           -0.149   101.365    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)       -0.031   101.334    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        101.334    
                         arrival time                         -20.398    
  -------------------------------------------------------------------
                         slack                                 80.935    

Slack (MET) :             80.997ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.212ns  (logic 2.760ns (15.155%)  route 15.452ns (84.845%))
  Logic Levels:           13  (LUT2=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           1.192    19.118    sm/M_alum_out[0]
    SLICE_X49Y69         LUT5 (Prop_lut5_I1_O)        0.124    19.242 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.593    19.834    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram1/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.831    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -19.834    
  -------------------------------------------------------------------
                         slack                                 80.997    

Slack (MET) :             81.047ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.959ns  (logic 3.028ns (16.861%)  route 14.931ns (83.139%))
  Logic Levels:           13  (LUT2=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.643    13.664    sm/ram_reg_i_308_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.326    13.990 f  sm/ram_reg_i_296/O
                         net (fo=1, routed)           0.403    14.393    sm/ram_reg_i_296_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.517 r  sm/ram_reg_i_192/O
                         net (fo=3, routed)           0.601    15.118    sm/ram_reg_i_198_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.150    15.268 r  sm/ram_reg_i_175/O
                         net (fo=3, routed)           0.828    16.096    sm/ram_reg_i_175_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.360    16.456 r  sm/ram_reg_i_152/O
                         net (fo=2, routed)           0.296    16.752    sm/ram_reg_i_152_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.326    17.078 f  sm/ram_reg_i_55/O
                         net (fo=2, routed)           0.451    17.529    sm/ram_reg_i_55_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.961    18.614    display/M_alum_out[9]
    SLICE_X47Y70         LUT5 (Prop_lut5_I1_O)        0.154    18.768 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.813    19.581    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram2/clk_out1
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769   100.628    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.628    
                         arrival time                         -19.581    
  -------------------------------------------------------------------
                         slack                                 81.047    

Slack (MET) :             81.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.418ns  (logic 2.760ns (14.985%)  route 15.658ns (85.015%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 101.438 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.825    18.751    sm/M_alum_out[0]
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.875 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.165    20.040    L_reg/D[0]
    SLICE_X48Y61         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.438   101.438    L_reg/clk_out1
    SLICE_X48Y61         FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.078   101.516    
                         clock uncertainty           -0.149   101.367    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)       -0.067   101.300    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        101.300    
                         arrival time                         -20.040    
  -------------------------------------------------------------------
                         slack                                 81.259    

Slack (MET) :             81.282ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.927ns  (logic 2.998ns (16.723%)  route 14.929ns (83.277%))
  Logic Levels:           13  (LUT2=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 101.468 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.643    13.664    sm/ram_reg_i_308_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.326    13.990 f  sm/ram_reg_i_296/O
                         net (fo=1, routed)           0.403    14.393    sm/ram_reg_i_296_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I1_O)        0.124    14.517 r  sm/ram_reg_i_192/O
                         net (fo=3, routed)           0.601    15.118    sm/ram_reg_i_198_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I0_O)        0.150    15.268 r  sm/ram_reg_i_175/O
                         net (fo=3, routed)           0.828    16.096    sm/ram_reg_i_175_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.360    16.456 r  sm/ram_reg_i_152/O
                         net (fo=2, routed)           0.296    16.752    sm/ram_reg_i_152_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.326    17.078 f  sm/ram_reg_i_55/O
                         net (fo=2, routed)           0.451    17.529    sm/ram_reg_i_55_n_0
    SLICE_X46Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.653 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.961    18.614    display/M_alum_out[9]
    SLICE_X47Y70         LUT5 (Prop_lut5_I1_O)        0.124    18.738 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.811    19.549    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.468   101.468    brams/bram1/clk_out1
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.546    
                         clock uncertainty           -0.149   101.397    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.831    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.831    
                         arrival time                         -19.549    
  -------------------------------------------------------------------
                         slack                                 81.282    

Slack (MET) :             81.401ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.277ns  (logic 2.760ns (15.101%)  route 15.517ns (84.899%))
  Logic Levels:           13  (LUT2=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 101.439 - 100.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.622     1.622    sm/clk_out1
    SLICE_X58Y61         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  sm/D_states_q_reg[4]/Q
                         net (fo=168, routed)         2.911     4.989    sm/D_states_q[4]
    SLICE_X48Y68         LUT2 (Prop_lut2_I0_O)        0.152     5.141 f  sm/D_states_q[6]_i_17/O
                         net (fo=21, routed)          1.773     6.914    sm/D_states_q[6]_i_17_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I2_O)        0.332     7.246 r  sm/ram_reg_i_274/O
                         net (fo=1, routed)           0.972     8.218    sm/ram_reg_i_274_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.342 r  sm/ram_reg_i_163/O
                         net (fo=1, routed)           0.426     8.768    sm/ram_reg_i_163_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.892 r  sm/ram_reg_i_59/O
                         net (fo=13, routed)          1.780    10.672    sm/M_sm_ra1[2]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.124    10.796 r  sm/ram_reg_i_43/O
                         net (fo=20, routed)          2.072    12.868    sm/D_registers_q_reg[7][4][0]
    SLICE_X45Y69         LUT5 (Prop_lut5_I3_O)        0.152    13.020 r  sm/ram_reg_i_308/O
                         net (fo=5, routed)           0.619    13.640    sm/ram_reg_i_308_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I0_O)        0.326    13.966 r  sm/ram_reg_i_217/O
                         net (fo=3, routed)           0.174    14.139    sm/ram_reg_i_217_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.124    14.263 r  sm/ram_reg_i_199/O
                         net (fo=5, routed)           0.844    15.107    sm/ram_reg_i_199_n_0
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.146    15.253 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.876    16.129    sm/ram_reg_i_88_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I1_O)        0.328    16.457 f  sm/ram_reg_i_242/O
                         net (fo=1, routed)           0.572    17.029    sm/ram_reg_i_242_n_0
    SLICE_X43Y67         LUT6 (Prop_lut6_I2_O)        0.124    17.153 f  sm/ram_reg_i_126/O
                         net (fo=1, routed)           0.649    17.802    sm/ram_reg_i_126_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I3_O)        0.124    17.926 r  sm/ram_reg_i_42/O
                         net (fo=8, routed)           0.825    18.751    sm/M_alum_out[0]
    SLICE_X49Y66         LUT6 (Prop_lut6_I4_O)        0.124    18.875 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.024    19.899    L_reg/D[0]
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.439   101.439    L_reg/clk_out1
    SLICE_X48Y60         FDRE                                         r  L_reg/D_registers_q_reg[0][0]/C
                         clock pessimism              0.078   101.517    
                         clock uncertainty           -0.149   101.368    
    SLICE_X48Y60         FDRE (Setup_fdre_C_D)       -0.067   101.301    L_reg/D_registers_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                        101.301    
                         arrival time                         -19.899    
  -------------------------------------------------------------------
                         slack                                 81.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.071 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.071    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.082 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.082    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_5
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.790    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.075     0.668    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.594     0.594    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     0.735 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.800    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.075     0.669    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.107 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.107    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_6
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[5]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.107 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.107    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_4
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.056 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.056    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.110 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.110    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X61Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     0.856    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.016 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.017    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.056 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.056    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.121 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.121    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X61Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[10]/C
                         clock pessimism              0.000     0.863    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     0.968    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.060     0.643    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/D_mem_q_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.556     0.556    sr2/clk_out1
    SLICE_X51Y69         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.112     0.808    sr2/D_waddr_q[1]
    SLICE_X50Y69         LUT5 (Prop_lut5_I3_O)        0.045     0.853 r  sr2/D_mem_q[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    sr2/D_mem_q[0][0]_i_1__0_n_0
    SLICE_X50Y69         FDRE                                         r  sr2/D_mem_q_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.824     0.824    sr2/clk_out1
    SLICE_X50Y69         FDRE                                         r  sr2/D_mem_q_reg[0][0]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X50Y69         FDRE (Hold_fdre_C_D)         0.121     0.690    sr2/D_mem_q_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y28     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y29     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y60     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y61     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y60     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y60     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y59     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y60     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y60     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.643%)  route 3.742ns (85.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.801     5.993    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.838    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 0.642ns (14.643%)  route 3.742ns (85.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.801     5.993    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.434     4.838    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 0.642ns (15.105%)  route 3.608ns (84.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     5.859    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 0.642ns (15.105%)  route 3.608ns (84.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     5.859    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 0.642ns (15.105%)  route 3.608ns (84.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     5.859    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 0.642ns (15.105%)  route 3.608ns (84.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.667     5.859    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    aseg_driver/ctr/clk
    SLICE_X40Y57         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.642ns (15.195%)  route 3.583ns (84.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.642     5.834    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.839    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.642ns (15.195%)  route 3.583ns (84.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.642     5.834    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.839    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.642ns (15.195%)  route 3.583ns (84.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.642     5.834    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.839    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.642ns (15.195%)  route 3.583ns (84.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.609     1.609    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.518     2.127 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.941     5.068    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.192 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.642     5.834    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.435     4.839    aseg_driver/ctr/clk
    SLICE_X40Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.209ns (14.754%)  route 1.208ns (85.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.155     1.999    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    timerseg_driver/ctr/clk
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.209ns (14.754%)  route 1.208ns (85.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.155     1.999    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    timerseg_driver/ctr/clk
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.209ns (14.754%)  route 1.208ns (85.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.155     1.999    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    timerseg_driver/ctr/clk
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.417ns  (logic 0.209ns (14.754%)  route 1.208ns (85.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.155     1.999    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.863     2.053    timerseg_driver/ctr/clk
    SLICE_X62Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.209ns (14.218%)  route 1.261ns (85.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.208     2.053    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.209ns (14.218%)  route 1.261ns (85.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.208     2.053    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.209ns (14.218%)  route 1.261ns (85.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.208     2.053    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.209ns (14.218%)  route 1.261ns (85.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.208     2.053    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.209ns (14.154%)  route 1.268ns (85.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.215     2.059    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.209ns (14.154%)  route 1.268ns (85.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         1.053     1.799    timerseg_driver/ctr/Q[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.215     2.059    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.862     2.052    timerseg_driver/ctr/clk
    SLICE_X62Y58         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.232ns  (logic 4.823ns (36.448%)  route 8.409ns (63.552%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.832    10.833    L_reg/aseg[0]
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.152    10.985 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.663    14.648    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.719    18.367 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.367    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.117ns  (logic 4.838ns (36.883%)  route 8.279ns (63.117%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.021    11.023    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I0_O)        0.154    11.177 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.343    14.520    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.732    18.252 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    18.252    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.685ns  (logic 4.836ns (38.125%)  route 7.849ns (61.875%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.831    10.832    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I0_O)        0.152    10.984 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.103    14.088    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    17.820 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.820    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 4.570ns (36.251%)  route 8.037ns (63.749%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.021    11.023    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I0_O)        0.124    11.147 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.101    14.248    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    17.742 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.742    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.583ns (36.583%)  route 7.944ns (63.417%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.831    10.832    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X33Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.956 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.199    14.155    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    17.662 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.662    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.503ns  (logic 4.850ns (38.788%)  route 7.653ns (61.212%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X44Y59         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.221     6.814    L_reg/M_ctr_value_0[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.152     6.966 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.298     7.264    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.326     7.590 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.989     8.579    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.703 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.936     9.640    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.764 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.984    10.748    L_reg/bseg[0]
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.124    10.872 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.224    14.096    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    17.640 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.640    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.494ns  (logic 4.598ns (36.803%)  route 7.896ns (63.197%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.551     5.135    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.678     7.269    L_reg/M_ctr_value[1]
    SLICE_X28Y62         LUT5 (Prop_lut5_I3_O)        0.124     7.393 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.872     8.265    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I5_O)        0.124     8.389 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.792     9.181    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.305 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.573     9.878    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.832    10.833    L_reg/aseg[0]
    SLICE_X33Y59         LUT4 (Prop_lut4_I1_O)        0.124    10.957 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.149    14.107    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    17.629 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.629    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.490ns  (logic 5.094ns (40.789%)  route 7.395ns (59.211%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X44Y59         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.221     6.814    L_reg/M_ctr_value_0[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.152     6.966 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.298     7.264    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.326     7.590 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.989     8.579    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.703 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.936     9.640    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.764 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.976    10.740    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.152    10.892 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.974    13.866    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    17.627 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.627    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.431ns  (logic 5.064ns (40.738%)  route 7.367ns (59.262%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X44Y59         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.221     6.814    L_reg/M_ctr_value_0[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.152     6.966 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.298     7.264    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.326     7.590 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.989     8.579    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.703 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.936     9.640    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.764 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.984    10.748    L_reg/bseg[0]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.146    10.894 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.938    13.832    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    17.568 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.568    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.419ns  (logic 4.850ns (39.055%)  route 7.569ns (60.945%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X44Y59         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.221     6.814    L_reg/M_ctr_value_0[1]
    SLICE_X43Y58         LUT5 (Prop_lut5_I3_O)        0.152     6.966 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.298     7.264    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.326     7.590 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.989     8.579    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124     8.703 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.936     9.640    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     9.764 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.879    10.642    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.766 r  bseg_driver/ctr/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.246    14.012    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    17.556 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.556    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.434ns (61.687%)  route 0.890ns (38.313%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.333     2.010    timerseg_driver/ctr/S[1]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.055 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.612    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.860 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.860    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.491ns (62.979%)  route 0.877ns (37.021%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.336     2.013    timerseg_driver/ctr/S[1]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.044     2.057 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.597    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.306     3.903 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.903    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.502ns (61.000%)  route 0.961ns (39.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.333     2.010    timerseg_driver/ctr/S[1]
    SLICE_X65Y60         LUT2 (Prop_lut2_I0_O)        0.043     2.053 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.628     2.680    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.318     3.999 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.999    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.415ns (57.189%)  route 1.060ns (42.811%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.336     2.013    timerseg_driver/ctr/S[1]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.045     2.058 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.781    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.011 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.011    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.520ns (60.754%)  route 0.982ns (39.246%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.176     1.853    L_reg/M_ctr_value_2[0]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.393     2.291    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.049     2.340 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.753    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.285     4.037 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.037    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.518ns (59.303%)  route 1.042ns (40.697%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.176     1.853    L_reg/M_ctr_value_2[0]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.445     2.343    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.046     2.389 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.809    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.286     4.095 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.095    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.393ns (51.844%)  route 1.294ns (48.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.390     2.034    aseg_driver/ctr/S[0]
    SLICE_X41Y51         LUT2 (Prop_lut2_I0_O)        0.045     2.079 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.903     2.982    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.189 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.189    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.479ns (55.122%)  route 1.204ns (44.878%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.305     1.982    L_reg/M_ctr_value_2[0]
    SLICE_X65Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.027 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.175     2.202    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.045     2.247 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.724     2.971    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.248     4.218 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.218    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.470ns (53.667%)  route 1.269ns (46.333%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.559     1.503    aseg_driver/ctr/clk
    SLICE_X40Y61         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.403     2.047    aseg_driver/ctr/S[0]
    SLICE_X38Y51         LUT2 (Prop_lut2_I1_O)        0.048     2.095 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.866     2.961    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.281     4.242 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.242    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.505ns (55.505%)  route 1.207ns (44.495%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X62Y59         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.176     1.853    L_reg/M_ctr_value_2[0]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.445     2.343    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.388 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.973    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.248 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.248    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.137ns  (logic 11.492ns (31.802%)  route 24.645ns (68.198%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.821    30.778    bseg_driver/ctr/bseg[4]
    SLICE_X46Y59         LUT4 (Prop_lut4_I2_O)        0.124    30.902 r  bseg_driver/ctr/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.246    34.148    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    37.692 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.692    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.096ns  (logic 11.718ns (32.463%)  route 24.378ns (67.537%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.821    30.778    bseg_driver/ctr/bseg[4]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.153    30.931 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.979    33.910    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    37.651 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.651    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.015ns  (logic 11.782ns (32.714%)  route 24.233ns (67.286%))
  Logic Levels:           35  (CARRY4=8 LUT2=4 LUT3=2 LUT4=7 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.550     1.550    L_reg/clk_out1
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.662     3.668    L_reg/M_aseg_driver_value[7]
    SLICE_X37Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.792 r  L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.821     4.613    L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.152     4.765 r  L_reg/L_4e50283e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.650     5.415    L_reg/L_4e50283e_remainder0__0_carry_i_18_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.326     5.741 r  L_reg/L_4e50283e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.660     6.401    L_reg/L_4e50283e_remainder0__0_carry_i_12_n_0
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  L_reg/L_4e50283e_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.820     7.345    L_reg/L_4e50283e_remainder0__0_carry_i_14_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  L_reg/L_4e50283e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.967     8.435    L_reg/L_4e50283e_remainder0__0_carry_i_10_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  L_reg/L_4e50283e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.559    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.109 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.557 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.824    10.381    L_reg/L_4e50283e_remainder0[9]
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.303    10.684 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.128    11.812    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I0_O)        0.146    11.958 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.818    12.776    L_reg/i__carry_i_23__0_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I4_O)        0.328    13.104 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.840    13.944    L_reg/i__carry_i_13__0_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.068 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.950    15.018    L_reg/i__carry_i_33_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.150    15.168 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    15.336    L_reg/i__carry_i_16__0_n_0
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.332    15.668 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.839    16.507    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X34Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.631 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.631    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.144 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.144    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.467 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.829    18.296    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.306    18.602 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.809    19.411    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.535 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.311    19.846    L_reg/i__carry_i_17_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.970 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.011    20.981    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y62         LUT2 (Prop_lut2_I0_O)        0.146    21.127 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.467    21.594    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.328    21.922 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.982    22.904    L_reg/i__carry_i_9_n_0
    SLICE_X30Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.028 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514    23.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X31Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.927 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.927    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.041    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.354 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    25.012    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y63         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.988    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124    26.112 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.161    26.273    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.124    26.397 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           1.009    27.406    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.150    27.556 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.514    28.070    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.348    28.418 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.665    29.083    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.824    30.031    L_reg/D_ctr_q_reg[16]
    SLICE_X33Y59         LUT3 (Prop_lut3_I0_O)        0.152    30.183 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.663    33.846    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.719    37.565 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.565    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.870ns  (logic 11.492ns (32.036%)  route 24.379ns (67.964%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT3=1 LUT4=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.577    30.533    L_reg/D_ctr_q_reg[16]_1
    SLICE_X46Y59         LUT3 (Prop_lut3_I0_O)        0.124    30.657 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.224    33.882    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    37.425 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.425    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.841ns  (logic 11.701ns (32.648%)  route 24.140ns (67.352%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.588    30.544    bseg_driver/ctr/bseg[4]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.117    30.661 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.974    33.636    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    37.396 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.396    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.769ns  (logic 11.676ns (32.644%)  route 24.093ns (67.356%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.577    30.533    L_reg/D_ctr_q_reg[16]_1
    SLICE_X46Y59         LUT4 (Prop_lut4_I3_O)        0.116    30.649 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.938    33.588    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    37.324 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.324    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.709ns  (logic 11.486ns (32.167%)  route 24.222ns (67.833%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.835    30.792    bseg_driver/ctr/bseg[4]
    SLICE_X46Y59         LUT4 (Prop_lut4_I2_O)        0.124    30.916 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.809    33.725    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    37.264 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.264    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.707ns  (logic 11.493ns (32.187%)  route 24.214ns (67.813%))
  Logic Levels:           34  (CARRY4=8 LUT2=4 LUT4=8 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X50Y62         FDRE                                         r  L_reg/D_registers_q_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[3][5]/Q
                         net (fo=15, routed)          1.702     3.775    L_reg/M_bseg_driver_value[5]
    SLICE_X46Y62         LUT5 (Prop_lut5_I0_O)        0.146     3.921 r  L_reg/L_4e50283e_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     4.723    L_reg/L_4e50283e_remainder0__0_carry_i_18__0_n_0
    SLICE_X45Y62         LUT4 (Prop_lut4_I3_O)        0.356     5.079 r  L_reg/L_4e50283e_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.856     5.934    L_reg/L_4e50283e_remainder0__0_carry_i_12__0_n_0
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.326     6.260 r  L_reg/L_4e50283e_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.812     7.072    L_reg/L_4e50283e_remainder0__0_carry_i_14__0_n_0
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.196 r  L_reg/L_4e50283e_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.993     8.189    L_reg/L_4e50283e_remainder0__0_carry_i_10__0_n_0
    SLICE_X44Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.313 r  L_reg/L_4e50283e_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.313    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.863 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.863    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.977 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.977    bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.311 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           1.033    10.344    L_reg/L_4e50283e_remainder0_1[9]
    SLICE_X41Y64         LUT5 (Prop_lut5_I0_O)        0.303    10.647 f  L_reg/i__carry_i_20__2/O
                         net (fo=7, routed)           1.042    11.689    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.146    11.835 r  L_reg/i__carry_i_23__2/O
                         net (fo=3, routed)           0.801    12.637    L_reg/i__carry_i_23__2_n_0
    SLICE_X41Y63         LUT6 (Prop_lut6_I0_O)        0.328    12.965 r  L_reg/i__carry_i_12__0/O
                         net (fo=6, routed)           1.276    14.241    L_reg/i__carry_i_12__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.124    14.365 f  L_reg/i__carry_i_33__0/O
                         net (fo=2, routed)           0.623    14.988    L_reg/i__carry_i_33__0_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    15.112 f  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.679    15.791    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.124    15.915 r  L_reg/i__carry__0_i_4__2/O
                         net (fo=2, routed)           0.866    16.781    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X40Y63         LUT5 (Prop_lut5_I0_O)        0.124    16.905 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    16.905    bseg_driver/decimal_renderer/i__carry__0_i_9__0_0[0]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.437 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.437    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.771 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.984    18.755    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.303    19.058 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.727    19.784    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    19.908 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.889    20.797    L_reg/i__carry_i_17__1_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.124    20.921 r  L_reg/i__carry__0_i_10__1/O
                         net (fo=5, routed)           0.426    21.346    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.116    21.462 f  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.603    22.065    L_reg/i__carry_i_17__1_n_0
    SLICE_X42Y59         LUT5 (Prop_lut5_I1_O)        0.328    22.393 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.632    23.025    L_reg/i__carry_i_9__1_n_0
    SLICE_X43Y59         LUT2 (Prop_lut2_I1_O)        0.124    23.149 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.526    23.676    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.061 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.061    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.175 r  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.175    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.488 f  bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.945    25.433    bseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y61         LUT4 (Prop_lut4_I0_O)        0.306    25.739 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    26.021    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I4_O)        0.124    26.145 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.799    26.944    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I3_O)        0.124    27.068 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.828    27.896    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.152    28.048 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.656    28.704    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.332    29.036 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.797    29.833    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I5_O)        0.124    29.957 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.588    30.544    bseg_driver/ctr/bseg[4]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.124    30.668 r  bseg_driver/ctr/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.048    33.717    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    37.262 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.262    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.470ns  (logic 11.795ns (33.253%)  route 23.675ns (66.747%))
  Logic Levels:           35  (CARRY4=8 LUT2=4 LUT3=1 LUT4=8 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.550     1.550    L_reg/clk_out1
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.662     3.668    L_reg/M_aseg_driver_value[7]
    SLICE_X37Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.792 r  L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.821     4.613    L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.152     4.765 r  L_reg/L_4e50283e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.650     5.415    L_reg/L_4e50283e_remainder0__0_carry_i_18_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.326     5.741 r  L_reg/L_4e50283e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.660     6.401    L_reg/L_4e50283e_remainder0__0_carry_i_12_n_0
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  L_reg/L_4e50283e_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.820     7.345    L_reg/L_4e50283e_remainder0__0_carry_i_14_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  L_reg/L_4e50283e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.967     8.435    L_reg/L_4e50283e_remainder0__0_carry_i_10_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  L_reg/L_4e50283e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.559    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.109 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.557 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.824    10.381    L_reg/L_4e50283e_remainder0[9]
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.303    10.684 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.128    11.812    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I0_O)        0.146    11.958 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.818    12.776    L_reg/i__carry_i_23__0_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I4_O)        0.328    13.104 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.840    13.944    L_reg/i__carry_i_13__0_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.068 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.950    15.018    L_reg/i__carry_i_33_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.150    15.168 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    15.336    L_reg/i__carry_i_16__0_n_0
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.332    15.668 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.839    16.507    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X34Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.631 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.631    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.144 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.144    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.467 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.829    18.296    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.306    18.602 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.809    19.411    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.535 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.311    19.846    L_reg/i__carry_i_17_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.970 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.011    20.981    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y62         LUT2 (Prop_lut2_I0_O)        0.146    21.127 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.467    21.594    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.328    21.922 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.982    22.904    L_reg/i__carry_i_9_n_0
    SLICE_X30Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.028 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514    23.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X31Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.927 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.927    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.041    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.354 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    25.012    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y63         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.988    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124    26.112 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.161    26.273    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.124    26.397 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           1.009    27.406    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.150    27.556 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.514    28.070    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.348    28.418 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.665    29.083    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.826    30.033    aseg_driver/ctr/aseg[4]
    SLICE_X33Y59         LUT4 (Prop_lut4_I1_O)        0.152    30.185 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.103    33.288    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    37.020 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.020    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.312ns  (logic 11.542ns (32.684%)  route 23.771ns (67.316%))
  Logic Levels:           35  (CARRY4=8 LUT2=4 LUT3=1 LUT4=8 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.550     1.550    L_reg/clk_out1
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     2.006 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=10, routed)          1.662     3.668    L_reg/M_aseg_driver_value[7]
    SLICE_X37Y62         LUT3 (Prop_lut3_I2_O)        0.124     3.792 r  L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           0.821     4.613    L_reg/L_4e50283e_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.152     4.765 r  L_reg/L_4e50283e_remainder0__0_carry_i_18/O
                         net (fo=1, routed)           0.650     5.415    L_reg/L_4e50283e_remainder0__0_carry_i_18_n_0
    SLICE_X36Y63         LUT4 (Prop_lut4_I3_O)        0.326     5.741 r  L_reg/L_4e50283e_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.660     6.401    L_reg/L_4e50283e_remainder0__0_carry_i_12_n_0
    SLICE_X36Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.525 r  L_reg/L_4e50283e_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.820     7.345    L_reg/L_4e50283e_remainder0__0_carry_i_14_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.469 r  L_reg/L_4e50283e_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.967     8.435    L_reg/L_4e50283e_remainder0__0_carry_i_10_n_0
    SLICE_X35Y61         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  L_reg/L_4e50283e_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.559    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X35Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.109 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.109    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.223    aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__0_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.557 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.824    10.381    L_reg/L_4e50283e_remainder0[9]
    SLICE_X34Y63         LUT5 (Prop_lut5_I0_O)        0.303    10.684 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           1.128    11.812    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I0_O)        0.146    11.958 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.818    12.776    L_reg/i__carry_i_23__0_n_0
    SLICE_X32Y59         LUT5 (Prop_lut5_I4_O)        0.328    13.104 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.840    13.944    L_reg/i__carry_i_13__0_n_0
    SLICE_X32Y60         LUT6 (Prop_lut6_I2_O)        0.124    14.068 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.950    15.018    L_reg/i__carry_i_33_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.150    15.168 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.168    15.336    L_reg/i__carry_i_16__0_n_0
    SLICE_X33Y61         LUT4 (Prop_lut4_I3_O)        0.332    15.668 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.839    16.507    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X34Y61         LUT5 (Prop_lut5_I0_O)        0.124    16.631 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.631    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.144 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.144    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.467 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.829    18.296    L_reg/L_4e50283e_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y62         LUT5 (Prop_lut5_I4_O)        0.306    18.602 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.809    19.411    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X32Y62         LUT5 (Prop_lut5_I4_O)        0.124    19.535 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.311    19.846    L_reg/i__carry_i_17_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    19.970 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           1.011    20.981    L_reg/i__carry__0_i_10_n_0
    SLICE_X30Y62         LUT2 (Prop_lut2_I0_O)        0.146    21.127 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.467    21.594    L_reg/i__carry_i_17_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I1_O)        0.328    21.922 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.982    22.904    L_reg/i__carry_i_9_n_0
    SLICE_X30Y60         LUT2 (Prop_lut2_I1_O)        0.124    23.028 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.514    23.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X31Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.927 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.927    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.041 r  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.041    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.354 f  aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    25.012    aseg_driver/decimal_renderer/L_4e50283e_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X30Y63         LUT4 (Prop_lut4_I0_O)        0.306    25.318 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.988    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y63         LUT5 (Prop_lut5_I4_O)        0.124    26.112 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.161    26.273    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X30Y63         LUT4 (Prop_lut4_I3_O)        0.124    26.397 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           1.009    27.406    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.150    27.556 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.514    28.070    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.348    28.418 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.665    29.083    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124    29.207 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.826    30.033    aseg_driver/ctr/aseg[4]
    SLICE_X33Y59         LUT4 (Prop_lut4_I1_O)        0.124    30.157 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.199    33.356    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.862 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.862    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.363ns (80.128%)  route 0.338ns (19.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.338     1.071    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.293 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.293    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.405ns (80.271%)  route 0.345ns (19.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    slowclk
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     0.720 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.345     1.065    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     2.342 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.342    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.409ns (78.858%)  route 0.378ns (21.142%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.378     1.096    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.377 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.377    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.674%)  route 0.439ns (24.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     1.171    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.397 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.397    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.373ns (67.844%)  route 0.651ns (32.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.558     0.558    display/clk_out1
    SLICE_X48Y67         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.651     1.349    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.581 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.581    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1140691239[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.483ns (74.094%)  route 0.519ns (25.906%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     0.881    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.978    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.023 r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.343     1.365    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.595 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.595    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.066ns  (logic 1.383ns (66.938%)  route 0.683ns (33.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    display/clk_out1
    SLICE_X48Y68         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.683     1.381    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     2.623 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.623    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.396ns (68.183%)  route 0.652ns (31.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDPE (Prop_fdpe_C_Q)         0.164     0.747 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.652     1.398    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.630 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.630    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.369ns (65.792%)  route 0.712ns (34.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    display/clk_out1
    SLICE_X48Y68         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.712     1.409    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.637 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.637    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.421ns (68.664%)  route 0.648ns (31.336%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.595     0.595    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/clk_out1
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.162     0.898    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X60Y50         LUT4 (Prop_lut4_I1_O)        0.045     0.943 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.486     1.429    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.663 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.663    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.628ns (42.357%)  route 2.215ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.444     2.948    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.072 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.771     3.843    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    reset_cond/clk_out1
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.628ns (42.357%)  route 2.215ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.444     2.948    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.072 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.771     3.843    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.628ns (42.357%)  route 2.215ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.444     2.948    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.072 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.771     3.843    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.628ns (42.357%)  route 2.215ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.444     2.948    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.072 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.771     3.843    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.843ns  (logic 1.628ns (42.357%)  route 2.215ns (57.643%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.444     2.948    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.072 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.771     3.843    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.685ns  (logic 1.615ns (43.830%)  route 2.070ns (56.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.070     3.561    forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.685 r  forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.685    forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.611ns (44.358%)  route 2.021ns (55.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.021     3.507    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.631 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.631    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.510     1.510    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.538ns  (logic 1.625ns (45.924%)  route 1.913ns (54.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.913     3.414    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.538 r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.538    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.459ns  (logic 1.619ns (46.789%)  route 1.841ns (53.211%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.841     3.335    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.459 r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.459    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 1.617ns (47.423%)  route 1.793ns (52.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.793     3.287    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.411 r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.411    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.495     1.495    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.307ns (33.615%)  route 0.606ns (66.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.606     0.868    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.913 r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.913    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.863     0.863    forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1140691239[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.311ns (33.143%)  route 0.628ns (66.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.628     0.894    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.939 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.939    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y74         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.306ns (31.099%)  route 0.678ns (68.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.678     0.939    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.984 r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     0.984    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.307ns (30.040%)  route 0.716ns (69.960%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.716     0.978    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.023 r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.023    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y77         FDRE                                         r  forLoop_idx_0_1481922804[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.313ns (29.111%)  route 0.763ns (70.889%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.763     1.032    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.077 r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.077    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y74         FDRE                                         r  forLoop_idx_0_1481922804[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.300ns (27.507%)  route 0.790ns (72.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.790     1.044    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.089 r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.089    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.864     0.864    forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y51         FDRE                                         r  forLoop_idx_0_1140691239[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.316ns (27.958%)  route 0.815ns (72.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.515     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.300     1.132    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    reset_cond/clk_out1
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.316ns (27.958%)  route 0.815ns (72.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.515     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.300     1.132    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.316ns (27.958%)  route 0.815ns (72.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.515     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.300     1.132    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.316ns (27.958%)  route 0.815ns (72.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.515     0.787    reset_cond/butt_reset_IBUF
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.832 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.300     1.132    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.850     0.850    reset_cond/clk_out1
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





