Aikawa, H., Morifuji, E., Sanuki, T., Sawada, T., Kyoh, S., Sakata, A., Ohta, M., Yoshimura, H., Nakayama, T., Iwai, M., and Matsuoka, F.2008. Variability aware modeling and characterization in standard cell in 45 nm CMOS with stress enhancement technique. InProceedings of the IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 90--91.
Uthman Alsaiari , Resve Saleh, Power, Delay and Yield Analysis of BIST/BISR PLAs Using Column Redundancy, Proceedings of the 8th International Symposium on Quality Electronic Design, p.703-710, March 26-28, 2007[doi>10.1109/ISQED.2007.122]
Uthman Alsaiari , Resve Saleh, Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits, Proceedings of the 9th international symposium on Quality Electronic Design, p.798-803, March 17-19, 2008
James Beausang , Chris Ellingham , Markus Robinson, Integrating Scan into Hierarchical Synthesis Methodologies, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.751-756, October 20-25, 1996
Chia-Ming Chang , Shih-Hsu Huang , Yuan-Kai Ho , Jia-Zong Lin , Hsin-Po Wang , Yu-Sheng Lu, Type-matching clock tree for zero skew clock gating, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391653]
Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]
Puneet Gupta , Andrew B. Kahng , Stefanus Mantik, Routing-aware scan chain ordering, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119961]
Ilyoung Kim , Yervant Zorian , Goh Komoriya , Hai Pham , Frank P. Higgins , Jim L. Lewandowski, Built in self repair for embedded high density SRAM, Proceedings of the 1998 IEEE International Test Conference, p.1112-1119, October 18-22, 1998
Konoura, H., Mitsuyama, Y., Hashimoto, M., and Onoye, T.2010. Comparative study on delay degrading estimation due to NBTI with circuit/instance/transistor-level stress probability consideration. InProceedings of the International Symposium on Quality Electronic Design. 646--651.
R. Kothe , H. T. Vierhaus , T. Coym , W. Vermeiren , B. Straube, Embedded Self Repair by Transistor and Gate Level Reconfiguration, Proceedings of the 2006 IEEE Design and Diagnostics of Electronic Circuits and systems, p.208-213, April 18-21, 2006[doi>10.1109/DDECS.2006.1649613]
Nakura, T., Nose, K., and Mizuno, M.2007. Fine-grain redundant logic using detect-prediction flip-flops. InProceedings of the IEEE International Conference on Solid-State Circuits, Digest of Technical Papers. 402--403.
Ohba, A., Ohbayashi, S., Shiomi, T., Takano, S., Anami, K., Honda, H., Ishigaki, Y., Hatanaka, M., Nagao, S., and Kayano, S.1990. A 7NS 1MB BiCMOS ECL SRAM with program-free redundancy. InProceedings of the IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 41--42.
Subhasish Mitra , W. -J. Huang , N. R. Saxena , S. -Y. Yu , E. J. McCluskey, Reconfigurable Architecture for Autonomous Self-Repair, IEEE Design & Test, v.21 n.3, p.228-240, May 2004[doi>10.1109/MDT.2004.18]
Srikanth Venkataraman , Scott B. Drummonds, POIROT1: A Logic Fault Diagnosis Tool and Its Applications, Proceedings of the 2000 IEEE International Test Conference, p.253, October 03-05, 2000
Zhou, C., Ross, R., Vickery, C., Metteer, B., Gross, S., and Verret, D.2002. Yield prediction using critical area analysis with inline defect data. InProceedings of the IEEE/SEMI Advanced Semiconductor Manufacturing Conference. 82--86.
