Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 31 02:27:11 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.361      -11.031                     11                  638        0.066        0.000                      0                  638        4.500        0.000                       0                   333  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.361      -11.031                     11                  638        0.066        0.000                      0                  638        4.500        0.000                       0                   333  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -3.361ns,  Total Violation      -11.031ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.326ns  (logic 3.788ns (28.425%)  route 9.538ns (71.575%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.541     5.062    CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  ball_y_pos_reg[4]/Q
                         net (fo=27, routed)          0.800     6.317    ball_y_pos_reg[4]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.842 r  brick_state_reg[122]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.842    brick_state_reg[122]_i_15_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  brick_state_reg[122]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.956    brick_state_reg[122]_i_14_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  brick_state_reg[122]_i_12/O[1]
                         net (fo=4, routed)           0.821     8.111    brick_state_reg[122]_i_12_n_6
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.303     8.414 r  brick_state[122]_i_13/O
                         net (fo=11, routed)          0.919     9.333    brick_state[122]_i_13_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.457 r  brick_state[14]_i_3/O
                         net (fo=17, routed)          0.637    10.094    brick_state[14]_i_3_n_0
    SLICE_X45Y82         LUT3 (Prop_lut3_I0_O)        0.118    10.212 f  brick_state[4]_i_3/O
                         net (fo=4, routed)           0.700    10.912    brick_state[4]_i_3_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.326    11.238 f  FSM_sequential_current_state[2]_i_792/O
                         net (fo=1, routed)           0.799    12.038    FSM_sequential_current_state[2]_i_792_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.162 r  FSM_sequential_current_state[2]_i_761/O
                         net (fo=1, routed)           0.675    12.836    FSM_sequential_current_state[2]_i_761_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.124    12.960 r  FSM_sequential_current_state[2]_i_723/O
                         net (fo=2, routed)           0.589    13.549    FSM_sequential_current_state[2]_i_723_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.124    13.673 f  FSM_sequential_current_state[2]_i_668/O
                         net (fo=1, routed)           0.162    13.835    FSM_sequential_current_state[2]_i_668_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I2_O)        0.124    13.959 f  FSM_sequential_current_state[2]_i_614/O
                         net (fo=1, routed)           0.640    14.599    FSM_sequential_current_state[2]_i_614_n_0
    SLICE_X36Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.723 f  FSM_sequential_current_state[2]_i_546/O
                         net (fo=1, routed)           0.296    15.019    FSM_sequential_current_state[2]_i_546_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.143 f  FSM_sequential_current_state[2]_i_440/O
                         net (fo=1, routed)           0.304    15.447    FSM_sequential_current_state[2]_i_440_n_0
    SLICE_X38Y84         LUT6 (Prop_lut6_I2_O)        0.124    15.571 f  FSM_sequential_current_state[2]_i_299/O
                         net (fo=1, routed)           0.587    16.158    FSM_sequential_current_state[2]_i_299_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I2_O)        0.124    16.282 f  FSM_sequential_current_state[2]_i_148/O
                         net (fo=1, routed)           0.584    16.866    FSM_sequential_current_state[2]_i_148_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124    16.990 f  FSM_sequential_current_state[2]_i_58/O
                         net (fo=1, routed)           0.171    17.161    FSM_sequential_current_state[2]_i_58_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.285 f  FSM_sequential_current_state[2]_i_18/O
                         net (fo=1, routed)           0.291    17.576    FSM_sequential_current_state[2]_i_18_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.700 r  FSM_sequential_current_state[2]_i_4/O
                         net (fo=1, routed)           0.564    18.264    FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    18.388 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.388    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X37Y90         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X37Y90         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X37Y90         FDRE (Setup_fdre_C_D)        0.031    15.028    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.388    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.279ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.245ns  (logic 3.788ns (28.600%)  route 9.457ns (71.400%))
  Logic Levels:           19  (CARRY4=3 LUT3=1 LUT4=1 LUT6=14)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.541     5.062    CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  ball_y_pos_reg[4]/Q
                         net (fo=27, routed)          0.800     6.317    ball_y_pos_reg[4]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.842 r  brick_state_reg[122]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.842    brick_state_reg[122]_i_15_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  brick_state_reg[122]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.956    brick_state_reg[122]_i_14_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 f  brick_state_reg[122]_i_12/O[1]
                         net (fo=4, routed)           0.821     8.111    brick_state_reg[122]_i_12_n_6
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.303     8.414 f  brick_state[122]_i_13/O
                         net (fo=11, routed)          0.919     9.333    brick_state[122]_i_13_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.457 f  brick_state[14]_i_3/O
                         net (fo=17, routed)          0.637    10.094    brick_state[14]_i_3_n_0
    SLICE_X45Y82         LUT3 (Prop_lut3_I0_O)        0.118    10.212 r  brick_state[4]_i_3/O
                         net (fo=4, routed)           0.700    10.912    brick_state[4]_i_3_n_0
    SLICE_X44Y82         LUT6 (Prop_lut6_I5_O)        0.326    11.238 r  FSM_sequential_current_state[2]_i_792/O
                         net (fo=1, routed)           0.799    12.038    FSM_sequential_current_state[2]_i_792_n_0
    SLICE_X41Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.162 f  FSM_sequential_current_state[2]_i_761/O
                         net (fo=1, routed)           0.675    12.836    FSM_sequential_current_state[2]_i_761_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I4_O)        0.124    12.960 f  FSM_sequential_current_state[2]_i_723/O
                         net (fo=2, routed)           0.481    13.441    FSM_sequential_current_state[2]_i_723_n_0
    SLICE_X36Y80         LUT6 (Prop_lut6_I3_O)        0.124    13.565 r  FSM_sequential_current_state[1]_i_277/O
                         net (fo=1, routed)           0.435    14.001    FSM_sequential_current_state[1]_i_277_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.125 f  FSM_sequential_current_state[1]_i_250/O
                         net (fo=1, routed)           0.317    14.442    FSM_sequential_current_state[1]_i_250_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.566 f  FSM_sequential_current_state[1]_i_210/O
                         net (fo=1, routed)           0.161    14.727    FSM_sequential_current_state[1]_i_210_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.851 f  FSM_sequential_current_state[1]_i_168/O
                         net (fo=1, routed)           0.455    15.306    FSM_sequential_current_state[1]_i_168_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.430 f  FSM_sequential_current_state[1]_i_129/O
                         net (fo=1, routed)           0.436    15.865    FSM_sequential_current_state[1]_i_129_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.124    15.989 f  FSM_sequential_current_state[1]_i_77/O
                         net (fo=1, routed)           0.158    16.148    FSM_sequential_current_state[1]_i_77_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.272 f  FSM_sequential_current_state[1]_i_33/O
                         net (fo=1, routed)           0.295    16.566    FSM_sequential_current_state[1]_i_33_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124    16.690 r  FSM_sequential_current_state[1]_i_9/O
                         net (fo=1, routed)           0.871    17.561    FSM_sequential_current_state[1]_i_9_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.685 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.497    18.183    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I2_O)        0.124    18.307 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.307    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X36Y90         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X36Y90         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y90         FDRE (Setup_fdre_C_D)        0.031    15.028    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -18.307    
  -------------------------------------------------------------------
                         slack                                 -3.279    

Slack (VIOLATED) :        -2.819ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.787ns  (logic 3.416ns (26.715%)  route 9.371ns (73.285%))
  Logic Levels:           16  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.541     5.062    CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  ball_y_pos_reg[4]/Q
                         net (fo=27, routed)          0.800     6.317    ball_y_pos_reg[4]
    SLICE_X41Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     6.842 r  brick_state_reg[122]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.842    brick_state_reg[122]_i_15_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  brick_state_reg[122]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.956    brick_state_reg[122]_i_14_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 f  brick_state_reg[122]_i_12/O[1]
                         net (fo=4, routed)           0.821     8.111    brick_state_reg[122]_i_12_n_6
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.303     8.414 f  brick_state[122]_i_13/O
                         net (fo=11, routed)          0.919     9.333    brick_state[122]_i_13_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.457 f  brick_state[14]_i_3/O
                         net (fo=17, routed)          0.637    10.094    brick_state[14]_i_3_n_0
    SLICE_X45Y82         LUT3 (Prop_lut3_I0_O)        0.118    10.212 r  brick_state[4]_i_3/O
                         net (fo=4, routed)           0.998    11.210    brick_state[4]_i_3_n_0
    SLICE_X40Y83         LUT6 (Prop_lut6_I4_O)        0.326    11.536 r  FSM_sequential_current_state[2]_i_505/O
                         net (fo=3, routed)           0.619    12.154    FSM_sequential_current_state[2]_i_505_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.278 r  FSM_sequential_current_state[2]_i_594/O
                         net (fo=1, routed)           0.551    12.829    FSM_sequential_current_state[2]_i_594_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    12.953 r  FSM_sequential_current_state[2]_i_511/O
                         net (fo=1, routed)           0.492    13.445    FSM_sequential_current_state[2]_i_511_n_0
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.569 r  FSM_sequential_current_state[2]_i_392/O
                         net (fo=1, routed)           0.415    13.984    FSM_sequential_current_state[2]_i_392_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124    14.108 r  FSM_sequential_current_state[2]_i_258/O
                         net (fo=1, routed)           0.684    14.791    FSM_sequential_current_state[2]_i_258_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    14.915 r  FSM_sequential_current_state[2]_i_125/O
                         net (fo=1, routed)           0.629    15.545    FSM_sequential_current_state[2]_i_125_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124    15.669 r  FSM_sequential_current_state[2]_i_44/O
                         net (fo=1, routed)           0.491    16.160    FSM_sequential_current_state[2]_i_44_n_0
    SLICE_X36Y90         LUT6 (Prop_lut6_I5_O)        0.124    16.284 f  FSM_sequential_current_state[2]_i_9/O
                         net (fo=1, routed)           0.728    17.012    FSM_sequential_current_state[2]_i_9_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.124    17.136 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.589    17.725    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X37Y93         LUT4 (Prop_lut4_I1_O)        0.124    17.849 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.849    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X37Y93         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X37Y93         FDRE (Setup_fdre_C_D)        0.031    15.030    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -17.849    
  -------------------------------------------------------------------
                         slack                                 -2.819    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.712ns  (logic 3.250ns (30.338%)  route 7.462ns (69.662%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.541     5.062    CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ball_y_pos_reg[4]/Q
                         net (fo=27, routed)          1.623     7.141    ball_y_pos_reg[4]
    SLICE_X52Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.265 r  pixel_data[15]_i_323/O
                         net (fo=1, routed)           0.000     7.265    pixel_data[15]_i_323_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.641 r  pixel_data_reg[15]_i_250/CO[3]
                         net (fo=1, routed)           0.000     7.641    pixel_data_reg[15]_i_250_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.860 f  pixel_data_reg[15]_i_131/O[0]
                         net (fo=2, routed)           0.460     8.319    pixel_data_reg[15]_i_131_n_7
    SLICE_X52Y75         LUT6 (Prop_lut6_I3_O)        0.295     8.614 r  pixel_data[15]_i_316/O
                         net (fo=1, routed)           0.472     9.087    pixel_data[15]_i_316_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.485 r  pixel_data_reg[15]_i_247/CO[3]
                         net (fo=1, routed)           0.000     9.485    pixel_data_reg[15]_i_247_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.599 r  pixel_data_reg[15]_i_130/CO[3]
                         net (fo=1, routed)           0.000     9.599    pixel_data_reg[15]_i_130_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.713 r  pixel_data_reg[15]_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.713    pixel_data_reg[15]_i_47_n_0
    SLICE_X53Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.827 r  pixel_data_reg[15]_i_19/CO[3]
                         net (fo=1, routed)           1.105    10.932    oled/ball_y_pos_reg[11]_0[0]
    SLICE_X46Y72         LUT4 (Prop_lut4_I2_O)        0.124    11.056 f  oled/pixel_data[15]_i_7/O
                         net (fo=2, routed)           1.142    12.198    oled/pixel_data[15]_i_7_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I0_O)        0.117    12.315 r  oled/pixel_data[15]_i_2/O
                         net (fo=6, routed)           1.525    13.840    oled/pixel_data[15]_i_2_n_0
    SLICE_X44Y25         LUT2 (Prop_lut2_I0_O)        0.343    14.183 r  oled/pixel_data[15]_i_16/O
                         net (fo=1, routed)           0.644    14.827    oled/pixel_data[15]_i_16_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.332    15.159 r  oled/pixel_data[15]_i_6/O
                         net (fo=1, routed)           0.491    15.650    oled/pixel_data[15]_i_6_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124    15.774 r  oled/pixel_data[15]_i_1/O
                         net (fo=1, routed)           0.000    15.774    oled_n_99
    SLICE_X38Y22         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.180    14.952    
                         clock uncertainty           -0.035    14.917    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)        0.079    14.996    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 unlock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 0.890ns (8.726%)  route 9.310ns (91.274%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.550     5.071    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  unlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  unlock_reg/Q
                         net (fo=314, routed)         7.932    13.521    unlock_reg_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.645 r  brick_state[8]_i_3/O
                         net (fo=5, routed)           0.793    14.438    brick_state[8]_i_3_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I5_O)        0.124    14.562 r  brick_state[5]_i_5/O
                         net (fo=1, routed)           0.585    15.147    brick_state[5]_i_5_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.124    15.271 r  brick_state[5]_i_1/O
                         net (fo=1, routed)           0.000    15.271    brick_state[5]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  brick_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.433    14.774    CLK_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  brick_state_reg[5]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X49Y82         FDRE (Setup_fdre_C_D)        0.029    15.026    brick_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 3.527ns (34.432%)  route 6.716ns (65.568%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.679     6.198    board_x_curr_reg_n_0_[3]
    SLICE_X39Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  pixel_data[10]_i_370/O
                         net (fo=1, routed)           0.000     6.322    pixel_data[10]_i_370_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.872 r  pixel_data_reg[10]_i_312/CO[3]
                         net (fo=1, routed)           0.000     6.872    pixel_data_reg[10]_i_312_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  pixel_data_reg[10]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.986    pixel_data_reg[10]_i_213_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.320 r  pixel_data_reg[10]_i_97/O[1]
                         net (fo=3, routed)           0.600     7.920    pixel_data_reg[10]_i_97_n_6
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.303     8.223 r  brick_state[128]_i_34/O
                         net (fo=1, routed)           0.000     8.223    brick_state[128]_i_34_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  brick_state_reg[128]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.773    brick_state_reg[128]_i_24_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  brick_state_reg[128]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.887    brick_state_reg[128]_i_22_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  brick_state_reg[128]_i_16/CO[3]
                         net (fo=1, routed)           1.208    10.209    paddle_collision21297_in
    SLICE_X48Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.333 f  brick_state[128]_i_12/O
                         net (fo=8, routed)           0.856    11.189    brick_state[128]_i_12_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  brick_state[128]_i_7/O
                         net (fo=5, routed)           0.345    11.658    brick_state[128]_i_7_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  brick_state[129]_i_11/O
                         net (fo=113, routed)         0.959    12.740    brick_state[129]_i_11_n_0
    SLICE_X46Y88         LUT2 (Prop_lut2_I1_O)        0.124    12.864 f  brick_state[8]_i_11/O
                         net (fo=4, routed)           0.946    13.810    brick_state[8]_i_11_n_0
    SLICE_X50Y79         LUT6 (Prop_lut6_I5_O)        0.124    13.934 r  brick_state[1]_i_3/O
                         net (fo=2, routed)           0.460    14.395    brick_state[1]_i_3_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.519 r  brick_state[1]_i_2/O
                         net (fo=1, routed)           0.663    15.182    brick_state[1]_i_2_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    15.306 r  brick_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.306    brick_state[1]_i_1_n_0
    SLICE_X46Y78         FDRE                                         r  brick_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.426    14.767    CLK_IBUF_BUFG
    SLICE_X46Y78         FDRE                                         r  brick_state_reg[1]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X46Y78         FDRE (Setup_fdre_C_D)        0.081    15.071    brick_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -15.306    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 unlock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.121ns  (logic 0.890ns (8.794%)  route 9.231ns (91.206%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.550     5.071    CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  unlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  unlock_reg/Q
                         net (fo=314, routed)         7.932    13.521    unlock_reg_n_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.645 r  brick_state[8]_i_3/O
                         net (fo=5, routed)           0.847    14.492    brick_state[8]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124    14.616 r  brick_state[4]_i_5/O
                         net (fo=1, routed)           0.452    15.068    brick_state[4]_i_5_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.192 r  brick_state[4]_i_1/O
                         net (fo=1, routed)           0.000    15.192    brick_state[4]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  brick_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  brick_state_reg[4]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X50Y80         FDRE (Setup_fdre_C_D)        0.077    15.072    brick_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -15.192    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.082ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.034ns  (logic 3.631ns (36.186%)  route 6.403ns (63.814%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.679     6.198    board_x_curr_reg_n_0_[3]
    SLICE_X39Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  pixel_data[10]_i_370/O
                         net (fo=1, routed)           0.000     6.322    pixel_data[10]_i_370_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.872 r  pixel_data_reg[10]_i_312/CO[3]
                         net (fo=1, routed)           0.000     6.872    pixel_data_reg[10]_i_312_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  pixel_data_reg[10]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.986    pixel_data_reg[10]_i_213_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.320 r  pixel_data_reg[10]_i_97/O[1]
                         net (fo=3, routed)           0.600     7.920    pixel_data_reg[10]_i_97_n_6
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.303     8.223 r  brick_state[128]_i_34/O
                         net (fo=1, routed)           0.000     8.223    brick_state[128]_i_34_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  brick_state_reg[128]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.773    brick_state_reg[128]_i_24_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  brick_state_reg[128]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.887    brick_state_reg[128]_i_22_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  brick_state_reg[128]_i_16/CO[3]
                         net (fo=1, routed)           1.208    10.209    paddle_collision21297_in
    SLICE_X48Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.333 f  brick_state[128]_i_12/O
                         net (fo=8, routed)           0.856    11.189    brick_state[128]_i_12_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  brick_state[128]_i_7/O
                         net (fo=5, routed)           0.345    11.658    brick_state[128]_i_7_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  brick_state[129]_i_11/O
                         net (fo=113, routed)         1.360    13.142    brick_state[129]_i_11_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I0_O)        0.124    13.266 f  brick_state[46]_i_5/O
                         net (fo=4, routed)           0.916    14.182    brick_state[46]_i_5_n_0
    SLICE_X42Y73         LUT4 (Prop_lut4_I2_O)        0.148    14.330 r  brick_state[46]_i_3/O
                         net (fo=1, routed)           0.439    14.769    brick_state[46]_i_3_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I4_O)        0.328    15.097 r  brick_state[46]_i_1/O
                         net (fo=1, routed)           0.000    15.097    brick_state[46]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  brick_state_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X40Y72         FDRE                                         r  brick_state_reg[46]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)        0.029    15.016    brick_state_reg[46]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -15.097    
  -------------------------------------------------------------------
                         slack                                 -0.082    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.958ns  (logic 3.515ns (35.298%)  route 6.443ns (64.702%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.679     6.198    board_x_curr_reg_n_0_[3]
    SLICE_X39Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  pixel_data[10]_i_370/O
                         net (fo=1, routed)           0.000     6.322    pixel_data[10]_i_370_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.872 r  pixel_data_reg[10]_i_312/CO[3]
                         net (fo=1, routed)           0.000     6.872    pixel_data_reg[10]_i_312_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  pixel_data_reg[10]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.986    pixel_data_reg[10]_i_213_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.320 r  pixel_data_reg[10]_i_97/O[1]
                         net (fo=3, routed)           0.600     7.920    pixel_data_reg[10]_i_97_n_6
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.303     8.223 r  brick_state[128]_i_34/O
                         net (fo=1, routed)           0.000     8.223    brick_state[128]_i_34_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  brick_state_reg[128]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.773    brick_state_reg[128]_i_24_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  brick_state_reg[128]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.887    brick_state_reg[128]_i_22_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  brick_state_reg[128]_i_16/CO[3]
                         net (fo=1, routed)           1.208    10.209    paddle_collision21297_in
    SLICE_X48Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.333 f  brick_state[128]_i_12/O
                         net (fo=8, routed)           0.856    11.189    brick_state[128]_i_12_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  brick_state[128]_i_7/O
                         net (fo=5, routed)           0.348    11.661    brick_state[128]_i_7_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.785 r  brick_state[128]_i_3/O
                         net (fo=117, routed)         0.858    12.643    brick_state[128]_i_3_n_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I2_O)        0.153    12.796 r  brick_state[82]_i_2/O
                         net (fo=4, routed)           1.894    14.690    brick_state[82]_i_2_n_0
    SLICE_X31Y87         LUT4 (Prop_lut4_I0_O)        0.331    15.021 r  brick_state[72]_i_1/O
                         net (fo=1, routed)           0.000    15.021    brick_state[72]_i_1_n_0
    SLICE_X31Y87         FDRE                                         r  brick_state_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.431    14.772    CLK_IBUF_BUFG
    SLICE_X31Y87         FDRE                                         r  brick_state_reg[72]/C
                         clock pessimism              0.187    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)        0.031    14.954    brick_state_reg[72]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.980ns  (logic 3.633ns (36.403%)  route 6.347ns (63.597%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.542     5.063    CLK_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.679     6.198    board_x_curr_reg_n_0_[3]
    SLICE_X39Y67         LUT1 (Prop_lut1_I0_O)        0.124     6.322 r  pixel_data[10]_i_370/O
                         net (fo=1, routed)           0.000     6.322    pixel_data[10]_i_370_n_0
    SLICE_X39Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.872 r  pixel_data_reg[10]_i_312/CO[3]
                         net (fo=1, routed)           0.000     6.872    pixel_data_reg[10]_i_312_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.986 r  pixel_data_reg[10]_i_213/CO[3]
                         net (fo=1, routed)           0.000     6.986    pixel_data_reg[10]_i_213_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.320 r  pixel_data_reg[10]_i_97/O[1]
                         net (fo=3, routed)           0.600     7.920    pixel_data_reg[10]_i_97_n_6
    SLICE_X40Y69         LUT4 (Prop_lut4_I0_O)        0.303     8.223 r  brick_state[128]_i_34/O
                         net (fo=1, routed)           0.000     8.223    brick_state[128]_i_34_n_0
    SLICE_X40Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.773 r  brick_state_reg[128]_i_24/CO[3]
                         net (fo=1, routed)           0.000     8.773    brick_state_reg[128]_i_24_n_0
    SLICE_X40Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  brick_state_reg[128]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.887    brick_state_reg[128]_i_22_n_0
    SLICE_X40Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  brick_state_reg[128]_i_16/CO[3]
                         net (fo=1, routed)           1.208    10.209    paddle_collision21297_in
    SLICE_X48Y77         LUT5 (Prop_lut5_I2_O)        0.124    10.333 f  brick_state[128]_i_12/O
                         net (fo=8, routed)           0.856    11.189    brick_state[128]_i_12_n_0
    SLICE_X53Y88         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  brick_state[128]_i_7/O
                         net (fo=5, routed)           0.345    11.658    brick_state[128]_i_7_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  brick_state[129]_i_11/O
                         net (fo=113, routed)         1.360    13.142    brick_state[129]_i_11_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I0_O)        0.124    13.266 f  brick_state[46]_i_5/O
                         net (fo=4, routed)           1.137    14.403    brick_state[46]_i_5_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I2_O)        0.152    14.555 r  brick_state[44]_i_3/O
                         net (fo=1, routed)           0.162    14.717    brick_state[44]_i_3_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I4_O)        0.326    15.043 r  brick_state[44]_i_1/O
                         net (fo=1, routed)           0.000    15.043    brick_state[44]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  brick_state_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         1.420    14.761    CLK_IBUF_BUFG
    SLICE_X40Y74         FDRE                                         r  brick_state_reg[44]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.031    15.015    brick_state_reg[44]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.413ns (75.053%)  route 0.137ns (24.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.999 r  ball_start_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    ball_start_counter_reg[28]_i_1_n_7
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[25]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.426ns (75.628%)  route 0.137ns (24.372%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.012 r  ball_start_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    ball_start_counter_reg[28]_i_1_n_5
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[27]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.449ns (76.584%)  route 0.137ns (23.416%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.035 r  ball_start_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    ball_start_counter_reg[28]_i_1_n_6
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[26]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.451ns (76.664%)  route 0.137ns (23.336%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.037 r  ball_start_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    ball_start_counter_reg[28]_i_1_n_4
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ball_start_counter_reg[28]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.453ns (76.743%)  route 0.137ns (23.257%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  ball_start_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    ball_start_counter_reg[28]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.039 r  ball_start_counter_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.039    ball_start_counter_reg[31]_i_3_n_7
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[29]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.466ns (77.244%)  route 0.137ns (22.756%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  ball_start_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    ball_start_counter_reg[28]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.052 r  ball_start_counter_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.052    ball_start_counter_reg[31]_i_3_n_5
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[31]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ball_start_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_start_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.489ns (78.080%)  route 0.137ns (21.920%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  ball_start_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ball_start_counter_reg[19]/Q
                         net (fo=3, routed)           0.137     1.749    ball_start_counter_reg_n_0_[19]
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  ball_start_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.905    ball_start_counter_reg[20]_i_1_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  ball_start_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    ball_start_counter_reg[24]_i_1_n_0
    SLICE_X50Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.986 r  ball_start_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    ball_start_counter_reg[28]_i_1_n_0
    SLICE_X50Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.075 r  ball_start_counter_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.075    ball_start_counter_reg[31]_i_3_n_6
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.920     2.048    CLK_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  ball_start_counter_reg[30]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.933    ball_start_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  bounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[10]/Q
                         net (fo=3, routed)           0.078     1.682    bounce_counter_reg[10]
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.811 r  bounce_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    bounce_counter_reg[8]_i_1_n_4
    SLICE_X38Y65         FDRE                                         r  bounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.823     1.951    CLK_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  bounce_counter_reg[11]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[0]/Q
                         net (fo=3, routed)           0.079     1.683    bounce_counter_reg[0]
    SLICE_X38Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.812 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    bounce_counter_reg[0]_i_1_n_6
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.824     1.952    CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[2]/Q
                         net (fo=4, routed)           0.079     1.683    bounce_counter_reg[2]
    SLICE_X38Y63         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.812 r  bounce_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    bounce_counter_reg[0]_i_1_n_4
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=332, routed)         0.824     1.952    CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  bounce_counter_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y67   board_x_prev_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y69   board_x_prev_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y69   board_x_prev_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y67   board_x_prev_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y67   board_x_prev_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y67   board_x_prev_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y68   board_x_prev_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X46Y68   board_x_prev_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y68   board_x_prev_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y79   brick_state_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y79   brick_state_reg[53]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y80   brick_state_reg[54]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y80   brick_state_reg[56]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y68   bounce_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y68   bounce_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y68   bounce_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y68   bounce_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69   bounce_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y69   bounce_counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y68   board_x_prev_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y79   brick_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y75   brick_state_reg[30]/C



