#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x281e580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x281e710 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x28168e0 .functor NOT 1, L_0x2850400, C4<0>, C4<0>, C4<0>;
L_0x2850160 .functor XOR 1, L_0x2850000, L_0x28500c0, C4<0>, C4<0>;
L_0x28502f0 .functor XOR 1, L_0x2850160, L_0x2850220, C4<0>, C4<0>;
v0x284d0b0_0 .net *"_ivl_10", 0 0, L_0x2850220;  1 drivers
v0x284d1b0_0 .net *"_ivl_12", 0 0, L_0x28502f0;  1 drivers
v0x284d290_0 .net *"_ivl_2", 0 0, L_0x284f3d0;  1 drivers
v0x284d350_0 .net *"_ivl_4", 0 0, L_0x2850000;  1 drivers
v0x284d430_0 .net *"_ivl_6", 0 0, L_0x28500c0;  1 drivers
v0x284d560_0 .net *"_ivl_8", 0 0, L_0x2850160;  1 drivers
v0x284d640_0 .net "a", 0 0, v0x284aa40_0;  1 drivers
v0x284d6e0_0 .net "b", 0 0, v0x284aae0_0;  1 drivers
v0x284d780_0 .net "c", 0 0, v0x284ab80_0;  1 drivers
v0x284d820_0 .var "clk", 0 0;
v0x284d8c0_0 .net "d", 0 0, v0x284acc0_0;  1 drivers
v0x284d960_0 .net "q_dut", 0 0, L_0x284fea0;  1 drivers
v0x284da00_0 .net "q_ref", 0 0, L_0x2816950;  1 drivers
v0x284daa0_0 .var/2u "stats1", 159 0;
v0x284db40_0 .var/2u "strobe", 0 0;
v0x284dbe0_0 .net "tb_match", 0 0, L_0x2850400;  1 drivers
v0x284dca0_0 .net "tb_mismatch", 0 0, L_0x28168e0;  1 drivers
v0x284de70_0 .net "wavedrom_enable", 0 0, v0x284adb0_0;  1 drivers
v0x284df10_0 .net "wavedrom_title", 511 0, v0x284ae50_0;  1 drivers
L_0x284f3d0 .concat [ 1 0 0 0], L_0x2816950;
L_0x2850000 .concat [ 1 0 0 0], L_0x2816950;
L_0x28500c0 .concat [ 1 0 0 0], L_0x284fea0;
L_0x2850220 .concat [ 1 0 0 0], L_0x2816950;
L_0x2850400 .cmp/eeq 1, L_0x284f3d0, L_0x28502f0;
S_0x281e8a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x281e710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x280aea0 .functor OR 1, v0x284aa40_0, v0x284aae0_0, C4<0>, C4<0>;
L_0x281f000 .functor OR 1, v0x284ab80_0, v0x284acc0_0, C4<0>, C4<0>;
L_0x2816950 .functor AND 1, L_0x280aea0, L_0x281f000, C4<1>, C4<1>;
v0x2816b50_0 .net *"_ivl_0", 0 0, L_0x280aea0;  1 drivers
v0x2816bf0_0 .net *"_ivl_2", 0 0, L_0x281f000;  1 drivers
v0x280aff0_0 .net "a", 0 0, v0x284aa40_0;  alias, 1 drivers
v0x280b090_0 .net "b", 0 0, v0x284aae0_0;  alias, 1 drivers
v0x2849ec0_0 .net "c", 0 0, v0x284ab80_0;  alias, 1 drivers
v0x2849fd0_0 .net "d", 0 0, v0x284acc0_0;  alias, 1 drivers
v0x284a090_0 .net "q", 0 0, L_0x2816950;  alias, 1 drivers
S_0x284a1f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x281e710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x284aa40_0 .var "a", 0 0;
v0x284aae0_0 .var "b", 0 0;
v0x284ab80_0 .var "c", 0 0;
v0x284ac20_0 .net "clk", 0 0, v0x284d820_0;  1 drivers
v0x284acc0_0 .var "d", 0 0;
v0x284adb0_0 .var "wavedrom_enable", 0 0;
v0x284ae50_0 .var "wavedrom_title", 511 0;
E_0x2819490/0 .event negedge, v0x284ac20_0;
E_0x2819490/1 .event posedge, v0x284ac20_0;
E_0x2819490 .event/or E_0x2819490/0, E_0x2819490/1;
E_0x28196e0 .event posedge, v0x284ac20_0;
E_0x28039f0 .event negedge, v0x284ac20_0;
S_0x284a540 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x284a1f0;
 .timescale -12 -12;
v0x284a740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x284a840 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x284a1f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x284afb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x281e710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x284e240 .functor NOT 1, v0x284aae0_0, C4<0>, C4<0>, C4<0>;
L_0x284e2d0 .functor AND 1, v0x284aa40_0, L_0x284e240, C4<1>, C4<1>;
L_0x284e360 .functor NOT 1, v0x284ab80_0, C4<0>, C4<0>, C4<0>;
L_0x284e3d0 .functor AND 1, L_0x284e2d0, L_0x284e360, C4<1>, C4<1>;
L_0x284e4c0 .functor AND 1, L_0x284e3d0, v0x284acc0_0, C4<1>, C4<1>;
L_0x284e580 .functor NOT 1, v0x284aa40_0, C4<0>, C4<0>, C4<0>;
L_0x284e630 .functor AND 1, L_0x284e580, v0x284aae0_0, C4<1>, C4<1>;
L_0x284e6f0 .functor NOT 1, v0x284ab80_0, C4<0>, C4<0>, C4<0>;
L_0x284e7b0 .functor AND 1, L_0x284e630, L_0x284e6f0, C4<1>, C4<1>;
L_0x284e8c0 .functor AND 1, L_0x284e7b0, v0x284acc0_0, C4<1>, C4<1>;
L_0x284e9e0 .functor OR 1, L_0x284e4c0, L_0x284e8c0, C4<0>, C4<0>;
L_0x284eaa0 .functor NOT 1, v0x284aa40_0, C4<0>, C4<0>, C4<0>;
L_0x284eb80 .functor AND 1, L_0x284eaa0, v0x284aae0_0, C4<1>, C4<1>;
L_0x284ec40 .functor AND 1, L_0x284eb80, v0x284ab80_0, C4<1>, C4<1>;
L_0x284eb10 .functor OR 1, L_0x284e9e0, L_0x284ec40, C4<0>, C4<0>;
L_0x284ee20 .functor NOT 1, v0x284aae0_0, C4<0>, C4<0>, C4<0>;
L_0x284f030 .functor AND 1, v0x284aa40_0, L_0x284ee20, C4<1>, C4<1>;
L_0x284f200 .functor AND 1, L_0x284f030, v0x284ab80_0, C4<1>, C4<1>;
L_0x284f470 .functor NOT 1, v0x284acc0_0, C4<0>, C4<0>, C4<0>;
L_0x284f4e0 .functor AND 1, L_0x284f200, L_0x284f470, C4<1>, C4<1>;
L_0x284f6a0 .functor OR 1, L_0x284eb10, L_0x284f4e0, C4<0>, C4<0>;
L_0x284f7b0 .functor AND 1, v0x284aa40_0, v0x284aae0_0, C4<1>, C4<1>;
L_0x284f8e0 .functor AND 1, L_0x284f7b0, v0x284acc0_0, C4<1>, C4<1>;
L_0x284fab0 .functor OR 1, L_0x284f6a0, L_0x284f8e0, C4<0>, C4<0>;
L_0x284fc90 .functor AND 1, v0x284aa40_0, v0x284aae0_0, C4<1>, C4<1>;
L_0x284fd00 .functor AND 1, L_0x284fc90, v0x284ab80_0, C4<1>, C4<1>;
L_0x284fea0 .functor OR 1, L_0x284fab0, L_0x284fd00, C4<0>, C4<0>;
v0x284b2a0_0 .net *"_ivl_0", 0 0, L_0x284e240;  1 drivers
v0x284b380_0 .net *"_ivl_10", 0 0, L_0x284e580;  1 drivers
v0x284b460_0 .net *"_ivl_12", 0 0, L_0x284e630;  1 drivers
v0x284b550_0 .net *"_ivl_14", 0 0, L_0x284e6f0;  1 drivers
v0x284b630_0 .net *"_ivl_16", 0 0, L_0x284e7b0;  1 drivers
v0x284b760_0 .net *"_ivl_18", 0 0, L_0x284e8c0;  1 drivers
v0x284b840_0 .net *"_ivl_2", 0 0, L_0x284e2d0;  1 drivers
v0x284b920_0 .net *"_ivl_20", 0 0, L_0x284e9e0;  1 drivers
v0x284ba00_0 .net *"_ivl_22", 0 0, L_0x284eaa0;  1 drivers
v0x284bae0_0 .net *"_ivl_24", 0 0, L_0x284eb80;  1 drivers
v0x284bbc0_0 .net *"_ivl_26", 0 0, L_0x284ec40;  1 drivers
v0x284bca0_0 .net *"_ivl_28", 0 0, L_0x284eb10;  1 drivers
v0x284bd80_0 .net *"_ivl_30", 0 0, L_0x284ee20;  1 drivers
v0x284be60_0 .net *"_ivl_32", 0 0, L_0x284f030;  1 drivers
v0x284bf40_0 .net *"_ivl_34", 0 0, L_0x284f200;  1 drivers
v0x284c020_0 .net *"_ivl_36", 0 0, L_0x284f470;  1 drivers
v0x284c100_0 .net *"_ivl_38", 0 0, L_0x284f4e0;  1 drivers
v0x284c1e0_0 .net *"_ivl_4", 0 0, L_0x284e360;  1 drivers
v0x284c2c0_0 .net *"_ivl_40", 0 0, L_0x284f6a0;  1 drivers
v0x284c3a0_0 .net *"_ivl_42", 0 0, L_0x284f7b0;  1 drivers
v0x284c480_0 .net *"_ivl_44", 0 0, L_0x284f8e0;  1 drivers
v0x284c560_0 .net *"_ivl_46", 0 0, L_0x284fab0;  1 drivers
v0x284c640_0 .net *"_ivl_48", 0 0, L_0x284fc90;  1 drivers
v0x284c720_0 .net *"_ivl_50", 0 0, L_0x284fd00;  1 drivers
v0x284c800_0 .net *"_ivl_6", 0 0, L_0x284e3d0;  1 drivers
v0x284c8e0_0 .net *"_ivl_8", 0 0, L_0x284e4c0;  1 drivers
v0x284c9c0_0 .net "a", 0 0, v0x284aa40_0;  alias, 1 drivers
v0x284ca60_0 .net "b", 0 0, v0x284aae0_0;  alias, 1 drivers
v0x284cb50_0 .net "c", 0 0, v0x284ab80_0;  alias, 1 drivers
v0x284cc40_0 .net "d", 0 0, v0x284acc0_0;  alias, 1 drivers
v0x284cd30_0 .net "q", 0 0, L_0x284fea0;  alias, 1 drivers
S_0x284ce90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x281e710;
 .timescale -12 -12;
E_0x2819230 .event anyedge, v0x284db40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x284db40_0;
    %nor/r;
    %assign/vec4 v0x284db40_0, 0;
    %wait E_0x2819230;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x284a1f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x284acc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284ab80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284aae0_0, 0;
    %assign/vec4 v0x284aa40_0, 0;
    %wait E_0x28039f0;
    %wait E_0x28196e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x284acc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284ab80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284aae0_0, 0;
    %assign/vec4 v0x284aa40_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2819490;
    %load/vec4 v0x284aa40_0;
    %load/vec4 v0x284aae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x284ab80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x284acc0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x284acc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284ab80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284aae0_0, 0;
    %assign/vec4 v0x284aa40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x284a840;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2819490;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x284acc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284ab80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x284aae0_0, 0;
    %assign/vec4 v0x284aa40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x281e710;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284d820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x284db40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x281e710;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x284d820_0;
    %inv;
    %store/vec4 v0x284d820_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x281e710;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x284ac20_0, v0x284dca0_0, v0x284d640_0, v0x284d6e0_0, v0x284d780_0, v0x284d8c0_0, v0x284da00_0, v0x284d960_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x281e710;
T_7 ;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x281e710;
T_8 ;
    %wait E_0x2819490;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284daa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284daa0_0, 4, 32;
    %load/vec4 v0x284dbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284daa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x284daa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284daa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x284da00_0;
    %load/vec4 v0x284da00_0;
    %load/vec4 v0x284d960_0;
    %xor;
    %load/vec4 v0x284da00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284daa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x284daa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x284daa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/circuit3/iter5/response0/top_module.sv";
