

================================================================
== Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_125_1'
================================================================
* Date:           Wed May  8 02:27:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.133 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|       18|  16.665 ns|  59.994 ns|    5|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_125_1  |        3|       15|         5|          4|          1|  0 ~ 3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      186|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      107|     -|
|Register             |        -|      -|       86|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       86|      293|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln125_fu_169_p2           |         +|   0|  0|   9|           2|           1|
    |and_ln126_1_fu_217_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln126_fu_211_p2           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_tran5to7_state5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln125_fu_138_p2          |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln126_1_fu_164_p2        |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln126_2_fu_191_p2        |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln126_3_fu_197_p2        |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln126_fu_158_p2          |      icmp|   0|  0|  18|          11|           2|
    |or_ln126_1_fu_207_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln126_fu_203_p2            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1       |       xor|   0|  0|   2|           2|           1|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 186|         138|          17|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  43|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                 |  14|          3|    1|          3|
    |ap_phi_mux_UnifiedRetVal_phi_fu_118_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1                    |   9|          2|    2|          4|
    |j_2_out                                 |  14|          3|    2|          6|
    |j_fu_64                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 107|         22|   10|         29|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_114    |   1|   0|    1|          0|
    |add_ln125_reg_281        |   2|   0|    2|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   1|   0|    1|          0|
    |dSortedBuf_load_reg_275  |  64|   0|   64|          0|
    |icmp_ln125_reg_256       |   1|   0|    1|          0|
    |icmp_ln126_1_reg_270     |   1|   0|    1|          0|
    |icmp_ln126_2_reg_286     |   1|   0|    1|          0|
    |icmp_ln126_3_reg_291     |   1|   0|    1|          0|
    |icmp_ln126_reg_265       |   1|   0|    1|          0|
    |j_1_reg_249              |   2|   0|    2|          0|
    |j_fu_64                  |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  86|   0|   86|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|grp_fu_709_p_din0      |  out|   64|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|grp_fu_709_p_din1      |  out|   64|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|grp_fu_709_p_opcode    |  out|    5|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|grp_fu_709_p_dout0     |   in|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|grp_fu_709_p_ce        |  out|    1|  ap_ctrl_hs|  implement_Pipeline_VITIS_LOOP_125_1|  return value|
|dSortedBuf_address0    |  out|    2|   ap_memory|                           dSortedBuf|         array|
|dSortedBuf_ce0         |  out|    1|   ap_memory|                           dSortedBuf|         array|
|dSortedBuf_q0          |   in|   64|   ap_memory|                           dSortedBuf|         array|
|bitcast_ln126          |   in|   63|     ap_none|                        bitcast_ln126|        scalar|
|empty                  |   in|   52|     ap_none|                                empty|        scalar|
|eigVals_load           |   in|   64|     ap_none|                         eigVals_load|        scalar|
|j_2_out                |  out|    2|      ap_vld|                              j_2_out|       pointer|
|j_2_out_ap_vld         |  out|    1|      ap_vld|                              j_2_out|       pointer|
|zext_ln125_out         |  out|    2|      ap_vld|                       zext_ln125_out|       pointer|
|zext_ln125_out_ap_vld  |  out|    1|      ap_vld|                       zext_ln125_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

