Metric,Value
detailedplace__design__instance__displacement__total,20657.9
detailedplace__design__instance__displacement__mean,3.272
detailedplace__design__instance__displacement__max,20.94
detailedplace__route__wirelength__estimated,229256
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.4741
detailedplace__timing__drv__max_slew_limit,0.908063
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.921906
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.00453446
detailedplace__power__switching__total,0.00204518
detailedplace__power__leakage__total,1.00504e-06
detailedplace__power__total,0.00658065
detailedplace__design__io,45
detailedplace__design__die__area,134030
detailedplace__design__core__area,129036
detailedplace__design__instance__count,6312
detailedplace__design__instance__area,77153.7
detailedplace__design__instance__count__stdcell,6312
detailedplace__design__instance__area__stdcell,77153.7
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.597922
detailedplace__design__instance__utilization__stdcell,0.597922
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.5639
globalplace__power__internal__total,0.00437783
globalplace__power__switching__total,0.00197525
globalplace__power__leakage__total,9.1211e-07
globalplace__power__total,0.00635399
globalplace__design__io,45
globalplace__design__die__area,134030
globalplace__design__core__area,129036
globalplace__design__instance__count,5708
globalplace__design__instance__area,71681.5
globalplace__design__instance__count__stdcell,5708
globalplace__design__instance__area__stdcell,71681.5
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.555513
globalplace__design__instance__utilization__stdcell,0.555513
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.4749
placeopt__timing__drv__max_slew_limit,0.90785
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.921826
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.00453369
placeopt__power__switching__total,0.00204206
placeopt__power__leakage__total,1.00504e-06
placeopt__power__total,0.00657676
placeopt__design__io,45
placeopt__design__die__area,134030
placeopt__design__core__area,129036
placeopt__design__instance__count,6312
placeopt__design__instance__area,77153.7
placeopt__design__instance__count__stdcell,6312
placeopt__design__instance__area__stdcell,77153.7
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.597922
placeopt__design__instance__utilization__stdcell,0.597922
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,225221
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,17
globalroute__design__violations,0
globalroute__antenna__violating__nets,1
globalroute__antenna__violating__pins,1
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.4339
globalroute__clock__skew__setup,0.143733
globalroute__clock__skew__hold,0.143733
globalroute__timing__drv__max_slew_limit,0.824364
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.811304
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,2
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.00481021
globalroute__power__switching__total,0.00319685
globalroute__power__leakage__total,1.05086e-06
globalroute__power__total,0.00800811
globalroute__design__io,45
globalroute__design__die__area,134030
globalroute__design__core__area,129036
globalroute__design__instance__count,6438
globalroute__design__instance__area,79067.9
globalroute__design__instance__count__stdcell,6438
globalroute__design__instance__area__stdcell,79067.9
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.612756
globalroute__design__instance__utilization__stdcell,0.612756
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,225221
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.4734
cts__clock__skew__setup,0.143809
cts__clock__skew__hold,0.143809
cts__timing__drv__max_slew_limit,0.819443
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.921912
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,1
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.00475937
cts__power__switching__total,0.00220805
cts__power__leakage__total,1.05079e-06
cts__power__total,0.00696847
cts__design__io,45
cts__design__die__area,134030
cts__design__core__area,129036
cts__design__instance__count,6421
cts__design__instance__area,78975.4
cts__design__instance__count__stdcell,6421
cts__design__instance__area__stdcell,78975.4
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.612039
cts__design__instance__utilization__stdcell,0.612039
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.1999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.19994
finish__design_powergrid__drop__worst__net:VPWR__corner:default,0.000100912
finish__design_powergrid__voltage__worst__net:VGND__corner:default,8.63885e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,4.3182e-05
finish__design_powergrid__drop__worst__net:VGND__corner:default,8.63885e-05
finish__design__instance__count__class:fill_cell,2935
finish__design__instance__count__class:antenna_cell,17
finish__design__instance__count__class:other,3557
finish__design__instance__count__class:buffer,853
finish__design__instance__count__class:clock_buffer,95
finish__design__instance__count__class:timing_repair_buffer,435
finish__design__instance__count__class:inverter,247
finish__design__instance__count__class:clock_inverter,14
finish__design__instance__count__class:sequential_cell,377
finish__design__instance__count__class:multi_input_combinational_cell,4400
finish__timing__setup__tns,0
finish__timing__setup__ws,11.385
finish__clock__skew__setup,0.150376
finish__clock__skew__hold,0.150376
finish__timing__drv__max_slew_limit,0.733476
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.77473
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,2
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.00485342
finish__power__switching__total,0.00409284
finish__power__leakage__total,3.66506e-06
finish__power__total,0.00894993
finish__design__io,45
finish__design__die__area,134030
finish__design__core__area,129036
finish__design__instance__count,9995
finish__design__instance__area,121490
finish__design__instance__count__stdcell,9995
finish__design__instance__area__stdcell,121490
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.94152
finish__design__instance__utilization__stdcell,0.94152
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,6784
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,9825
detailedroute__route__wirelength__iter:1,266829
detailedroute__route__drc_errors__iter:2,6204
detailedroute__route__wirelength__iter:2,265425
detailedroute__route__drc_errors__iter:3,6290
detailedroute__route__wirelength__iter:3,265565
detailedroute__route__drc_errors__iter:4,2609
detailedroute__route__wirelength__iter:4,263684
detailedroute__route__drc_errors__iter:5,1513
detailedroute__route__wirelength__iter:5,263721
detailedroute__route__drc_errors__iter:6,670
detailedroute__route__wirelength__iter:6,263529
detailedroute__route__drc_errors__iter:7,524
detailedroute__route__wirelength__iter:7,263520
detailedroute__route__drc_errors__iter:8,422
detailedroute__route__wirelength__iter:8,263490
detailedroute__route__drc_errors__iter:9,303
detailedroute__route__wirelength__iter:9,263424
detailedroute__route__drc_errors__iter:10,169
detailedroute__route__wirelength__iter:10,263348
detailedroute__route__drc_errors__iter:11,140
detailedroute__route__wirelength__iter:11,263389
detailedroute__route__drc_errors__iter:12,49
detailedroute__route__wirelength__iter:12,263469
detailedroute__route__drc_errors__iter:13,47
detailedroute__route__wirelength__iter:13,263470
detailedroute__route__drc_errors__iter:14,47
detailedroute__route__wirelength__iter:14,263470
detailedroute__route__drc_errors__iter:15,19
detailedroute__route__wirelength__iter:15,263515
detailedroute__route__drc_errors__iter:16,17
detailedroute__route__wirelength__iter:16,263517
detailedroute__route__drc_errors__iter:17,15
detailedroute__route__wirelength__iter:17,263528
detailedroute__route__drc_errors__iter:18,15
detailedroute__route__wirelength__iter:18,263528
detailedroute__route__drc_errors__iter:19,0
detailedroute__route__wirelength__iter:19,263530
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,263530
detailedroute__route__vias,51583
detailedroute__route__vias__singlecut,51583
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.5733
floorplan__power__internal__total,0.0043682
floorplan__power__switching__total,0.00181231
floorplan__power__leakage__total,9.1211e-07
floorplan__power__total,0.00618142
floorplan__design__io,43
floorplan__design__die__area,134030
floorplan__design__core__area,129036
floorplan__design__instance__count,5708
floorplan__design__instance__area,71681.5
floorplan__design__instance__count__stdcell,5708
floorplan__design__instance__area__stdcell,71681.5
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.555513
floorplan__design__instance__utilization__stdcell,0.555513
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
