//==============================================================================
//
// The code is generated by Intel Compiler for SystemC, version 1.6.14
// see more information at https://github.com/intel/systemc-compiler
//
//==============================================================================

//==============================================================================
//
// Module: Dut ()
//
module Dut // "dut"
(
    input logic clk
);

// Variables generated for SystemC signals
logic [3:0] slave_s;
logic [3:0] tars_r[2];

//------------------------------------------------------------------------------
// Method process: slave_methProc (test_sc_port_array1.cpp:52:5) 

always_comb 
begin : slave_methProc     // test_sc_port_array1.cpp:52:5
    logic [3:0] val;
    val = slave_s;
    // Call f() begin
    tars_r[1] = val;
    // Call f() end
end

//------------------------------------------------------------------------------
// Method process: tars_tarMeth (test_sc_port_array1.cpp:29:5) 

// Modular interfaces array generate block
generate 
for (genvar sct_i = 0; sct_i != 2; sct_i = sct_i + 1) 
begin : tars_tarMeth_sct_i 

    always_comb 
    begin : tars_tarMeth     // test_sc_port_array1.cpp:29:5
        logic [3:0] a;
        a = tars_r[sct_i];
    end

end
endgenerate

endmodule


