;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -207, @-120
	SUB 700, 12
	SUB 201, 0
	SUB @126, @150
	SUB -10, <-0
	SLT -1, <-20
	SPL 0, <402
	ADD 0, 0
	ADD 0, 0
	SUB -10, <-0
	SUB 700, 12
	ADD #0, -0
	SUB 120, @100
	SUB @126, @150
	ADD 700, 12
	SUB 0, 4
	DJN 3, #120
	DJN 3, #120
	SUB #0, 0
	SUB 120, @100
	SUB 30, 9
	SUB 700, 12
	SPL 0, <400
	SUB -10, <-0
	SPL 30, 7
	SPL <-13, 5
	SPL <-13, 5
	ADD 30, 9
	SUB 120, @100
	MOV -1, <-20
	SPL <-13, 5
	SPL <-13, 5
	SPL <-13, 5
	SPL <121, 103
	SUB 970, <601
	SUB 60, -36
	SUB 970, <601
	SUB -10, <-0
	SUB 60, -36
	SUB 60, -36
	MOV -1, <-20
	SUB 60, -36
	SUB 60, -36
	SPL 0, <402
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -207, @-120
