{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728312980355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728312980355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 21:56:20 2024 " "Processing started: Mon Oct 07 21:56:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728312980355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312980355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312980355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728312980630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728312980630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 4 2 " "Found 4 design units, including 2 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_gen-data_flow " "Found design unit 2: add_gen-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986923 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986923 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_gen " "Found entity 2: add_gen" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-data_flow " "Found design unit 1: full_sub-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986924 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sub_gen-data_flow " "Found design unit 2: sub_gen-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986924 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986924 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_gen " "Found entity 2: sub_gen" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986927 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-Behave " "Found design unit 1: division-Behave" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986929 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986930 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file result_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_to_BCD-Behavioral " "Found design unit 1: result_to_BCD-Behavioral" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986932 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_to_BCD " "Found entity 1: result_to_BCD" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-converter " "Found design unit 1: top_level-converter" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986933 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_to_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_to_box-Behavioral " "Found design unit 1: mux_to_box-Behavioral" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986934 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_to_box " "Found entity 1: mux_to_box" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_to_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_to_mux-Behavioral " "Found design unit 1: mux_to_mux-Behavioral" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986936 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_to_mux " "Found entity 1: mux_to_mux" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312986936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728312986961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_div_Q top_level.vhd(40) " "Verilog HDL or VHDL warning at top_level.vhd(40): object \"result_div_Q\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728312986962 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_out top_level.vhd(41) " "Verilog HDL or VHDL warning at top_level.vhd(41): object \"sign_out\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728312986962 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_o top_level.vhd(42) " "Verilog HDL or VHDL warning at top_level.vhd(42): object \"done_o\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728312986962 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "main main:main A:behavioral " "Elaborating entity \"main\" using architecture \"A:behavioral\" for hierarchy \"main:main\"" {  } { { "top_level.vhd" "main" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_to_box mux_to_box:mux_2 A:behavioral " "Elaborating entity \"mux_to_box\" using architecture \"A:behavioral\" for hierarchy \"mux_to_box:mux_2\"" {  } { { "top_level.vhd" "mux_2" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_to_mux mux_to_mux:mux_4 A:behavioral " "Elaborating entity \"mux_to_mux\" using architecture \"A:behavioral\" for hierarchy \"mux_to_mux:mux_4\"" {  } { { "top_level.vhd" "mux_4" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add_gen add_gen:add A:data_flow " "Elaborating entity \"add_gen\" using architecture \"A:data_flow\" for hierarchy \"add_gen:add\"" {  } { { "top_level.vhd" "add" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986976 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sum\[19..10\] add.vhd(29) " "Using initial value X (don't care) for net \"sum\[19..10\]\" at add.vhd(29)" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986976 "|top_level|add_gen:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder add_gen:add\|full_adder:\\adder:0:L0:FA_i A:data_flow " "Elaborating entity \"full_adder\" using architecture \"A:data_flow\" for hierarchy \"add_gen:add\|full_adder:\\adder:0:L0:FA_i\"" {  } { { "add.vhd" "\\adder:0:L0:FA_i" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sub_gen sub_gen:sub A:data_flow " "Elaborating entity \"sub_gen\" using architecture \"A:data_flow\" for hierarchy \"sub_gen:sub\"" {  } { { "top_level.vhd" "sub" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986979 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sum\[19..10\] sub.vhd(29) " "Using initial value X (don't care) for net \"sum\[19..10\]\" at sub.vhd(29)" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986980 "|top_level|sub_gen:sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_sub sub_gen:sub\|full_sub:\\adder:0:L0:FA_i A:data_flow " "Elaborating entity \"full_sub\" using architecture \"A:data_flow\" for hierarchy \"sub_gen:sub\|full_sub:\\adder:0:L0:FA_i\"" {  } { { "sub.vhd" "\\adder:0:L0:FA_i" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplication Multiplication:multi A:behave " "Elaborating entity \"Multiplication\" using architecture \"A:behave\" for hierarchy \"Multiplication:multi\"" {  } { { "top_level.vhd" "multi" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986982 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_ex muti.vhd(30) " "VHDL Process Statement warning at muti.vhd(30): inferring latch(es) for signal or variable \"A_ex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_ex muti.vhd(30) " "VHDL Process Statement warning at muti.vhd(30): inferring latch(es) for signal or variable \"B_ex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_iex muti.vhd(52) " "VHDL Process Statement warning at muti.vhd(52): inferring latch(es) for signal or variable \"sign_iex\", which holds its previous value in one or more paths through the process" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_iex muti.vhd(52) " "Inferred latch for \"sign_iex\" at muti.vhd(52)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[0\] muti.vhd(30) " "Inferred latch for \"B_ex\[0\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[1\] muti.vhd(30) " "Inferred latch for \"B_ex\[1\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[2\] muti.vhd(30) " "Inferred latch for \"B_ex\[2\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[3\] muti.vhd(30) " "Inferred latch for \"B_ex\[3\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[4\] muti.vhd(30) " "Inferred latch for \"B_ex\[4\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[5\] muti.vhd(30) " "Inferred latch for \"B_ex\[5\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[6\] muti.vhd(30) " "Inferred latch for \"B_ex\[6\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[7\] muti.vhd(30) " "Inferred latch for \"B_ex\[7\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[8\] muti.vhd(30) " "Inferred latch for \"B_ex\[8\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_ex\[9\] muti.vhd(30) " "Inferred latch for \"B_ex\[9\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[0\] muti.vhd(30) " "Inferred latch for \"A_ex\[0\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[1\] muti.vhd(30) " "Inferred latch for \"A_ex\[1\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[2\] muti.vhd(30) " "Inferred latch for \"A_ex\[2\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[3\] muti.vhd(30) " "Inferred latch for \"A_ex\[3\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[4\] muti.vhd(30) " "Inferred latch for \"A_ex\[4\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[5\] muti.vhd(30) " "Inferred latch for \"A_ex\[5\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[6\] muti.vhd(30) " "Inferred latch for \"A_ex\[6\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[7\] muti.vhd(30) " "Inferred latch for \"A_ex\[7\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[8\] muti.vhd(30) " "Inferred latch for \"A_ex\[8\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_ex\[9\] muti.vhd(30) " "Inferred latch for \"A_ex\[9\]\" at muti.vhd(30)" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986983 "|top_level|Multiplication:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "division division:div A:behave " "Elaborating entity \"division\" using architecture \"A:behave\" for hierarchy \"division:div\"" {  } { { "top_level.vhd" "div" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986984 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pro_a div.vhd(31) " "VHDL Process Statement warning at div.vhd(31): inferring latch(es) for signal or variable \"pro_a\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pro_b div.vhd(31) " "VHDL Process Statement warning at div.vhd(31): inferring latch(es) for signal or variable \"pro_b\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_bit_data div.vhd(51) " "VHDL Process Statement warning at div.vhd(51): inferring latch(es) for signal or variable \"sign_bit_data\", which holds its previous value in one or more paths through the process" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[0\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[0\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[1\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[1\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[2\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[2\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[3\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[3\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[4\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[4\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[5\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[5\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_bit_data\[6\] div.vhd(51) " "Inferred latch for \"sign_bit_data\[6\]\" at div.vhd(51)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[0\] div.vhd(31) " "Inferred latch for \"pro_b\[0\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[1\] div.vhd(31) " "Inferred latch for \"pro_b\[1\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[2\] div.vhd(31) " "Inferred latch for \"pro_b\[2\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[3\] div.vhd(31) " "Inferred latch for \"pro_b\[3\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[4\] div.vhd(31) " "Inferred latch for \"pro_b\[4\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[5\] div.vhd(31) " "Inferred latch for \"pro_b\[5\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[6\] div.vhd(31) " "Inferred latch for \"pro_b\[6\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[7\] div.vhd(31) " "Inferred latch for \"pro_b\[7\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[8\] div.vhd(31) " "Inferred latch for \"pro_b\[8\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_b\[9\] div.vhd(31) " "Inferred latch for \"pro_b\[9\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[0\] div.vhd(31) " "Inferred latch for \"pro_a\[0\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[1\] div.vhd(31) " "Inferred latch for \"pro_a\[1\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[2\] div.vhd(31) " "Inferred latch for \"pro_a\[2\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[3\] div.vhd(31) " "Inferred latch for \"pro_a\[3\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[4\] div.vhd(31) " "Inferred latch for \"pro_a\[4\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[5\] div.vhd(31) " "Inferred latch for \"pro_a\[5\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[6\] div.vhd(31) " "Inferred latch for \"pro_a\[6\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[7\] div.vhd(31) " "Inferred latch for \"pro_a\[7\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[8\] div.vhd(31) " "Inferred latch for \"pro_a\[8\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pro_a\[9\] div.vhd(31) " "Inferred latch for \"pro_a\[9\]\" at div.vhd(31)" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312986986 "|top_level|division:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "result_to_BCD result_to_BCD:convert_binary A:behavioral " "Elaborating entity \"result_to_BCD\" using architecture \"A:behavioral\" for hierarchy \"result_to_BCD:convert_binary\"" {  } { { "top_level.vhd" "convert_binary" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986987 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_1 result_to_BCD.vhd(60) " "VHDL Process Statement warning at result_to_BCD.vhd(60): signal \"int_data_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_2 result_to_BCD.vhd(61) " "VHDL Process Statement warning at result_to_BCD.vhd(61): signal \"int_data_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_3 result_to_BCD.vhd(62) " "VHDL Process Statement warning at result_to_BCD.vhd(62): signal \"int_data_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_4 result_to_BCD.vhd(63) " "VHDL Process Statement warning at result_to_BCD.vhd(63): signal \"int_data_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_5 result_to_BCD.vhd(64) " "VHDL Process Statement warning at result_to_BCD.vhd(64): signal \"int_data_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "int_data_6 result_to_BCD.vhd(65) " "VHDL Process Statement warning at result_to_BCD.vhd(65): signal \"int_data_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 "|top_level|result_to_BCD:convert_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD_to_7_segmen BCD_to_7_segmen:seven_seg_display_1 A:data_process " "Elaborating entity \"BCD_to_7_segmen\" using architecture \"A:data_process\" for hierarchy \"BCD_to_7_segmen:seven_seg_display_1\"" {  } { { "top_level.vhd" "seven_seg_display_1" { Text "C:/Users/paova/Downloads/digi lab/calculator/top_level.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312986988 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[9\] " "LATCH primitive \"Multiplication:multi\|A_ex\[9\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[8\] " "LATCH primitive \"Multiplication:multi\|A_ex\[8\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[7\] " "LATCH primitive \"Multiplication:multi\|A_ex\[7\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[6\] " "LATCH primitive \"Multiplication:multi\|A_ex\[6\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[5\] " "LATCH primitive \"Multiplication:multi\|A_ex\[5\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[4\] " "LATCH primitive \"Multiplication:multi\|A_ex\[4\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[3\] " "LATCH primitive \"Multiplication:multi\|A_ex\[3\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[2\] " "LATCH primitive \"Multiplication:multi\|A_ex\[2\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[1\] " "LATCH primitive \"Multiplication:multi\|A_ex\[1\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|A_ex\[0\] " "LATCH primitive \"Multiplication:multi\|A_ex\[0\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[9\] " "LATCH primitive \"Multiplication:multi\|B_ex\[9\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[8\] " "LATCH primitive \"Multiplication:multi\|B_ex\[8\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[7\] " "LATCH primitive \"Multiplication:multi\|B_ex\[7\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[6\] " "LATCH primitive \"Multiplication:multi\|B_ex\[6\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[5\] " "LATCH primitive \"Multiplication:multi\|B_ex\[5\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[4\] " "LATCH primitive \"Multiplication:multi\|B_ex\[4\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[3\] " "LATCH primitive \"Multiplication:multi\|B_ex\[3\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[2\] " "LATCH primitive \"Multiplication:multi\|B_ex\[2\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[1\] " "LATCH primitive \"Multiplication:multi\|B_ex\[1\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplication:multi\|B_ex\[0\] " "LATCH primitive \"Multiplication:multi\|B_ex\[0\]\" is permanently enabled" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312987411 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod1\"" {  } { { "result_to_BCD.vhd" "Mod1" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Div0\"" {  } { { "result_to_BCD.vhd" "Div0" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod0\"" {  } { { "result_to_BCD.vhd" "Mod0" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Div1\"" {  } { { "result_to_BCD.vhd" "Div1" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod2\"" {  } { { "result_to_BCD.vhd" "Mod2" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Div2\"" {  } { { "result_to_BCD.vhd" "Div2" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod3\"" {  } { { "result_to_BCD.vhd" "Mod3" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Div3\"" {  } { { "result_to_BCD.vhd" "Div3" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod4\"" {  } { { "result_to_BCD.vhd" "Mod4" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Div4\"" {  } { { "result_to_BCD.vhd" "Div4" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "result_to_BCD:convert_binary\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"result_to_BCD:convert_binary\|Mod5\"" {  } { { "result_to_BCD.vhd" "Mod5" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312987467 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728312987467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Mod1\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312987697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Mod1 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312987697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312987697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312987697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312987697 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312987697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4nl " "Found entity 1: lpm_divide_4nl" {  } { { "db/lpm_divide_4nl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_4nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312987758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312987758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_3nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312987771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312987771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gke " "Found entity 1: alt_u_div_gke" {  } { { "db/alt_u_div_gke.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312987801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312987801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312987882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312987882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312987919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312987919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Div0\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Div0 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988020 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Mod0\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Mod0 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988148 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Div1\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Div1 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988216 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_jtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_khe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Div2\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Div2 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988417 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Div3\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Div3 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988697 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0vl " "Found entity 1: lpm_divide_0vl" {  } { { "db/lpm_divide_0vl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_0vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312988800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312988800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "result_to_BCD:convert_binary\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"result_to_BCD:convert_binary\|lpm_divide:Div4\"" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312988990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "result_to_BCD:convert_binary\|lpm_divide:Div4 " "Instantiated megafunction \"result_to_BCD:convert_binary\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728312988990 ""}  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728312988990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4vl " "Found entity 1: lpm_divide_4vl" {  } { { "db/lpm_divide_4vl.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/lpm_divide_4vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312989038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312989038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312989060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312989060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_mke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728312989103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312989103 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[9\] " "Latch division:div\|pro_b\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989939 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[8\] " "Latch division:div\|pro_b\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989939 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[7\] " "Latch division:div\|pro_b\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989939 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[6\] " "Latch division:div\|pro_b\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989939 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[5\] " "Latch division:div\|pro_b\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[4\] " "Latch division:div\|pro_b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[3\] " "Latch division:div\|pro_b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[2\] " "Latch division:div\|pro_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_b\[1\] " "Latch division:div\|pro_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|b\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|b\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[9\] " "Latch division:div\|pro_a\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[8\] " "Latch division:div\|pro_a\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[7\] " "Latch division:div\|pro_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[6\] " "Latch division:div\|pro_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[5\] " "Latch division:div\|pro_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[4\] " "Latch division:div\|pro_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[3\] " "Latch division:div\|pro_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[2\] " "Latch division:div\|pro_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "division:div\|pro_a\[1\] " "Latch division:div\|pro_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|a\[9\] " "Ports D and ENA on the latch are fed by the same signal main:main\|a\[9\]" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1728312989940 ""}  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1728312989940 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728312989959 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728312989959 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[0\] " "LATCH primitive \"division:div\|pro_b\[0\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[9\] " "LATCH primitive \"division:div\|pro_b\[9\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[8\] " "LATCH primitive \"division:div\|pro_b\[8\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[7\] " "LATCH primitive \"division:div\|pro_b\[7\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[6\] " "LATCH primitive \"division:div\|pro_b\[6\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[5\] " "LATCH primitive \"division:div\|pro_b\[5\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[4\] " "LATCH primitive \"division:div\|pro_b\[4\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[3\] " "LATCH primitive \"division:div\|pro_b\[3\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[2\] " "LATCH primitive \"division:div\|pro_b\[2\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_b\[1\] " "LATCH primitive \"division:div\|pro_b\[1\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[9\] " "LATCH primitive \"division:div\|pro_a\[9\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[8\] " "LATCH primitive \"division:div\|pro_a\[8\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[7\] " "LATCH primitive \"division:div\|pro_a\[7\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[6\] " "LATCH primitive \"division:div\|pro_a\[6\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[5\] " "LATCH primitive \"division:div\|pro_a\[5\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[4\] " "LATCH primitive \"division:div\|pro_a\[4\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[3\] " "LATCH primitive \"division:div\|pro_a\[3\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[2\] " "LATCH primitive \"division:div\|pro_a\[2\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[1\] " "LATCH primitive \"division:div\|pro_a\[1\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "division:div\|pro_a\[0\] " "LATCH primitive \"division:div\|pro_a\[0\]\" is permanently enabled" {  } { { "div.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/div.vhd" 31 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728312993248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728312993764 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_18~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_12_result_int\[0\]~26" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_13_result_int\[0\]~28" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_14_result_int\[0\]~30" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_15_result_int\[0\]~32" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod3\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_19_result_int\[0\]~0\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_19_result_int\[0\]~0" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_4~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_5~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_6~30\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_16_result_int\[0\]~34" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_17_result_int\[0\]~36" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod4\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_gke.tdf" "add_sub_18_result_int\[0\]~38" { Text "C:/Users/paova/Downloads/digi lab/calculator/db/alt_u_div_gke.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_7~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_8~22\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod5\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_9~26\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""} { "Info" "ISCL_SCL_CELL_NAME" "result_to_BCD:convert_binary\|lpm_divide:Mod0\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~18 " "Logic cell \"result_to_BCD:convert_binary\|lpm_divide:Mod0\|lpm_divide_4nl:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_gke:divider\|op_10~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1728312995292 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1728312995292 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728312995752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728312995752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3801 " "Implemented 3801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728312996084 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728312996084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3744 " "Implemented 3744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728312996084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728312996084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728312996112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 21:56:36 2024 " "Processing ended: Mon Oct 07 21:56:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728312996112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728312996112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728312996112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728312996112 ""}
