Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 16:06:36 2020
| Host         : Shuyi-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             470 |           80 |
| Yes          | No                    | No                     |             204 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------+------------------------------------+------------------+----------------+
|           Clock Signal           |           Enable Signal          |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------+----------------------------------+------------------------------------+------------------+----------------+
| ~clk_6p25m_BUFG                  |                                  |                                    |                1 |              2 |
|  cout_BUFG                       |                                  |                                    |                1 |              2 |
|  OLED_MOD/spi_word_reg[25]_20[0] |                                  |                                    |                1 |              2 |
|  OLED_MOD/spi_word_reg[25]_20[0] |                                  | OLED_MOD/AR[0]                     |                1 |              2 |
|  clk_6p25m_BUFG                  |                                  |                                    |                2 |              6 |
|  J_MIC3_Pin1_OBUF_BUFG           | an0                              | SORT_VOLUME/seg_reg[0]             |                2 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG           | SORT_VOLUME/SS2[5]_i_2_n_0       | SORT_VOLUME/SS2[5]_i_1_n_0         |                1 |              8 |
|  CLK_20k/rate                    |                                  |                                    |                1 |              8 |
|  C4_game/location_reg[6]_i_2_n_0 |                                  |                                    |                1 |              8 |
|  J_MIC3_Pin1_OBUF_BUFG           | SORT_VOLUME/VOL0                 |                                    |                3 |             10 |
|  CLK_381/CLK                     |                                  |                                    |                3 |             12 |
|  CLK_381/CLK                     | BTN_R/DFF_2/E[0]                 |                                    |                3 |             12 |
|  J_MIC3_Pin1_OBUF_BUFG           | an0                              |                                    |                5 |             14 |
|  clk_6p25m_BUFG                  |                                  | theme/L[15]_i_1_n_0                |                1 |             16 |
|  J_MIC3_Pin1_OBUF_BUFG           |                                  | COUNT[11]_i_1_n_0                  |                3 |             22 |
| ~MIC_MOD/J_MIC3_Pin4_OBUF        |                                  |                                    |                6 |             24 |
|  CLOCK_IBUF_BUFG                 |                                  | J_MIC3_Pin1_OBUF_BUFG              |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG           | MIC_MOD/E[0]                     | MIC_DATA                           |                2 |             24 |
|  CLOCK_IBUF_BUFG                 |                                  | CLK_6p25m/count[0]_i_1__1_n_0      |                4 |             26 |
|  CLOCK_IBUF_BUFG                 |                                  | CLK_20k/clear                      |                4 |             26 |
|  clk_6p25m_BUFG                  | OLED_MOD/E[0]                    |                                    |               15 |             32 |
|  clk_6p25m_BUFG                  | OLED_MOD/pixel_data_reg[15]_0[0] |                                    |               14 |             32 |
|  CLOCK_IBUF_BUFG                 |                                  |                                    |                8 |             34 |
| ~clk_6p25m_BUFG                  |                                  | OLED_MOD/frame_counter[16]_i_1_n_0 |                5 |             34 |
|  J_MIC3_Pin1_OBUF_BUFG           |                                  |                                    |                9 |             40 |
| ~clk_6p25m_BUFG                  | OLED_MOD/delay[0]_i_1_n_0        |                                    |                5 |             40 |
|  clk_6p25m_BUFG                  |                                  | MOVING_IMG/count[31]_i_1_n_0       |                8 |             62 |
| ~clk_6p25m_BUFG                  | OLED_MOD/state                   |                                    |               10 |             64 |
| ~clk_6p25m_BUFG                  |                                  | OLED_MOD/spi_word[39]_i_1_n_0      |               18 |             90 |
|  cout_BUFG                       |                                  | sw_IBUF[0]                         |               33 |            168 |
+----------------------------------+----------------------------------+------------------------------------+------------------+----------------+


