<!DOCTYPE html>
<html lang="en">
<head>
<title>List of Eligible Papers for the Micro Test of Time Award 2015</title>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="http://maxcdn.bootstrapcdn.com/bootstrap/3.2.0/css/bootstrap.min.css">
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.1/jquery.min.js"></script>
<script src="http://maxcdn.bootstrapcdn.com/bootstrap/3.2.0/js/bootstrap.min.js"></script>
</head>
<body>

<div class="container">
<h2>List of Eligible Papers for the Micro Test of Time Award 2015</h2>
<h3>Micro 1994</h3>
  <table class="table table-striped">
  <thead>
  <tr><th>Paper Title</th><th>Authors</th></tr>
  </thead>
  <tbody>
  <td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192725&CFID=460031057&CFTOKEN=26833464">Static Branch Frequency and Program Profile Analysis</a></td><td>Youfeng Wu and James R. Larus</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192726&CFID=460031057&CFTOKEN=26833464">Using Branch Handling Hardware to Support Profile-Driven Optimization</a></td><td>Thomas M. Conte and Burzin A. Patel and J. Stan Cox</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192727&CFID=460031057&CFTOKEN=26833464">Branch Classification: A New Mechanism for Improving Branch Predictor Performance</a></td><td>Po-Yung Chang and Eric Hao and Tse-Yu Yeh and Yale Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192728&CFID=460031057&CFTOKEN=26833464">Techniques for Compressing Program Address Traces</a></td><td>Andrew R. Pleszkun</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192729&CFID=460031057&CFTOKEN=26833464">Height Reduction of Control Recurrences for ILP Processors</a></td><td>Michael Schlansker and Vinod Kathail and Sadun Anik</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192730&CFID=460031057&CFTOKEN=26833464">Theoretical Modeling of Superscalar Processor Performance</a></td><td>Derek B. Noonburg and John P. Shen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192731&CFID=460031057&CFTOKEN=26833464">Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops</a></td><td>B. Ramakrishna Rau</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192732&CFID=460031057&CFTOKEN=26833464">Minimum Register Requirements for a Modulo Schedule</a></td><td>Alexandre E. Eichenberger and Edward S. Davidson and Santosh G. Abraham</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192733&CFID=460031057&CFTOKEN=26833464">Minimizing Register Requirements Under Resource-Constrained Rate-Optimal Software Pipelining</a></td><td>R. Govindarajan and Erik R. Altman and Guang R. Gao</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192734&CFID=460031057&CFTOKEN=26833464">Software Pipelining with Register Allocation and Spilling</a></td><td>Jian Wang and Andreas Krall and M. Anton Ertl and Christine Eisenbeis</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192735&CFID=460031057&CFTOKEN=26833464">Reducing Memory Traffic with CRegs</a></td><td>Peter Dahl and Matthew O'Keefe</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192737&CFID=460031057&CFTOKEN=26833464">Dynamic Memory Disambiguation for Array References</a></td><td>David Bernstein and Doron Cohen and Dror E. Maydan</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192738&CFID=460031057&CFTOKEN=26833464">A Study of Pointer Aliasing for Software Pipelining Using Run-Time Disambiguation</a></td><td>Bogong Su and Stanley Habib and Wei Zhao and Jian Wang and Youfeng Wu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192740&CFID=460031057&CFTOKEN=26833464">Data Relocation and Prefetching for Programs with Large Data Sets</a></td><td>Yoji Yamada and John Gyllenhall and Grant Haab and Wen-mei Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192742&CFID=460031057&CFTOKEN=26833464">Cache Designs with Partial Address Matching</a></td><td>Lishing Liu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192743&CFID=460031057&CFTOKEN=26833464">Minimizing Branch Misprediction Penalties for Superpipelined Processors</a></td><td>Ching-Long Su and Alvin M. Despain</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=197407&CFID=460031057&CFTOKEN=26833464">Facilitating Superscalar Processing Via a Combined Static/Dynamic Register Renaming Scheme</a></td><td>Eric Sprangle and Yale Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192745&CFID=460031057&CFTOKEN=26833464">Improving Resource Utilization of the MIPS R8000 Via Post-Scheduling Global Instruction Distribution</a></td><td>Raymond Lo and Sun Chan and Fred Chow and Shin-Ming Liu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192747&CFID=460031057&CFTOKEN=26833464">A Comparison of Two Pipeline Organizations</a></td><td>Michael Golden and Trevor Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192748&CFID=460031057&CFTOKEN=26833464">A Fill-Unit Approach to Multiple Instruction Issue</a></td><td>Manoj Franklin and Mark Smotherman</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192749&CFID=460031057&CFTOKEN=26833464">A High-Performance Microarchitecture with Hardware-Programmable Functional Units</a></td><td>Rahul Razdan and Michael D. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192750&CFID=460031057&CFTOKEN=26833464">The Anatomy of the Register File in a Multiscalar Processor</a></td><td>Scott E. Breach and T. N. Vijaykumar and Gurindar S. Sohi</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192751&CFID=460031057&CFTOKEN=26833464">Register File Port Requirements of Transport Triggered Architectures</a></td><td>Jan Hoogerbrugge and Henk Corporaal</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192753&CFID=460031057&CFTOKEN=26833464">The Effects of Predicated Execution On Branch Prediction</a></td><td>Gary Scott Tyson</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192754&CFID=460031057&CFTOKEN=26833464">Analysis of the Conditional Skip Instructions of the HP Precision Architecture</a></td><td>Jonathan P. Vogel and Bruce K. Holmer</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=192755&CFID=460031057&CFTOKEN=26833464">Characterizing the Impact of Predicated Execution On Branch Prediction</a></td><td>Scott A. Mahlke and Richard E. Hank and Roger A. Bringmann and John C. Gyllenhaal and David M. Gallagher and Wen-mei W. Hwu</td></tr>
<td><a href="http://dl.acm.org/citation.cfm?id=192756&CFID=460031057&CFTOKEN=26833464">The Effect of Speculatively Updating Branch History On Branch Prediction Accuracy, Revisited</a></td><td>Eric Hao and Po-Yung Chang and Yale N. Patt</td></tr>

  </tbody>
  </table>
  <h3>Micro 1995</h3>
  <table class="table table-striped">
  <thead>
  <tr><th>Paper Title</th><th>Authors</th></tr>
  </thead>
  <tbody>
  <td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225164&CFID=460031057&CFTOKEN=26833464">Performance Issues in Correlated Branch Prediction Schemes</a></td><td>Nicolas Gloy and Michael D. Smith and Cliff Young</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225168&CFID=460031057&CFTOKEN=26833464">Dynamic Path-Based Branch Correlation</a></td><td>Ravi Nair</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225169&CFID=460031057&CFTOKEN=26833464">The Predictability of Branches in Libraries</a></td><td>Brad Calder and Dirk Grunwald and Amitabh Srivastava</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225170&CFID=460031057&CFTOKEN=26833464">The Performance Impact of Incomplete Bypassing in Processor Pipelines</a></td><td>Pritpal S. Ahuja and Douglas W. Clark and Anne Rogers</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225172&CFID=460031057&CFTOKEN=26833464">Efficient Instruction Scheduling Using Finite State Automata</a></td><td>Vasanth Bala and Norman Rubin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225174&CFID=460031057&CFTOKEN=26833464">Critical Path Reduction for Scalar Programs</a></td><td>Michael Schlansker and Vinod Kathail</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225175&CFID=460031057&CFTOKEN=26833464">A Limit Study of Local Memory Requirements Using Value Reuse Profiles</a></td><td>Andrew S. Huang and John P. Shen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225176&CFID=460031057&CFTOKEN=26833464">Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency</a></td><td>Todd M. Austin and Gurindar S. Sohi</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225177&CFID=460031057&CFTOKEN=26833464">A Modified Approach to Data Cache Management</a></td><td>Gary Tyson and Matthew Farrens and John Matthews and Andrew R. Pleszkun</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225179&CFID=460031057&CFTOKEN=26833464">Petri Net Versus Modulo Scheduling for Software Pipelining</a></td><td>Vicki H. Allan and U. R. Shah and K. M. Reddy</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225180&CFID=460031057&CFTOKEN=26833464">Modulo Scheduling with Multiple Initiation Intervals</a></td><td>Nancy J. Warter-Perez and Noubar Partamian</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225182&CFID=460031057&CFTOKEN=26833464">Spill-Free Parallel Scheduling of Basic Blocks</a></td><td>B. Natarajan and M. Schlansker</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225184&CFID=460031057&CFTOKEN=26833464">Improving Instruction-Level Parallelism by Loop Unrolling and Dynamic Memory Disambiguation</a></td><td>Jack W. Davidson and Sanjay Jinturkar</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225185&CFID=460031057&CFTOKEN=26833464">Self-Regulation of Workload in the Manchester Data-Flow Computer</a></td><td>John R. Gurd and David F. Snelling</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225187&CFID=460031057&CFTOKEN=26833464">The M-Machine Multicomputer</a></td><td>Marco Fillo and Stephen W. Keckler and William J. Dally and Nicholas P. Carter and Andrew Chang and Yevgeny Gurevich and Whay S. Lee</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225189&CFID=460031057&CFTOKEN=26833464">Region-Based Compilation: An Introduction and Motivation</a></td><td>Richard E. Hank and Wen-Mei W. Hwu and B. Ramakrishna Rau</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225190&CFID=460031057&CFTOKEN=26833464">An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies</a></td><td>Cindy Norris and Lori L. Pollock</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225192&CFID=460031057&CFTOKEN=26833464">Register Allocation for Predicated Code</a></td><td>Alexandre E. Eichenberger and Edward S. Davidson</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225193&CFID=460031057&CFTOKEN=26833464">Partial Resolution in Branch Target Buffers</a></td><td>Barry Fagin and Kathryn Russell</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225194&CFID=460031057&CFTOKEN=26833464">A System Level Perspective On Branch Architecture Performance</a></td><td>Brad Calder and Dirk Grunwald and Joel Emer</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225195&CFID=460031057&CFTOKEN=26833464">Dynamic Rescheduling: A Technique for Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte and Sumedh W. Sathaye</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225196&CFID=460031057&CFTOKEN=26833464">Improving CISC Instruction Decoding Performance Using a Fill Unit</a></td><td>Mark Smotherman and Manoj Franklin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225197&CFID=460031057&CFTOKEN=26833464">SPAID: Software Prefetching in Pointer- and Call-Intensive Environments</a></td><td>Mikko H. Lipasti and William J. Schmidt and Steven R. Kunkel and Robert R. Roediger</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225198&CFID=460031057&CFTOKEN=26833464">An Effective Programmable Prefetch Engine for On-Chip Caches</a></td><td>Tien-Fu Chen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225199&CFID=460031057&CFTOKEN=26833464">Cache Miss Heuristics and Preloading Techniques for General-Purpose Programs</a></td><td>Toshihiro Ozawa and Yasunori Kimura and Shin'ichiro Nishizaki</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225200&CFID=460031057&CFTOKEN=26833464">Alternative Implementations of Hybrid Branch Predictors</a></td><td>Po-Ying Chang and Eric Hao and Yale N. Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225201&CFID=460031057&CFTOKEN=26833464">Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors</a></td><td>Simonjit Dutta and Manoj Franklin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225202&CFID=460031057&CFTOKEN=26833464">The Role of Adaptivity in Two-Level Adaptive Branch Prediction</a></td><td>Stuart Sechrest and Chih-Chieh Lee and Trevor Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225203&CFID=460031057&CFTOKEN=26833464">Design of Storage Hierarchy in Multithreaded Architectures</a></td><td>Lucas Roh and Walid A. Najjar</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225204&CFID=460031057&CFTOKEN=26833464">An Investigation of the Performance of Various Instruction-Issue Buffer Topologies</a></td><td>St&#233;phan Jourdan and Pascal Sainrat and Daniel Litaize</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225205&CFID=460031057&CFTOKEN=26833464">Decoupling Integer Execution in Superscalar Processors</a></td><td>Subbarao Palacharla and J. E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225206&CFID=460031057&CFTOKEN=26833464">Exploiting Short-Lived Variables in Superscalar Processors</a></td><td>Luis A. Lozano and Guang R. Gao</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225207&CFID=460031057&CFTOKEN=26833464">Partitioned Register File for TTAs</a></td><td>Johan Janssen and Henk Corporaal</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225208&CFID=460031057&CFTOKEN=26833464">Disjoint Eager Execution: An Optimal Form of Speculative Execution</a></td><td>Augustus K. Uht and Vijay Sindagi and Kelley Hall</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225209&CFID=460031057&CFTOKEN=26833464">Unrolling-Based Optimizations for Modulo Scheduling</a></td><td>Daniel M. Lavery and Wen-Mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=225210&CFID=460031057&CFTOKEN=26833464">Stage Scheduling: A Technique to Reduce the Register Requirements of a Modulo Schedule</a></td><td>Alexandre E. Eichenberger and Edward S. Davidson</td></tr>
<td><a href="http://dl.acm.org/citation.cfm?id=225211&CFID=460031057&CFTOKEN=26833464">Hypernode Reduction Modulo Scheduling</a></td><td>Josep Llosa and Mateo Valero and Eduard Ayguad&#233; and Antonio Gonz&#225;lez</td></tr>

  </tbody>
  </table>
  <h3>Micro 1996</h3>
  <table class="table table-striped">
  <thead>
  <tr><th>Paper Title</th><th>Authors</th></tr>
  </thead>
  <tbody>
  <td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243850&CFID=460031057&CFTOKEN=26833464">A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte and Sumedh W. Sathaye and Sanjeev Banerjia</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243852&CFID=460031057&CFTOKEN=26833464">Integrating a Misprediction Recovery Cache (MRC) Into a Superscalar Pipeline</a></td><td>James O. Bondi and Ashwini K. Nanda and Simonjit Dutta</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243854&CFID=460031057&CFTOKEN=26833464">Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching</a></td><td>Eric Rotenberg and Steve Bennett and James E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243855&CFID=460031057&CFTOKEN=26833464">Accurate and Practical Profile-Driven Compilation Using the Profile Buffer</a></td><td>Thomas M. Conte and Kishore N. Menezes and Mary Ann Hirsch</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243857&CFID=460031057&CFTOKEN=26833464">Efficient Path Profiling</a></td><td>Thomas Ball and James R. Larus</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243858&CFID=460031057&CFTOKEN=26833464">Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks</a></td><td>C. Chekuri and R. Johnson and R. Motwani and B. Natarajan and B. R. Rau and M. Schlansker</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243859&CFID=460031057&CFTOKEN=26833464">Speculative Hedge: Regulating Compile-Time Speculation Against Profile Variations</a></td><td>Brian L. Deitrich and Wen-mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243861&CFID=460031057&CFTOKEN=26833464">Hot Cold Optimization of Large Windows/NT Applications</a></td><td>Robert Cohn and P. Geoffrey Lowney</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243864&CFID=460031057&CFTOKEN=26833464">Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results</a></td><td>Cheng-Hsueh A. Hsieh and John C. Gyllenhaal and Wen-mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243867&CFID=460031057&CFTOKEN=26833464">Analysis Techniques for Predicated Code</a></td><td>Richard Johnson and Michael Schlansker</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243868&CFID=460031057&CFTOKEN=26833464">Global Predicate Analysis and Its Application to Register Allocation</a></td><td>David M. Gillies and Dz-ching Roy Ju and Richard Johnson and Michael Schlansker</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243879&CFID=460031057&CFTOKEN=26833464">Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs</a></td><td>Daniel M. Lavery and Wen-mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243880&CFID=460031057&CFTOKEN=26833464">Assigning Confidence to Conditional Branch Predictions</a></td><td>Erik Jacobsen and Eric Rotenberg and J. E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243881&CFID=460031057&CFTOKEN=26833464">Compiler Synthesized Dynamic Branch Prediction</a></td><td>Scott Mahlke and Balas Natarajan</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243882&CFID=460031057&CFTOKEN=26833464">Wrong-Path Instruction Prefetching</a></td><td>Jim Pierce and Trevor Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243884&CFID=460031057&CFTOKEN=26833464">Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture</a></td><td>Robert Yung</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243885&CFID=460031057&CFTOKEN=26833464">Increasing the Instruction Fetch Rate Via Block-Structured Instruction Set Architectures</a></td><td>Eric Hao and Po-Yung Chang and Marius Evers and Yale N. Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243886&CFID=460031057&CFTOKEN=26833464">Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings</a></td><td>Thomas M. Conte and Sanjeev Banerjia and Sergei Y. Larin and Kishore N. Menezes and Sumedh W. Sathaye</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243887&CFID=460031057&CFTOKEN=26833464">Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors</a></td><td>Shlomit S. Pinter and Adi Yoaz</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243889&CFID=460031057&CFTOKEN=26833464">Exceeding the Dataflow Limit Via Value Prediction</a></td><td>Mikko H. Lipasti and John Paul Shen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243890&CFID=460031057&CFTOKEN=26833464">The Performance Potential of Data Dependence Speculation &Amp; Collapsing</a></td><td>Yiannakis Sazeides and Stamatis Vassiliadis and James E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243892&CFID=460031057&CFTOKEN=26833464">Heuristics for Register-Constrained Software Pipelining</a></td><td>Josep Llosa and Mateo Valero and Eduard Ayguad&#233;</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243893&CFID=460031057&CFTOKEN=26833464">Software Pipelining Loops with Conditional Branches</a></td><td>Mark G. Stoodley and Corinna G. Lee</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243895&CFID=460031057&CFTOKEN=26833464">Combining Loop Transformations Considering Caches and Scheduling</a></td><td>Michael E. Wolf and Dror E. Maydan and Ding-Kai Chen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243898&CFID=460031057&CFTOKEN=26833464">Instruction Scheduling and Executable Editing</a></td><td>Eric Schnarr and James R. Larus</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243900&CFID=460031057&CFTOKEN=26833464">Instruction Scheduling for the HP PA-8000</a></td><td>David A. Dunn and Wei-Chung Hsu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243903&CFID=460031057&CFTOKEN=26833464">Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries</a></td><td>Santosh G. Abraham and Vinod Kathail and Brian L. Deitrich</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243905&CFID=460031057&CFTOKEN=26833464">Custom-Fit Processors: Letting Applications Define Architectures</a></td><td>Joseph A. Fisher and Paolo Faraboschi and Giuseppe Desoli</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243907&CFID=460031057&CFTOKEN=26833464">Optimization for a Superscalar Out-of-Order Machine</a></td><td>Anne M. Holler</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=243909&CFID=460031057&CFTOKEN=26833464">Optimization of Machine Descriptions for Efficient Use</a></td><td>John C. Gyllenhaal and Wen-mei W. Hwu and B. Ramabriohna Rau</td></tr>

  </tbody>
  </table>
  <h3>Micro 1997</h3>
  <table class="table table-striped">
  <thead>
  <tr><th>Paper Title</th><th>Authors</th></tr>
  </thead>
  <tbody>
  <td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266801&CFID=460031057&CFTOKEN=26833464">The Bi-Mode Branch Predictor</a></td><td>Chih-Chieh Lee and I-Cheng K. Chen and Trevor N. Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266802&CFID=460031057&CFTOKEN=26833464">Path-Based Next Trace Prediction</a></td><td>Quinn Jacobson and Eric Rotenberg and James E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266803&CFID=460031057&CFTOKEN=26833464">Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism</a></td><td>Daniel Holmes Friendly and Sanjay Jeram Patel and Yale N. Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266804&CFID=460031057&CFTOKEN=26833464">Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions Into the Reservation Stations Out-of-Order</a></td><td>Jared Stark and Paul Racunas and Yale N. Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266805&CFID=460031057&CFTOKEN=26833464">On High-Bandwidth Data Cache Design for Multi-Issue Processors</a></td><td>Jude A. Rivers and Gary S. Tyson and Edward S. Davidson and Todd M. Austin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266806&CFID=460031057&CFTOKEN=26833464">Run-Time Spatial Locality Detection and Optimization</a></td><td>Teresa L. Johnson and Matthew C. Merten and Wen-Mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266807&CFID=460031057&CFTOKEN=26833464">A Comparison of Data Prefetching On an Access Decoupled and Superscalar Machine</a></td><td>G. P. Jones and N. P. Topham</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266808&CFID=460031057&CFTOKEN=26833464">The Design and Performance of a Conflict-Avoiding Cache</a></td><td>Nigel Topham and Antonio Gonz&#225;lez and Jos&#233; Gonz&#225;lez</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266809&CFID=460031057&CFTOKEN=26833464">Prediction Caches for Superscalar Processors</a></td><td>James E. Bennett and Michael J. Flynn</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266810&CFID=460031057&CFTOKEN=26833464">A Framework for Balancing Control Flow and Predication</a></td><td>David I. August and Wen-mei W. Hwu and Scott A. Mahlke</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266811&CFID=460031057&CFTOKEN=26833464">Evaluation of Scheduling Techniques On a SPARC-Based VLIW Testbed</a></td><td>Seongbae Park and SangMin Shim and Soo-Mook Moon</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266812&CFID=460031057&CFTOKEN=26833464">Tuning Compiler Optimizations for Simultaneous Multithreading</a></td><td>Jack L. Lo and Susan J. Eggers and Henry M. Levy and Sujay S. Parekh and Dean M. Tullsen</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266813&CFID=460031057&CFTOKEN=26833464">Exploiting Dead Value Information</a></td><td>Milo M. Martin and Amir Roth and Charles N. Fischer</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266814&CFID=460031057&CFTOKEN=26833464">Trace Processors</a></td><td>Eric Rotenberg and Quinn Jacobson and Yiannakis Sazeides and Jim Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266815&CFID=460031057&CFTOKEN=26833464">The Multicluster Architecture: Reducing Cycle Time Through Partitioning</a></td><td>Keith I. Farkas and Paul Chow and Norman P. Jouppi and Zvonko Vranesic</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266816&CFID=460031057&CFTOKEN=26833464">Out-of-Order Vector Architectures</a></td><td>Roger Espasa and Mateo Valero and James E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266817&CFID=460031057&CFTOKEN=26833464">Initial Results On the Performance and Cost of Vector Microprocessors</a></td><td>Corinna G. Lee and Derek J. DeVries</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266818&CFID=460031057&CFTOKEN=26833464">The Filter Cache: An Energy Efficient Memory Structure</a></td><td>Johnson Kin and Munish Gupta and William H. Mangione-Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266819&CFID=460031057&CFTOKEN=26833464">Improving Code Density Using Compression Techniques</a></td><td>Charles Lefurgy and Peter Bird and I-Cheng Chen and Trevor Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266820&CFID=460031057&CFTOKEN=26833464">Procedure Based Program Compression</a></td><td>Darko Kirovski and Johnson Kin and William H. Mangione-Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266821&CFID=460031057&CFTOKEN=26833464">Improving the Accuracy and Performance of Memory Communication Through Renaming</a></td><td>Gary S. Tyson and Todd M. Austin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266822&CFID=460031057&CFTOKEN=26833464">Microarchitecture Support for Improving the Performance of Load Target Prediction</a></td><td>Chung-Ho Chen and Akida Wu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266823&CFID=460031057&CFTOKEN=26833464">Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction</a></td><td>Andreas Moshovos and Gurindar S. Sohi</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266824&CFID=460031057&CFTOKEN=26833464">The Predictability of Data Values</a></td><td>Yiannakis Sazeides and James E. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266825&CFID=460031057&CFTOKEN=26833464">Value Profiling</a></td><td>Brad Calder and Peter Feller and Alan Eustace</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266826&CFID=460031057&CFTOKEN=26833464">Can Program Profiling Support Value Prediction?</a></td><td>Freddy Gabbay and Avi Mendelson</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266827&CFID=460031057&CFTOKEN=26833464">Highly Accurate Data Value Prediction Using Hybrid Predictors</a></td><td>Kai Wang and Manoj Franklin</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266828&CFID=460031057&CFTOKEN=26833464">ProfileMe: Hardware Support for Instruction-Level Profiling On Out-of-Order Processors</a></td><td>Jeffrey Dean and James E. Hicks and Carl A. Waldspurger and William E. Weihl and George Chrysos</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266829&CFID=460031057&CFTOKEN=26833464">Procedure Placement Using Temporal Ordering Information</a></td><td>Nikolas Gloy and Trevor Blackwell and Michael D. Smith and Brad Calder</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266830&CFID=460031057&CFTOKEN=26833464">Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling</a></td><td>Todd C. Mowry and Chi-Keung Luk</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266831&CFID=460031057&CFTOKEN=26833464">Available Paralellism in Video Applications</a></td><td>Heng Liao and Andrew Wolfe</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266832&CFID=460031057&CFTOKEN=26833464">MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems</a></td><td>Chunho Lee and Miodrag Potkonjak and William H. Mangione-Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266833&CFID=460031057&CFTOKEN=26833464">Cache Sensitive Modulo Scheduling</a></td><td>F. Jes&#250;s S&#225;nchez and Antonio Gonz&#225;lez</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266835&CFID=460031057&CFTOKEN=26833464">Unroll-and-Jam Using Uniformly Generated Sets</a></td><td>Steve Carr and Yiping Guan</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=266836&CFID=460031057&CFTOKEN=26833464">Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization</a></td><td>Rajiv Gupta and David A. Berson and Jesse Z. Fang</td></tr>

  </tbody>
  </table>
  <h3>Micro 1998</h3>
  <table class="table table-striped">
  <thead>
  <tr><th>Paper Title</th><th>Authors</th></tr>
  </thead>
  <tbody>
  <td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290946&CFID=654418133&CFTOKEN=46174479">A Bandwidth-Efficient Architecture for Media Processing</a></td><td>Scott Rixner and William J. Dally and Ujval J. Kapasi and Brucek Khailany and Abelardo L&#243;pez-Lagunas and Peter R. Mattson and John D. Owens</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290949&CFID=654418133&CFTOKEN=46174479">Exploiting Instruction Level Parallelism in Geometry Processing for Three Dimensional Graphics Applications</a></td><td>Chia-Lin Yang and Barton Sano and Alvin R. Lebeck</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290951&CFID=654418133&CFTOKEN=46174479">Simple Vector Microprocessors for Multimedia Applications</a></td><td>Corinna G. Lee and Mark G. Stoodley</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290952&CFID=654418133&CFTOKEN=46174479">Evaluating MMX Technology Using DSP and Multimedia Applications</a></td><td>Ravi Bhargava and Lizy K. John and Brian L. Evans and Ramesh Radhakrishnan</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290955&CFID=654418133&CFTOKEN=46174479">Analyzing the Working Set Characteristics of Branch Execution</a></td><td>Sangwook P. Kim and Gary S. Tyson</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290960&CFID=654418133&CFTOKEN=46174479">Dataflow Analysis of Branch Mispredictions and Its Application to Early Resolution of Branch Outcomes</a></td><td>Alexandre Farcy and Olivier Temam and Roger Espasa and Toni Juan</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290962&CFID=654418133&CFTOKEN=46174479">The YAGS Branch Prediction Scheme</a></td><td>A. N. Eden and T. Mudge</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290963&CFID=654418133&CFTOKEN=46174479">Task Selection for a Multiscalar Processor</a></td><td>T. N. Vijaykumar and Gurindar S. Sohi</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290964&CFID=654418133&CFTOKEN=46174479">Split-Path Enhanced Pipeline Scheduling for Loops with Control Flows</a></td><td>SangMin Shim and Soo-Mook Moon</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290966&CFID=654418133&CFTOKEN=46174479">Effective Cluster Assignment for Modulo Scheduling</a></td><td>Erik Nystrom and Alexandre E. Eichenberger</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290968&CFID=654418133&CFTOKEN=46174479">Better Global Scheduling Using Path Profiles</a></td><td>Cliff Young and Michael D. Smith</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290969&CFID=654418133&CFTOKEN=46174479">Predictive Techniques for Aggressive Load Speculation</a></td><td>Glenn Reinman and Brad Calder</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290971&CFID=654418133&CFTOKEN=46174479">Compiler-Directed Early Load-Address Generation</a></td><td>Ben-Chung Cheng and Daniel A. Connors and Wen-mei W. Hwu</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290973&CFID=654418133&CFTOKEN=46174479">Load Latency Tolerance in Dynamically Scheduled Processors</a></td><td>Srikanth T. Srinivasan and Alvin R. Lebeck</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290975&CFID=654418133&CFTOKEN=46174479">Improving I/O Performance with a Conditional Store Buffer</a></td><td>Lambert Schaelicke and Al Davis</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290977&CFID=654418133&CFTOKEN=46174479">Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors</a></td><td>Daniel Holmes Friendly and Sanjay Jeram Patel and Yale N. Patt</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290979&CFID=654418133&CFTOKEN=46174479">Cooperative Prefetching: Compiler and Hardware Support for Effective Instruction Prefetching in Modern Processors</a></td><td>Chi-Keung Luk and Todd C. Mowry</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290981&CFID=654418133&CFTOKEN=46174479">Code Compression Based On Operand Factorization</a></td><td>Guido Araujo and Paulo Centoducatte and Mario Cartes and Ricardo Pannain</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290983&CFID=654418133&CFTOKEN=46174479">Understanding the Differences Between Value Prediction and Instruction Reuse</a></td><td>Avinash Sodani and Gurindar S. Sohi</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290985&CFID=654418133&CFTOKEN=46174479">A Novel Renaming Scheme to Exploit Value Temporal Locality Through Physical Register Reuse and Unification</a></td><td>Stephen Jourdan and Ronny Ronen and Michael Bekerman and Bishara Shomar and Adi Yoaz</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290988&CFID=654418133&CFTOKEN=46174479">A Dynamic Multithreading Processor</a></td><td>Haitham Akkary and Michael A. Driscoll</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290990&CFID=654418133&CFTOKEN=46174479">Widening Resources: A Cost-Effective Technique for Aggressive ILP Architectures</a></td><td>David L&#243;pez and Josep Llosa and Mateo Valero and Eduard Ayguad&#233;</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290993&CFID=654418133&CFTOKEN=46174479">The Cascaded Predictor: Economical and Adaptive Branch Target Prediction</a></td><td>Karel Driesen and Urs H&#246;lzle</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290994&CFID=654418133&CFTOKEN=46174479">Improving Prediction for Procedure Returns with Return-Address-Stack Repair Mechanisms</a></td><td>Kevin Skadron and Pritpal S. Ahuja and Margaret Martonosi and Douglas W. Clark</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290997&CFID=654418133&CFTOKEN=46174479">Predicting Indirect Branches Via Data Compression</a></td><td>John Kalamatianos and David R. Kaeli</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=290999&CFID=654418133&CFTOKEN=46174479">Improving Locality Using Loop and Data Transformations in an Integrated Framework</a></td><td>M. Kandemir and A. Choudhary and J. Ramanujam and P. Banerjee</td></tr>
<td width="60%"><a href="http://dl.acm.org/citation.cfm?id=291002&CFID=654418133&CFTOKEN=46174479">Precise Register Allocation for Irregular Architectures</a></td><td>Timothy Kong and Kent D. Wilken</td></tr>
<td><a href="http://dl.acm.org/citation.cfm?id=291004&CFID=654418133&CFTOKEN=46174479">Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures</a></td><td>Emre &#214;zer and Sanjeev Banerjia and Thomas M. Conte</td></tr>

  </tbody>
  </table>
  
</div>
</body>
</html>
