EESchema-LIBRARY Version 2.3
DEF ﻿Z390 U 0 20 Y Y 13 L N
F0 "U" 200 250 50 H V L CNN
F1 "﻿Z390" 200 150 50 H V L CNN
F2 "" 200 50 50 H I L CNN
F3 "" 200 -150 50 H I L CNN
DRAW
X GPP_B11/I2S_MCLK AP29 0 0 200 R 50 50 1 1 O 
X GPP_B14/SPKR AW29 0 -100 200 R 50 50 1 1 O 
X GPP_D5/I2S2_SFRM/CNV_RF_RESET# BE16 0 -200 200 R 50 50 1 1 O 
X GPP_D6/I2S2_TXD/MODEM_CLKREQ BA17 0 -300 200 R 50 50 1 1 O 
X GPP_D7/I2S2_RXD AW18 0 -400 200 R 50 50 1 1 I 
X GPP_D8/I2S2_SCLK AV18 0 -500 200 R 50 50 1 1 O 
X GPP_D17/DMIC_CLK1/SNDW3_CLK AW15 0 -600 200 R 50 50 1 1 O 
X GPP_D18/DMIC_DATA1/SNDW3_DATA AV16 0 -700 200 R 50 50 1 1 B 
X GPP_D19/DMIC_CLK0/SNDW4_CLK BD16 0 -800 200 R 50 50 1 1 O 
X GPP_D20/DMIC_DATA0/SNDW4_DATA BF15 0 -900 200 R 50 50 1 1 B 
X HDACPU_SCLK AM3 0 -1000 200 R 50 50 1 1 O 
X HDACPU_SDI AN3 0 -1100 200 R 50 50 1 1 I 
X HDACPU_SDO AM2 0 -1200 200 R 50 50 1 1 O 
X HDA_BCLK/I2S0_SCLK BD11 0 -1300 200 R 50 50 1 1 O 
X HDA_RST#/I2S1_SCLK BE10 0 -1400 200 R 50 50 1 1 O 
X HDA_SDI0/I2S0_RXD BE11 0 -1500 200 R 50 50 1 1 B 
X HDA_SDI1/I2S1_RXD BF10 0 -1600 200 R 50 50 1 1 B 
X HDA_SDO/I2S0_TXD BF12 0 -1700 200 R 50 50 1 1 O 
X HDA_SYNC/I2S0_SFRM BG13 0 -1800 200 R 50 50 1 1 O 
X I2S1_SFRM/SNDW2_CLK BD12 0 -1900 200 R 50 50 1 1 O 
S 200 100 1800 -2000 1 1 10 f
X CLKIN_XTAL R6 0 0 200 R 50 50 2 1 I 
X CLKOUT_ITPXDP_N Y3 0 -100 200 R 50 50 2 1 O 
X CLKOUT_ITPXDP_P Y4 0 -200 200 R 50 50 2 1 O 
X GPP_A10/CLKOUT_LPC1 BB34 0 -300 200 R 50 50 2 1 O 
X GPP_A16/CLKOUT_48 BE33 0 -400 200 R 50 50 2 1 O 
X RTCRST# BE47 0 -500 200 R 50 50 2 1 I 
X RTCX1 BA49 0 -600 200 R 50 50 2 1 I 
X RTCX2 BA48 0 -700 200 R 50 50 2 1 O 
X SRTCRST# BD46 0 -800 200 R 50 50 2 1 I 
X XCLK_BIASREF T3 0 -900 200 R 50 50 2 1 B 
X XTAL_IN U10 0 -1000 200 R 50 50 2 1 I 
X XTAL_OUT U9 0 -1100 200 R 50 50 2 1 O 
S 200 100 1200 -1200 2 1 10 f
X CLKOUT_CPUBCLK_N C8 0 0 200 R 50 50 3 1 O 
X CLKOUT_CPUBCLK_P B8 0 -100 200 R 50 50 3 1 O 
X CLKOUT_CPUNSSC_N C6 0 -200 200 R 50 50 3 1 O 
X CLKOUT_CPUNSSC_P D7 0 -300 200 R 50 50 3 1 O 
X CLKOUT_CPUPCIBCLK_N B6 0 -400 200 R 50 50 3 1 O 
X CLKOUT_CPUPCIBCLK_P A6 0 -500 200 R 50 50 3 1 O 
X CPUPWRGD AE3 0 -600 200 R 50 50 3 1 O 
X CPU_TRST# AM4 0 -700 200 R 50 50 3 1 B 
X DMI0_RXN K34 0 -800 200 R 50 50 3 1 I 
X DMI0_RXP J35 0 -900 200 R 50 50 3 1 I 
X DMI0_TXN C33 0 -1000 200 R 50 50 3 1 O 
X DMI0_TXP B33 0 -1100 200 R 50 50 3 1 O 
X DMI1_RXN G33 0 -1200 200 R 50 50 3 1 I 
X DMI1_RXP F34 0 -1300 200 R 50 50 3 1 I 
X DMI1_TXN C32 0 -1400 200 R 50 50 3 1 O 
X DMI1_TXP B32 0 -1500 200 R 50 50 3 1 O 
X DMI2_RXN K32 0 -1600 200 R 50 50 3 1 I 
X DMI2_RXP J32 0 -1700 200 R 50 50 3 1 I 
X DMI2_TXN C31 0 -1800 200 R 50 50 3 1 O 
X DMI2_TXP B31 0 -1900 200 R 50 50 3 1 O 
X DMI3_RXN G30 0 -2000 200 R 50 50 3 1 I 
X DMI3_RXP F30 0 -2100 200 R 50 50 3 1 I 
X DMI3_TXN C29 0 -2200 200 R 50 50 3 1 O 
X DMI3_TXP B29 0 -2300 200 R 50 50 3 1 O 
X GPP_B3/CPU_GP2 BF32 0 -2400 200 R 50 50 3 1 I 
X GPP_B4/CPU_GP3 BC33 0 -2500 200 R 50 50 3 1 I 
X GPP_E3/CPU_GP0 AL47 0 -2600 200 R 50 50 3 1 I 
X GPP_E7/CPU_GP1 AM45 0 -2700 200 R 50 50 3 1 I 
X PECI AF2 0 -2800 200 R 50 50 3 1 B 
X PLTRST_CPU# AG5 0 -2900 200 R 50 50 3 1 O 
X PM_DOWN AE2 0 -3000 200 R 50 50 3 1 I 
X PM_SYNC AF3 0 -3100 200 R 50 50 3 1 O 
X THRMTRIP# AD3 0 -3200 200 R 50 50 3 1 I 
S 200 100 1200 -3300 3 1 10 f
X GPP_F19/eDP_VDDEN AV44 0 0 200 R 50 50 4 1 O 
X GPP_F20/eDP_BKLTEN AV46 0 -100 200 R 50 50 4 1 O 
X GPP_F21/eDP_BKLTCTL AU48 0 -200 200 R 50 50 4 1 O 
X GPP_F22/DDPF_CTRLCLK AT49 0 -300 200 R 50 50 4 1 B 
X GPP_F23/DDPF_CTRLDATA AN40 0 -400 200 R 50 50 4 1 B 
X GPP_I0/DDPB_HPD0/DISP_MISC0 AT6 0 -500 200 R 50 50 4 1 I 
X GPP_I1/DDPC_HPD1/DISP_MISC1 AN10 0 -600 200 R 50 50 4 1 I 
X GPP_I2/DDPD_HPD2/DISP_MISC2 AP9 0 -700 200 R 50 50 4 1 I 
X GPP_I3/DDPF_HPD3/DISP_MISC3 AL15 0 -800 200 R 50 50 4 1 I 
X GPP_I4/EDP_HPD/DISP_MISC4 AN6 0 -900 200 R 50 50 4 1 I 
X GPP_I5/DDPB_CTRLCLK AL13 0 -1000 200 R 50 50 4 1 B 
X GPP_I6/DDPB_CTRLDATA AR8 0 -1100 200 R 50 50 4 1 B 
X GPP_I7/DDPC_CTRLCLK AN13 0 -1200 200 R 50 50 4 1 B 
X GPP_I8/DDPC_CTRLDATA AL10 0 -1300 200 R 50 50 4 1 B 
X GPP_I9/DDPD_CTRLCLK AL9 0 -1400 200 R 50 50 4 1 B 
X GPP_I10/DDPD_CTRLDATA AR3 0 -1500 200 R 50 50 4 1 B 
S 200 100 1600 -1600 4 1 10 f
X CLKOUT_PCIE_N0 AJ6 0 0 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N1 AH9 0 -100 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N2 AE14 0 -200 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N3 AE6 0 -300 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N4 AC2 0 -400 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N5 AB2 0 -500 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N6 W4 0 -600 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N7 W7 0 -700 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N8 AC14 0 -800 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N9 U2 0 -900 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N10 AC9 0 -1000 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N11 AE9 0 -1100 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N12 AC7 0 -1200 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N13 AA1 0 -1300 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N14 T2 0 -1400 200 R 50 50 5 1 O 
X CLKOUT_PCIE_N15 V2 0 -1500 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P0 AJ7 0 -1600 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P1 AH10 0 -1700 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P2 AE15 0 -1800 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P3 AE7 0 -1900 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P4 AC3 0 -2000 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P5 AB3 0 -2100 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P6 W3 0 -2200 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P7 W6 0 -2300 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P8 AC15 0 -2400 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P9 U3 0 -2500 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P10 AC11 0 -2600 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P11 AE11 0 -2700 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P12 AC6 0 -2800 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P13 Y2 0 -2900 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P14 T1 0 -3000 200 R 50 50 5 1 O 
X CLKOUT_PCIE_P15 V3 0 -3100 200 R 50 50 5 1 O 
X GPP_B5/SRCCLKREQ0# BF31 0 -3200 200 R 50 50 5 1 B 
X GPP_B6/SRCCLKREQ1# BE31 0 -3300 200 R 50 50 5 1 B 
X GPP_B7/SRCCLKREQ2# AR32 0 -3400 200 R 50 50 5 1 B 
X GPP_B8/SRCCLKREQ3# BB30 0 -3500 200 R 50 50 5 1 B 
X GPP_B9/SRCCLKREQ4# BA30 0 -3600 200 R 50 50 5 1 B 
X GPP_B10/SRCCLKREQ5# AN29 0 -3700 200 R 50 50 5 1 B 
X GPP_E0/SATAXPCIE0/SATAGP0 AH41 0 -3800 200 R 50 50 5 1 B 
X GPP_E1/SATAXPCIE1/SATAGP1 AJ43 0 -3900 200 R 50 50 5 1 B 
X GPP_E2/SATAXPCIE2/SATAGP2 AK47 0 -4000 200 R 50 50 5 1 B 
X GPP_E4/SATA_DEVSLP0 AL48 0 -4100 200 R 50 50 5 1 B 
X GPP_E5/SATA_DEVSLP1 AH35 0 -4200 200 R 50 50 5 1 B 
X GPP_E6/SATA_DEVSLP2 AH40 0 -4300 200 R 50 50 5 1 B 
X GPP_E8/SATALED# AK48 0 -4400 200 R 50 50 5 1 O 
X GPP_F0/SATAXPCIE3/SATAGP3 AN47 0 -4500 200 R 50 50 5 1 B 
X GPP_F1/SATAXPCIE4/SATAGP4 AM46 0 -4600 200 R 50 50 5 1 B 
X GPP_F2/SATAXPCIE5/SATAGP5 AM43 0 -4700 200 R 50 50 5 1 B 
X GPP_F3/SATAXPCIE6/SATAGP6 AM47 0 -4800 200 R 50 50 5 1 B 
X GPP_F4/SATAXPCIE7/SATAGP7 AM48 0 -4900 200 R 50 50 5 1 B 
X GPP_F5/SATA_DEVSLP3 AP48 0 -5000 200 R 50 50 5 1 B 
X GPP_F6/SATA_DEVSLP4 AR47 0 -5100 200 R 50 50 5 1 B 
X GPP_F7/SATA_DEVSLP5 AN46 0 -5200 200 R 50 50 5 1 B 
X GPP_F8/SATA_DEVSLP6 AN37 0 -5300 200 R 50 50 5 1 B 
X GPP_F9/SATA_DEVSLP7 AP47 0 -5400 200 R 50 50 5 1 B 
X GPP_F10/SATA_SCLOCK AR42 0 -5500 200 R 50 50 5 1 B 
X GPP_F11/SATA_SLOAD AR48 0 -5600 200 R 50 50 5 1 B 
X GPP_F12/SATA_SDATAOUT1 AU46 0 -5700 200 R 50 50 5 1 B 
X GPP_F13/SATA_SDATAOUT0 AU47 0 -5800 200 R 50 50 5 1 B 
X GPP_H0/SRCCLKREQ6# AE47 0 -5900 200 R 50 50 5 1 B 
X GPP_H1/SRCCLKREQ7# AC48 0 -6000 200 R 50 50 5 1 B 
X GPP_H2/SRCCLKREQ8# AE41 0 -6100 200 R 50 50 5 1 B 
X GPP_H3/SRCCLKREQ9# AF48 0 -6200 200 R 50 50 5 1 B 
X GPP_H4/SRCCLKREQ10# AC41 0 -6300 200 R 50 50 5 1 B 
X GPP_H5/SRCCLKREQ11# AC39 0 -6400 200 R 50 50 5 1 B 
X GPP_H6/SRCCLKREQ12# AE39 0 -6500 200 R 50 50 5 1 B 
X GPP_H7/SRCCLKREQ13# AB48 0 -6600 200 R 50 50 5 1 B 
X GPP_H8/SRCCLKREQ14# AC44 0 -6700 200 R 50 50 5 1 B 
X GPP_H9/SRCCLKREQ15# AC43 0 -6800 200 R 50 50 5 1 B 
X PCIE9_RXP F36 0 -6900 200 R 50 50 5 1 I 
X PCIE9_TXN C34 0 -7000 200 R 50 50 5 1 O 
X PCIE9_TXP D34 0 -7100 200 R 50 50 5 1 O 
S 200 100 1500 -7200 5 1 10 f
X GPD7 BE41 0 0 200 R 50 50 6 1 B 
X GPP_A11/PME#/SD_VDD2_PWR_EN# BE36 0 -100 200 R 50 50 6 1 B 
X GPP_A12/BM_BUSY#/ISH_GP6/SX_EXIT_HOLDOFF# BF36 0 -200 200 R 50 50 6 1 O 
X GPP_A13/SUSWARN#/SUSPWRDNACK BC37 0 -300 200 R 50 50 6 1 O 
X GPP_A17/SD_VDD1_PWR_EN#/ISH_GP7 BD38 0 -400 200 R 50 50 6 1 B 
X GPP_B23/SML1ALERT#/PCHHOT# BD33 0 -500 200 R 50 50 6 1 B 
X GPP_C8/UART0_RXD BE23 0 -600 200 R 50 50 6 1 I 
X GPP_C9/UART0_TXD BB24 0 -700 200 R 50 50 6 1 O 
X GPP_C10/UART0_RTS# BA24 0 -800 200 R 50 50 6 1 O 
X GPP_C11/UART0_CTS# AP24 0 -900 200 R 50 50 6 1 I 
X GPP_C16/I2C0_SDA BF23 0 -1000 200 R 50 50 6 1 B 
X GPP_C17/I2C0_SCL BC22 0 -1100 200 R 50 50 6 1 B 
X GPP_C18/I2C1_SDA BF21 0 -1200 200 R 50 50 6 1 B 
X GPP_C19/I2C1_SCL BE21 0 -1300 200 R 50 50 6 1 B 
X GPP_C20/UART2_RXD BD20 0 -1400 200 R 50 50 6 1 I 
X GPP_C21/UART2_TXD BE20 0 -1500 200 R 50 50 6 1 O 
X GPP_C22/UART2_RTS# AW21 0 -1600 200 R 50 50 6 1 O 
X GPP_C23/UART2_CTS# AV21 0 -1700 200 R 50 50 6 1 I 
X GPP_D0/SPI1_CS#/SBK0/BK0 BF19 0 -1800 200 R 50 50 6 1 O 
X GPP_D1/SPI1_CLK/SBK1/BK1 BE19 0 -1900 200 R 50 50 6 1 O 
X GPP_D2/SPI1_MISO/SBK2/BK2 BE18 0 -2000 200 R 50 50 6 1 I 
X GPP_D3/SPI1_MOSI/SBK3/BK3 BF18 0 -2100 200 R 50 50 6 1 B 
X GPP_D21/SPI1_IO2 BD17 0 -2200 200 R 50 50 6 1 B 
X GPP_D22/SPI1_IO3 BC17 0 -2300 200 R 50 50 6 1 B 
X GPP_G0/SD_CMD AW13 0 -2400 200 R 50 50 6 1 B 
X GPP_G1/SD_DATA0 BE9 0 -2500 200 R 50 50 6 1 B 
X GPP_G2/SD_DATA1 BF8 0 -2600 200 R 50 50 6 1 B 
X GPP_G3/SD_DATA2 BF9 0 -2700 200 R 50 50 6 1 B 
X GPP_G4/SD_DATA3 BG8 0 -2800 200 R 50 50 6 1 B 
X GPP_G5/SD_CD# BE8 0 -2900 200 R 50 50 6 1 B 
X GPP_G6/SD_CLK BD8 0 -3000 200 R 50 50 6 1 B 
X GPP_G7/SD_WP AV13 0 -3100 200 R 50 50 6 1 B 
X GPP_H23/TIME_SYNC0 AJ47 0 -3200 200 R 50 50 6 1 I 
X GPP_J2 AW3 0 -3300 200 R 50 50 6 1 B 
X GPP_J3 AT10 0 -3400 200 R 50 50 6 1 B 
X GPP_J10 AV7 0 -3500 200 R 50 50 6 1 B 
X GPP_J11/A4WP_PRESENT AR13 0 -3600 200 R 50 50 6 1 B 
X GPP_K0 L47 0 -3700 200 R 50 50 6 1 B 
X GPP_K1 L46 0 -3800 200 R 50 50 6 1 B 
X GPP_K10 V48 0 -3900 200 R 50 50 6 1 B 
X GPP_K11 W47 0 -4000 200 R 50 50 6 1 B 
X SPI0_CLK AW47 0 -4100 200 R 50 50 6 1 O 
X SPI0_CS0# AY47 0 -4200 200 R 50 50 6 1 O 
X SPI0_CS1# AW48 0 -4300 200 R 50 50 6 1 O 
X SPI0_CS2# AT40 0 -4400 200 R 50 50 6 1 O 
X SPI0_IO2 AY48 0 -4500 200 R 50 50 6 1 B 
X SPI0_IO3 BA46 0 -4600 200 R 50 50 6 1 B 
X SPI0_MISO BA45 0 -4700 200 R 50 50 6 1 I 
X SPI0_MOSI AU41 0 -4800 200 R 50 50 6 1 O 
S 200 100 2300 -4900 6 1 10 f
X GPP_B0/GSPI0_CS1# BE29 0 0 200 R 50 50 7 1 O 
X GPP_B1/GSPI1_CS1#/TIME_SYNC1 BF33 0 -100 200 R 50 50 7 1 O 
X GPP_B15/GSPI0_CS0# BB26 0 -200 200 R 50 50 7 1 O 
X GPP_B16/GSPI0_CLK BF29 0 -300 200 R 50 50 7 1 O 
X GPP_B17/GSPI0_MISO BD29 0 -400 200 R 50 50 7 1 I 
X GPP_B18/GSPI0_MOSI BE30 0 -500 200 R 50 50 7 1 O 
X GPP_B19/GSPI1_CS0# AW26 0 -600 200 R 50 50 7 1 O 
X GPP_B20/GSPI1_CLK AU26 0 -700 200 R 50 50 7 1 O 
X GPP_B21/GSPI1_MISO BD30 0 -800 200 R 50 50 7 1 I 
X GPP_B22/GSPI1_MOSI BA26 0 -900 200 R 50 50 7 1 O 
X GPP_C0/SMBCLK BE26 0 -1000 200 R 50 50 7 1 B 
X GPP_C1/SMBDATA BF26 0 -1100 200 R 50 50 7 1 B 
X GPP_C2/SMBALERT# BE25 0 -1200 200 R 50 50 7 1 B 
X GPP_C3/SML0CLK BF25 0 -1300 200 R 50 50 7 1 B 
X GPP_C4/SML0DATA BE24 0 -1400 200 R 50 50 7 1 B 
X GPP_C5/SML0ALERT# BF24 0 -1500 200 R 50 50 7 1 B 
X GPP_C6/SML1CLK BF27 0 -1600 200 R 50 50 7 1 B 
X GPP_C7/SML1DATA BE27 0 -1700 200 R 50 50 7 1 B 
X GPP_I11/M2_SKT2_CFG0 AP3 0 -1800 200 R 50 50 7 1 B 
X GPP_I12/M2_SKT2_CFG1 AP2 0 -1900 200 R 50 50 7 1 B 
X GPP_I13/M2_SKT2_CFG2 AN4 0 -2000 200 R 50 50 7 1 B 
X GPP_I14/M2_SKT2_CFG3 AM7 0 -2100 200 R 50 50 7 1 B 
X GPP_K2 U48 0 -2200 200 R 50 50 7 1 B 
X GPP_K3 U47 0 -2300 200 R 50 50 7 1 B 
X GPP_K4 N48 0 -2400 200 R 50 50 7 1 B 
X GPP_K5 N47 0 -2500 200 R 50 50 7 1 B 
X GPP_K6 P47 0 -2600 200 R 50 50 7 1 B 
X GPP_K7 R46 0 -2700 200 R 50 50 7 1 B 
X GPP_K8 P48 0 -2800 200 R 50 50 7 1 B 
X GPP_K9 V47 0 -2900 200 R 50 50 7 1 B 
X GPP_K12/GSXDOUT Y46 0 -3000 200 R 50 50 7 1 O 
X GPP_K13/GSXSLOAD Y48 0 -3100 200 R 50 50 7 1 O 
X GPP_K14/GSXDIN W46 0 -3200 200 R 50 50 7 1 I 
X GPP_K15/GSXSRESET# AA45 0 -3300 200 R 50 50 7 1 O 
X GPP_K16/GSXCLK Y47 0 -3400 200 R 50 50 7 1 O 
X GPP_K20 T46 0 -3500 200 R 50 50 7 1 B 
X GPP_K21 T45 0 -3600 200 R 50 50 7 1 B 
X PRDY# AM5 0 -3700 200 R 50 50 7 1 B 
X PREQ# AL2 0 -3800 200 R 50 50 7 1 B 
X RSMRST# BA47 0 -3900 200 R 50 50 7 1 I 
X TP AL35 0 -4000 200 R 50 50 7 1 B 
X TP AN35 0 -4100 200 R 50 50 7 1 B 
X TRIGGER_IN AK2 0 -4200 200 R 50 50 7 1 B 
X TRIGGER_OUT AK3 0 -4300 200 R 50 50 7 1 B 
S 200 100 1700 -4400 7 1 10 f
X CL_CLK AR2 0 0 200 R 50 50 8 1 B 
X CL_DATA AT5 0 -100 200 R 50 50 8 1 B 
X CL_RST# AU4 0 -200 200 R 50 50 8 1 O 
X CNV_WR_CLKN BD4 0 -300 200 R 50 50 8 1 I 
X CNV_WR_CLKP BE3 0 -400 200 R 50 50 8 1 I 
X CNV_WR_D0N BB3 0 -500 200 R 50 50 8 1 O 
X CNV_WR_D0P BB4 0 -600 200 R 50 50 8 1 O 
X CNV_WR_D1N BA3 0 -700 200 R 50 50 8 1 O 
X CNV_WR_D1P BA2 0 -800 200 R 50 50 8 1 O 
X CNV_WT_CLKN BC5 0 -900 200 R 50 50 8 1 O 
X CNV_WT_CLKP BB6 0 -1000 200 R 50 50 8 1 O 
X CNV_WT_D0N BE6 0 -1100 200 R 50 50 8 1 O 
X CNV_WT_D0P BD7 0 -1200 200 R 50 50 8 1 O 
X CNV_WT_D1N BG6 0 -1300 200 R 50 50 8 1 O 
X CNV_WT_D1P BF6 0 -1400 200 R 50 50 8 1 O 
X CNV_WT_RCOMP BA1 0 -1500 200 R 50 50 8 1 I 
X GPP_A0/RCIN#/ESPI_ALERT1# BE39 0 -1600 200 R 50 50 8 1 B 
X GPP_A1/LAD0/ESPI_IO0 BB39 0 -1700 200 R 50 50 8 1 B 
X GPP_A2/LAD1/ESPI_IO1 AW37 0 -1800 200 R 50 50 8 1 B 
X GPP_A3/LAD2/ESPI_IO2 AV37 0 -1900 200 R 50 50 8 1 B 
X GPP_A4/LAD3/ESPI_IO3 BA38 0 -2000 200 R 50 50 8 1 B 
X GPP_A5/LFRAME#/ESPI_CS0# BE38 0 -2100 200 R 50 50 8 1 O 
X GPP_A6/SERIRQ/ESPI_CS1# AW35 0 -2200 200 R 50 50 8 1 O 
X GPP_A7/PIRQA#/ESPI_ALERT0# BA36 0 -2300 200 R 50 50 8 1 B 
X GPP_A9/CLKOUT_LPC0/ESPI_CLK BB36 0 -2400 200 R 50 50 8 1 O 
X GPP_A14/SUS_STAT#/ESPI_RESET# BF38 0 -2500 200 R 50 50 8 1 O 
X GPP_J0/CNV_PA_BLANKING AV6 0 -2600 200 R 50 50 8 1 I 
X GPP_J4/CNV_BRI_DT/UART0B_RTS# AV4 0 -2700 200 R 50 50 8 1 O 
X GPP_J5/CNV_BRI_RSP/UART0B_RXD AY2 0 -2800 200 R 50 50 8 1 I 
X GPP_J6/CNV_RGI_DT/UART0B_TXD BA4 0 -2900 200 R 50 50 8 1 O 
X GPP_J7/CNV_RGI_RSP/UART0B_CTS# AV3 0 -3000 200 R 50 50 8 1 I 
X GPP_J8/CNV_MFUART2_RXD AW2 0 -3100 200 R 50 50 8 1 I 
X GPP_J9/CNV_MFUART2_TXD AU9 0 -3200 200 R 50 50 8 1 O 
X GPP_K17/ADR_COMPLETE R47 0 -3300 200 R 50 50 8 1 B 
X GPP_K18/NMI# T47 0 -3400 200 R 50 50 8 1 B 
X GPP_K19/SMI# T48 0 -3500 200 R 50 50 8 1 B 
X GPP_K22/IMGCLKOUT0 L48 0 -3600 200 R 50 50 8 1 B 
X GPP_K23/IMGCLKOUT1 M45 0 -3700 200 R 50 50 8 1 B 
S 200 100 1800 -3800 8 1 10 f
X GPP_A18/ISH_GP0 BF35 0 0 200 R 50 50 9 1 B 
X GPP_A19/ISH_GP1 BD34 0 -100 200 R 50 50 9 1 B 
X GPP_A20/ISH_GP2 BE34 0 -200 200 R 50 50 9 1 B 
X GPP_A21/ISH_GP3 BA33 0 -300 200 R 50 50 9 1 B 
X GPP_A22/ISH_GP4 AW32 0 -400 200 R 50 50 9 1 B 
X GPP_A23/ISH_GP5 AV34 0 -500 200 R 50 50 9 1 B 
X GPP_C12/UART1_RXD/ISH_UART1_RXD AU24 0 -600 200 R 50 50 9 1 I 
X GPP_C13/UART1_TXD/ISH_UART1_TXD AP21 0 -700 200 R 50 50 9 1 O 
X GPP_C14/UART1_RTS#/ISH_UART1_RTS# AW24 0 -800 200 R 50 50 9 1 O 
X GPP_C15/UART1_CTS#/ISH_UART1_CTS# BD21 0 -900 200 R 50 50 9 1 I 
X GPP_D4/ISH_I2C2_SDA/I2C3_SDA/SBK4/BK4 BE15 0 -1000 200 R 50 50 9 1 B 
X GPP_D9/ISH_SPI_CS#/GSPI2_CS0# BA20 0 -1100 200 R 50 50 9 1 O 
X GPP_D10/ISH_SPI_CLK/GSPI2_CLK BB20 0 -1200 200 R 50 50 9 1 O 
X GPP_D11/ISH_SPI_MISO/GP_BSSB_CLK//GSPI2_MISO BB16 0 -1300 200 R 50 50 9 1 I 
X GPP_D12/ISH_SPI_MOSI/GP_BSSB_DI//GSPI2_MOSI AN18 0 -1400 200 R 50 50 9 1 O 
X GPP_D13/ISH_UART0_RXD/I2C2_SDA BE17 0 -1500 200 R 50 50 9 1 I 
X GPP_D14/ISH_UART0_TXD/I2C2_SCL BF17 0 -1600 200 R 50 50 9 1 O 
X GPP_D15/ISH_UART0_RTS#/GSPI2_CS1#/CNV_WFEN AR18 0 -1700 200 R 50 50 9 1 O 
X GPP_D16/ISH_UART0_CTS#/CNV_WCEN BF14 0 -1800 200 R 50 50 9 1 I 
X GPP_D23/ISH_I2C2_SCL/I2C3_SCL BE14 0 -1900 200 R 50 50 9 1 B 
X GPP_H19/ISH_I2C0_SDA AH46 0 -2000 200 R 50 50 9 1 B 
X GPP_H20/ISH_I2C0_SCL AG45 0 -2100 200 R 50 50 9 1 B 
X GPP_H21/ISH_I2C1_SDA AH48 0 -2200 200 R 50 50 9 1 B 
X GPP_H22/ISH_I2C1_SCL AH47 0 -2300 200 R 50 50 9 1 B 
S 200 100 2500 -2400 9 1 10 f
X DCPRTC[2] BF47 0 0 200 R 50 50 10 1 N 
X DCPRTC[2] BG47 0 1 200 R 50 50 10 1 N N
X GPPJ_RCOMP_1P8 BD1 0 -100 200 R 50 50 10 1 O 
X GPPJ_RCOMP_1P8 BE1 0 -200 200 R 50 50 10 1 O 
X GPPJ_RCOMP_1P8 BE2 0 -300 200 R 50 50 10 1 O 
X RSVD[30] BC1 0 -400 200 R 50 50 10 1 N 
X RSVD[30] AH14 0 -399 200 R 50 50 10 1 N N
X RSVD[30] AH15 1 -399 200 R 50 50 10 1 N N
X RSVD[30] R32 2 -399 200 R 50 50 10 1 N N
X RSVD[30] N32 3 -399 200 R 50 50 10 1 N N
X RSVD[30] U35 4 -399 200 R 50 50 10 1 N N
X RSVD[30] U37 5 -399 200 R 50 50 10 1 N N
X RSVD[30] R15 6 -399 200 R 50 50 10 1 N N
X RSVD[30] R13 7 -399 200 R 50 50 10 1 N N
X RSVD[30] U13 8 -399 200 R 50 50 10 1 N N
X RSVD[30] Y35 9 -399 200 R 50 50 10 1 N N
X RSVD[30] Y36 10 -399 200 R 50 50 10 1 N N
X RSVD[30] Y15 11 -399 200 R 50 50 10 1 N N
X RSVD[30] Y14 12 -399 200 R 50 50 10 1 N N
X RSVD[30] M29 13 -399 200 R 50 50 10 1 N N
X RSVD[30] K29 14 -399 200 R 50 50 10 1 N N
X RSVD[30] E28 15 -399 200 R 50 50 10 1 N N
X RSVD[30] D29 16 -399 200 R 50 50 10 1 N N
X RSVD[30] M26 17 -399 200 R 50 50 10 1 N N
X RSVD[30] L26 18 -399 200 R 50 50 10 1 N N
X RSVD[30] C27 19 -399 200 R 50 50 10 1 N N
X RSVD[30] B27 20 -399 200 R 50 50 10 1 N N
X RSVD[30] G26 21 -399 200 R 50 50 10 1 N N
X RSVD[30] F26 22 -399 200 R 50 50 10 1 N N
X RSVD[30] B26 23 -399 200 R 50 50 10 1 N N
X RSVD[30] C26 24 -399 200 R 50 50 10 1 N N
X RSVD[30] R24 25 -399 200 R 50 50 10 1 N N
X RSVD[30] P24 26 -399 200 R 50 50 10 1 N N
X RSVD[30] B25 27 -399 200 R 50 50 10 1 N N
X RSVD[30] A25 28 -399 200 R 50 50 10 1 N N
X SD_1P8_RCOMP BE5 0 -500 200 R 50 50 10 1 B 
X SD_3P3_RCOMP BE4 0 -600 200 R 50 50 10 1 B 
X VCCAMPHYPLL_1P05[3] C49 0 -700 200 R 50 50 10 1 W 
X VCCAMPHYPLL_1P05[3] D49 0 -700 200 R 50 50 10 1 P N
X VCCAMPHYPLL_1P05[3] E49 0 -700 200 R 50 50 10 1 P N
X VCCAPLL_1P05[5] B1 0 -800 200 R 50 50 10 1 W 
X VCCAPLL_1P05[5] B2 0 -800 200 R 50 50 10 1 P N
X VCCAPLL_1P05[5] B3 0 -800 200 R 50 50 10 1 P N
X VCCAPLL_1P05[5] C1 0 -800 200 R 50 50 10 1 P N
X VCCAPLL_1P05[5] C2 0 -800 200 R 50 50 10 1 P N
X VCCA_BCLK_1P05 V19 0 -900 200 R 50 50 10 1 W 
X VCCA_SRC_1P05[2] W19 0 -1000 200 R 50 50 10 1 W 
X VCCA_SRC_1P05[2] W20 0 -1000 200 R 50 50 10 1 P N
X VCCA_XTAL_1P05[2] P2 0 -1100 200 R 50 50 10 1 W 
X VCCA_XTAL_1P05[2] P3 0 -1100 200 R 50 50 10 1 P N
X VCCDPHY_1P24[5] AJ22 0 -1200 200 R 50 50 10 1 W 
X VCCDPHY_1P24[5] AJ23 0 -1200 200 R 50 50 10 1 P N
X VCCDPHY_1P24[5] BG5 0 -1200 200 R 50 50 10 1 P N
X VCCDPHY_1P24[5] AK22 0 -1200 200 R 50 50 10 1 P N
X VCCDPHY_1P24[5] AK23 0 -1200 200 R 50 50 10 1 P N
X VCCDSW_1P05[2] BG45 0 -1300 200 R 50 50 10 1 W 
X VCCDSW_1P05[2] BG46 0 -1300 200 R 50 50 10 1 P N
X VCCDSW_3P3[2] BE48 0 -1400 200 R 50 50 10 1 W 
X VCCDSW_3P3[2] BE49 0 -1400 200 R 50 50 10 1 P N
X VCCDUSB_1P05[2] W22 0 -1500 200 R 50 50 10 1 W 
X VCCDUSB_1P05[2] W23 0 -1500 200 R 50 50 10 1 P N
X VCCHDA BB14 0 -1600 200 R 50 50 10 1 W 
X VCCMPHY_SENSE K47 0 -1700 200 R 50 50 10 1 W 
X VCCPGPPA AN32 0 -1800 200 R 50 50 10 1 W 
X VCCPGPPBC[2] AN26 0 -1900 200 R 50 50 10 1 W 
X VCCPGPPBC[2] AP26 0 -1900 200 R 50 50 10 1 P N
X VCCPGPPD AN24 0 -2000 200 R 50 50 10 1 W 
X VCCPGPPEF[2] AE35 0 -2100 200 R 50 50 10 1 W 
X VCCPGPPEF[2] AE36 0 -2100 200 R 50 50 10 1 P N
X VCCPGPPG_3P3 AN21 0 -2200 200 R 50 50 10 1 W 
X VCCPGPPHK[2] AC35 0 -2300 200 R 50 50 10 1 W 
X VCCPGPPHK[2] AC36 0 -2300 200 R 50 50 10 1 P N
X VCCPHVLDO_1P8[2] AF19 0 -2400 200 R 50 50 10 1 W 
X VCCPHVLDO_1P8[2] AF20 0 -2400 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] D1 0 -2500 200 R 50 50 10 1 W 
X VCCPRIM_1P05[28] E1 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AG31 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] U26 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] U29 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] V25 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] V27 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] V28 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] V30 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] V31 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AA22 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AA23 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB20 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB22 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB23 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB27 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB28 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AB30 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD20 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD23 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD27 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD28 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD30 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AF23 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AF27 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AF30 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AE17 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P05[28] AD31 0 -2500 200 R 50 50 10 1 P N
X VCCPRIM_1P8[5] AG19 0 -2600 200 R 50 50 10 1 W 
X VCCPRIM_1P8[5] AG20 0 -2600 200 R 50 50 10 1 P N
X VCCPRIM_1P8[5] AN15 0 -2600 200 R 50 50 10 1 P N
X VCCPRIM_1P8[5] AR15 0 -2600 200 R 50 50 10 1 P N
X VCCPRIM_1P8[5] BB11 0 -2600 200 R 50 50 10 1 P N
X VCCPRIM_3P3[5] AT44 0 -2700 200 R 50 50 10 1 W 
X VCCPRIM_3P3[5] AW9 0 -2700 200 R 50 50 10 1 P N
X VCCPRIM_3P3[5] AY8 0 -2700 200 R 50 50 10 1 P N
X VCCPRIM_3P3[5] BB7 0 -2700 200 R 50 50 10 1 P N
X VCCPRIM_3P3[5] V23 0 -2700 200 R 50 50 10 1 P N
X VCCPRIM_MPHY_1P05 W31 0 -2800 200 R 50 50 10 1 W 
X VCCRTC[2] BC49 0 -2900 200 R 50 50 10 1 W 
X VCCRTC[2] BD49 0 -2900 200 R 50 50 10 1 P N
X VCCSPI AN44 0 -3000 200 R 50 50 10 1 W 
X VSSMPHY_SENSE K46 0 -3100 200 R 50 50 10 1 W 
X VSS[247] AL37 0 -3200 200 R 50 50 10 1 W 
X VSS[247] A2 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A3 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A37 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A45 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A47 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] A8 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA20 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA27 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AA5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AB19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AB25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AB31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AC46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD1 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD2 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AD49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AE12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AE33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AE38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AE4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AE46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AF22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AF25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AF28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG1 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG23 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG27 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AG49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AH12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AH17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AH33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AH38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ20 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ27 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AJ31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK20 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK27 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AK46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL21 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL29 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AL38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AM1 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AM18 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AM32 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AM49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AN12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AN16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AN34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AN38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AP4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AP46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AR12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AR16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AR34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AR38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT1 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT18 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT21 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT29 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT32 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AT45 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AV11 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AV39 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AW10 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AW4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AW40 0 -3200 200 R 50 50 10 1 P N
X VSS[247] AW46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] B47 0 -3200 200 R 50 50 10 1 P N
X VSS[247] B48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] B49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BA12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BA14 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BA44 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BA5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BA6 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BB41 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BB43 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BB9 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC10 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC13 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC15 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC35 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC40 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC45 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BC8 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BD43 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BE44 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BF1 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BF2 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BF3 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BF48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BF49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG2 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG3 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG37 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] BG48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] C5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] D8 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E10 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E13 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E15 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E19 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E31 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E35 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E40 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E42 0 -3200 200 R 50 50 10 1 P N
X VSS[247] E8 0 -3200 200 R 50 50 10 1 P N
X VSS[247] F41 0 -3200 200 R 50 50 10 1 P N
X VSS[247] F43 0 -3200 200 R 50 50 10 1 P N
X VSS[247] F47 0 -3200 200 R 50 50 10 1 P N
X VSS[247] G44 0 -3200 200 R 50 50 10 1 P N
X VSS[247] G6 0 -3200 200 R 50 50 10 1 P N
X VSS[247] H8 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J10 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J29 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J40 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J47 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J48 0 -3200 200 R 50 50 10 1 P N
X VSS[247] J9 0 -3200 200 R 50 50 10 1 P N
X VSS[247] K11 0 -3200 200 R 50 50 10 1 P N
X VSS[247] K39 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M18 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M21 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M32 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] M5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N35 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N37 0 -3200 200 R 50 50 10 1 P N
X VSS[247] N38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] P26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] P29 0 -3200 200 R 50 50 10 1 P N
X VSS[247] P4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] P46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R16 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R26 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R29 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R3 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R34 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] R4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T18 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T32 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T49 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T5 0 -3200 200 R 50 50 10 1 P N
X VSS[247] T7 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U15 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U21 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U24 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] U38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] V20 0 -3200 200 R 50 50 10 1 P N
X VSS[247] V22 0 -3200 200 R 50 50 10 1 P N
X VSS[247] V4 0 -3200 200 R 50 50 10 1 P N
X VSS[247] V46 0 -3200 200 R 50 50 10 1 P N
X VSS[247] W25 0 -3200 200 R 50 50 10 1 P N
X VSS[247] W27 0 -3200 200 R 50 50 10 1 P N
X VSS[247] W28 0 -3200 200 R 50 50 10 1 P N
X VSS[247] W30 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y10 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y12 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y17 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y33 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y38 0 -3200 200 R 50 50 10 1 P N
X VSS[247] Y9 0 -3200 200 R 50 50 10 1 P N
S 200 100 1200 -3300 10 1 10 f
X DRAM_RESET# BB46 0 0 200 R 50 50 11 1 O 
X DSW_PWROK AW41 0 -100 200 R 50 50 11 1 I 
X GPD0/BATLOW# BF44 0 -200 200 R 50 50 11 1 I 
X GPD1/ACPRESENT BG42 0 -300 200 R 50 50 11 1 I 
X GPD2/LAN_WAKE# BG44 0 -400 200 R 50 50 11 1 I 
X GPD3/PWRBTN# BE46 0 -500 200 R 50 50 11 1 I 
X GPD4/SLP_S3# BF42 0 -600 200 R 50 50 11 1 O 
X GPD5/SLP_S4# BE42 0 -700 200 R 50 50 11 1 O 
X GPD6/SLP_A# BE40 0 -800 200 R 50 50 11 1 O 
X GPD8/SUSCLK BE45 0 -900 200 R 50 50 11 1 O 
X GPD9/SLP_WLAN# BD42 0 -1000 200 R 50 50 11 1 O 
X GPD10/SLP_S5# BC42 0 -1100 200 R 50 50 11 1 O 
X GPD11/LANPHYPC BF41 0 -1200 200 R 50 50 11 1 I 
X GPP_A8/CLKRUN# AV32 0 -1300 200 R 50 50 11 1 B 
X GPP_A15/SUSACK# BE35 0 -1400 200 R 50 50 11 1 I 
X GPP_B2/VRALERT# BE32 0 -1500 200 R 50 50 11 1 I 
X GPP_B12/SLP_S0# BC28 0 -1600 200 R 50 50 11 1 O 
X GPP_B13/PLTRST# AV29 0 -1700 200 R 50 50 11 1 O 
X GPP_F14/PS_ON# AP41 0 -1800 200 R 50 50 11 1 O 
X GPP_J1/CPU_C10_GATE# AY3 0 -1900 200 R 50 50 11 1 O 
X SLP_LAN# BF40 0 -2000 200 R 50 50 11 1 O 
X SLP_SUS# BD39 0 -2100 200 R 50 50 11 1 O 
X SYS_PWROK AU3 0 -2200 200 R 50 50 11 1 I 
X SYS_RESET# AU2 0 -2300 200 R 50 50 11 1 I 
X WAKE# BB47 0 -2400 200 R 50 50 11 1 B 
S 200 100 1300 -2500 11 1 10 f
X GPP_H10/SML2CLK AE48 0 0 200 R 50 50 12 1 B 
X GPP_H11/SML2DATA AD47 0 -100 200 R 50 50 12 1 B 
X GPP_H12/SML2ALERT# AB47 0 -200 200 R 50 50 12 1 B 
X GPP_H13/SML3CLK AF47 0 -300 200 R 50 50 12 1 B 
X GPP_H14/SML3DATA AD48 0 -400 200 R 50 50 12 1 B 
X GPP_H15/SML3ALERT# AC47 0 -500 200 R 50 50 12 1 B 
X GPP_H16/SML4CLK AE43 0 -600 200 R 50 50 12 1 B 
X GPP_H17/SML4DATA AJ46 0 -700 200 R 50 50 12 1 B 
X GPP_H18/SML4ALERT# AE44 0 -800 200 R 50 50 12 1 B 
S 200 100 1200 -900 12 1 10 f
X GPP_E9/USB2_OC0# AH36 0 0 200 R 50 50 13 1 I 
X GPP_E10/USB2_OC1# AL40 0 -100 200 R 50 50 13 1 I 
X GPP_E11/USB2_OC2# AJ44 0 -200 200 R 50 50 13 1 I 
X GPP_E12/USB2_OC3# AL41 0 -300 200 R 50 50 13 1 I 
X GPP_F15/USB2_OC4# AV47 0 -400 200 R 50 50 13 1 I 
X GPP_F16/USB2_OC5# AR35 0 -500 200 R 50 50 13 1 I 
X GPP_F17/USB2_OC6# AR37 0 -600 200 R 50 50 13 1 I 
X GPP_F18/USB2_OC7# AV43 0 -700 200 R 50 50 13 1 I 
X USB2N_1 J3 0 -800 200 R 50 50 13 1 B 
X USB2N_2 N13 0 -900 200 R 50 50 13 1 B 
X USB2N_3 K4 0 -1000 200 R 50 50 13 1 B 
X USB2N_4 M10 0 -1100 200 R 50 50 13 1 B 
X USB2N_5 M1 0 -1200 200 R 50 50 13 1 B 
X USB2N_6 K7 0 -1300 200 R 50 50 13 1 B 
X USB2N_7 L4 0 -1400 200 R 50 50 13 1 B 
X USB2N_8 G4 0 -1500 200 R 50 50 13 1 B 
X USB2N_9 M6 0 -1600 200 R 50 50 13 1 B 
X USB2N_10 H3 0 -1700 200 R 50 50 13 1 B 
X USB2N_11 R10 0 -1800 200 R 50 50 13 1 B 
X USB2N_12 G1 0 -1900 200 R 50 50 13 1 B 
X USB2N_13 N3 0 -2000 200 R 50 50 13 1 B 
X USB2N_14 E5 0 -2100 200 R 50 50 13 1 B 
X USB2P_1 J2 0 -2200 200 R 50 50 13 1 B 
X USB2P_2 N15 0 -2300 200 R 50 50 13 1 B 
X USB2P_3 K3 0 -2400 200 R 50 50 13 1 B 
X USB2P_4 L9 0 -2500 200 R 50 50 13 1 B 
X USB2P_5 L2 0 -2600 200 R 50 50 13 1 B 
X USB2P_6 K6 0 -2700 200 R 50 50 13 1 B 
X USB2P_7 L3 0 -2800 200 R 50 50 13 1 B 
X USB2P_8 G5 0 -2900 200 R 50 50 13 1 B 
X USB2P_9 N8 0 -3000 200 R 50 50 13 1 B 
X USB2P_10 H2 0 -3100 200 R 50 50 13 1 B 
X USB2P_11 P9 0 -3200 200 R 50 50 13 1 B 
X USB2P_12 G2 0 -3300 200 R 50 50 13 1 B 
X USB2P_13 N2 0 -3400 200 R 50 50 13 1 B 
X USB2P_14 F6 0 -3500 200 R 50 50 13 1 B 
X USB2_COMP F4 0 -3600 200 R 50 50 13 1 B 
X USB2_ID G3 0 -3700 200 R 50 50 13 1 B 
X USB2_VBUSSENSE F3 0 -3800 200 R 50 50 13 1 B 
X USB31_1_RXN D11 0 -3900 200 R 50 50 13 1 I 
X USB31_1_RXP C11 0 -4000 200 R 50 50 13 1 I 
X USB31_1_TXN F9 0 -4100 200 R 50 50 13 1 O 
X USB31_1_TXP F7 0 -4200 200 R 50 50 13 1 O 
X USB31_2_RXN B9 0 -4300 200 R 50 50 13 1 I 
X USB31_2_RXP C9 0 -4400 200 R 50 50 13 1 I 
X USB31_2_TXN C3 0 -4500 200 R 50 50 13 1 O 
X USB31_2_TXP D4 0 -4600 200 R 50 50 13 1 O 
X USB31_3_RXN B10 0 -4700 200 R 50 50 13 1 I 
X USB31_3_RXP C10 0 -4800 200 R 50 50 13 1 I 
X USB31_3_TXN F11 0 -4900 200 R 50 50 13 1 O 
X USB31_3_TXP G12 0 -5000 200 R 50 50 13 1 O 
X USB31_4_RXN K16 0 -5100 200 R 50 50 13 1 I 
X USB31_4_RXP J15 0 -5200 200 R 50 50 13 1 I 
X USB31_4_TXN B14 0 -5300 200 R 50 50 13 1 O 
X USB31_4_TXP C14 0 -5400 200 R 50 50 13 1 O 
X USB31_5_RXN J13 0 -5500 200 R 50 50 13 1 I 
X USB31_5_RXP K13 0 -5600 200 R 50 50 13 1 I 
X USB31_5_TXN C15 0 -5700 200 R 50 50 13 1 O 
X USB31_5_TXP B15 0 -5800 200 R 50 50 13 1 O 
X USB31_6_RXN G14 0 -5900 200 R 50 50 13 1 I 
X USB31_6_RXP F14 0 -6000 200 R 50 50 13 1 I 
X USB31_6_TXN C17 0 -6100 200 R 50 50 13 1 O 
X USB31_6_TXP C16 0 -6200 200 R 50 50 13 1 O 
S 200 100 1100 -6300 13 1 10 f
ENDDRAW
ENDDEF
#End Library
