Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 15:51:27 2025
| Host         : DESKTOP-G0M3A7E running 64-bit major release  (build 9200)
| Command      : report_methodology -file route_report_methodology_0.rpt -pb route_report_methodology_0.pb -rpx route_report_methodology_0.rpx
| Design       : com4_DF
| Device       : xcve2002-sbva484-1LHP-i-L
| Speed File   : -1LHP
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 1
+----------+----------+--------------------------------------------+--------+
| Rule     | Severity | Description                                | Checks |
+----------+----------+--------------------------------------------+--------+
| AVAL-344 | Warning  | Design_needs_USER_RAM_AVERAGE_ACTIVITY_set | 1      |
+----------+----------+--------------------------------------------+--------+

2. REPORT DETAILS
-----------------
AVAL-344#1 Warning
Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  
The design property USER_RAM_AVERAGE_ACTIVITY on the top-level current_design object is unset (or set to -1).  The estimated RAM_AVERAGE_ACTIVITY used for the design is 0 and assumes a worst-case switching scenario for the URAM and BRAM.  RAM activity directly impacts clock uncertainty and the RAM_AVERAGE_ACTIVITY property may not be accurate for designs that are not final.  It is recommended that the USER_RAM_AVERAGE_ACTIVITY property be specified.  Please refer to the Versal ACAP Clocking Resources Architecture Manual and the Versal ACAP Hardware, IP, and Platform Development Methodology User Guide for more information on specifying the USER_RAM_AVERAGE_ACTIVITY.
Related violations: <none>


