<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf537 › include › mach › anomaly.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>anomaly.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> * This file is under version control at</span>
<span class="cm"> *   svn://sources.blackfin.uclinux.org/toolchain/trunk/proc-defs/header-frags/</span>
<span class="cm"> * and can be replaced with that version at any time</span>
<span class="cm"> * DO NOT EDIT THIS FILE</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2011 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the Clear BSD license.</span>
<span class="cm"> */</span>

<span class="cm">/* This file should be up to date with:</span>
<span class="cm"> *  - Revision F, 05/23/2011; ADSP-BF534/ADSP-BF536/ADSP-BF537 Blackfin Processor Anomaly List</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_ANOMALY_H_</span>
<span class="cp">#define _MACH_ANOMALY_H_</span>

<span class="cm">/* We do not support 0.1 silicon - sorry */</span>
<span class="cp">#if __SILICON_REVISION__ &lt; 2</span>
<span class="cp"># error will not work on BF537 silicon version 0.0 or 0.1</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(__ADSPBF534__)</span>
<span class="cp"># define ANOMALY_BF534 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF534 0</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__ADSPBF536__)</span>
<span class="cp"># define ANOMALY_BF536 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF536 0</span>
<span class="cp">#endif</span>
<span class="cp">#if defined(__ADSPBF537__)</span>
<span class="cp"># define ANOMALY_BF537 1</span>
<span class="cp">#else</span>
<span class="cp"># define ANOMALY_BF537 0</span>
<span class="cp">#endif</span>

<span class="cm">/* Multi-Issue Instruction with dsp32shiftimm in slot1 and P-reg Store in slot2 Not Supported */</span>
<span class="cp">#define ANOMALY_05000074 (1)</span>
<span class="cm">/* DMA_RUN Bit Is Not Valid after a Peripheral Receive Channel DMA Stops */</span>
<span class="cp">#define ANOMALY_05000119 (1)</span>
<span class="cm">/* Rx.H Cannot Be Used to Access 16-bit System MMR Registers */</span>
<span class="cp">#define ANOMALY_05000122 (1)</span>
<span class="cm">/* PPI_DELAY Not Functional in PPI Modes with 0 Frame Syncs */</span>
<span class="cp">#define ANOMALY_05000180 (1)</span>
<span class="cm">/* If I-Cache Is On, CSYNC/SSYNC/IDLE Around Change of Control Causes Failures */</span>
<span class="cp">#define ANOMALY_05000244 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* False Hardware Error from an Access in the Shadow of a Conditional Branch */</span>
<span class="cp">#define ANOMALY_05000245 (1)</span>
<span class="cm">/* Incorrect Bit Shift of Data Word in Multichannel (TDM) Mode in Certain Conditions */</span>
<span class="cp">#define ANOMALY_05000250 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* EMAC TX DMA Error After an Early Frame Abort */</span>
<span class="cp">#define ANOMALY_05000252 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Maximum External Clock Speed for Timers */</span>
<span class="cp">#define ANOMALY_05000253 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Incorrect Timer Pulse Width in Single-Shot PWM_OUT Mode with External Clock */</span>
<span class="cp">#define ANOMALY_05000254 (__SILICON_REVISION__ &gt; 2)</span>
<span class="cm">/* Entering Hibernate State with RTC Seconds Interrupt Not Functional */</span>
<span class="cp">#define ANOMALY_05000255 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* EMAC MDIO Input Latched on Wrong MDC Edge */</span>
<span class="cp">#define ANOMALY_05000256 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Interrupt/Exception During Short Hardware Loop May Cause Bad Instruction Fetches */</span>
<span class="cp">#define ANOMALY_05000257 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Instruction Cache Is Corrupted When Bits 9 and 12 of the ICPLB Data Registers Differ */</span>
<span class="cp">#define ANOMALY_05000258 (((ANOMALY_BF536 || ANOMALY_BF537) &amp;&amp; __SILICON_REVISION__ == 1) || __SILICON_REVISION__ == 2)</span>
<span class="cm">/* ICPLB_STATUS MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000260 (__SILICON_REVISION__ == 2)</span>
<span class="cm">/* DCPLB_FAULT_ADDR MMR Register May Be Corrupted */</span>
<span class="cp">#define ANOMALY_05000261 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Stores To Data Cache May Be Lost */</span>
<span class="cp">#define ANOMALY_05000262 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Hardware Loop Corrupted When Taking an ICPLB Exception */</span>
<span class="cp">#define ANOMALY_05000263 (__SILICON_REVISION__ == 2)</span>
<span class="cm">/* CSYNC/SSYNC/IDLE Causes Infinite Stall in Penultimate Instruction in Hardware Loop */</span>
<span class="cp">#define ANOMALY_05000264 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Sensitivity To Noise with Slow Input Edge Rates on External SPORT TX and RX Clocks */</span>
<span class="cp">#define ANOMALY_05000265 (1)</span>
<span class="cm">/* Memory DMA Error when Peripheral DMA Is Running with Non-Zero DEB_TRAFFIC_PERIOD */</span>
<span class="cp">#define ANOMALY_05000268 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* High I/O Activity Causes Output Voltage of Internal Voltage Regulator (Vddint) to Decrease */</span>
<span class="cp">#define ANOMALY_05000270 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Certain Data Cache Writethrough Modes Fail for Vddint &lt;= 0.9V */</span>
<span class="cp">#define ANOMALY_05000272 (1)</span>
<span class="cm">/* Writes to Synchronous SDRAM Memory May Be Lost */</span>
<span class="cp">#define ANOMALY_05000273 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Writes to an I/O Data Register One SCLK Cycle after an Edge Is Detected May Clear Interrupt */</span>
<span class="cp">#define ANOMALY_05000277 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Disabling Peripherals with DMA Running May Cause DMA System Instability */</span>
<span class="cp">#define ANOMALY_05000278 (((ANOMALY_BF536 || ANOMALY_BF537) &amp;&amp; __SILICON_REVISION__ &lt; 3) || (ANOMALY_BF534 &amp;&amp; __SILICON_REVISION__ &lt; 2))</span>
<span class="cm">/* SPI Master Boot Mode Does Not Work Well with Atmel Data Flash Devices */</span>
<span class="cp">#define ANOMALY_05000280 (1)</span>
<span class="cm">/* False Hardware Error when ISR Context Is Not Restored */</span>
<span class="cp">#define ANOMALY_05000281 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Memory DMA Corruption with 32-Bit Data and Traffic Control */</span>
<span class="cp">#define ANOMALY_05000282 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* System MMR Write Is Stalled Indefinitely when Killed in a Particular Stage */</span>
<span class="cp">#define ANOMALY_05000283 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* TXDWA Bit in EMAC_SYSCTL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000285 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORTs May Receive Bad Data If FIFOs Fill Up */</span>
<span class="cp">#define ANOMALY_05000288 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Memory-To-Memory DMA Source/Destination Descriptors Must Be in Same Memory Space */</span>
<span class="cp">#define ANOMALY_05000301 (1)</span>
<span class="cm">/* SSYNCs After Writes To CAN/DMA MMR Registers Are Not Always Handled Correctly */</span>
<span class="cp">#define ANOMALY_05000304 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SPORT_HYS Bit in PLL_CTL Register Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000305 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* SCKELOW Bit Does Not Maintain State Through Hibernate */</span>
<span class="cp">#define ANOMALY_05000307 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Writing UART_THR While UART Clock Is Disabled Sends Erroneous Start Bit */</span>
<span class="cp">#define ANOMALY_05000309 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* False Hardware Errors Caused by Fetches at the Boundary of Reserved Memory */</span>
<span class="cp">#define ANOMALY_05000310 (1)</span>
<span class="cm">/* Errors when SSYNC, CSYNC, or Loads to LT, LB and LC Registers Are Interrupted */</span>
<span class="cp">#define ANOMALY_05000312 (1)</span>
<span class="cm">/* PPI Is Level-Sensitive on First Transfer In Single Frame Sync Modes */</span>
<span class="cp">#define ANOMALY_05000313 (1)</span>
<span class="cm">/* Killed System MMR Write Completes Erroneously on Next System MMR Access */</span>
<span class="cp">#define ANOMALY_05000315 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* EMAC RMII Mode: Collisions Occur in Full Duplex Mode */</span>
<span class="cp">#define ANOMALY_05000316 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* EMAC RMII Mode: TX Frames in Half Duplex Fail with Status &quot;No Carrier&quot; */</span>
<span class="cp">#define ANOMALY_05000321 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* EMAC RMII Mode at 10-Base-T Speed: RX Frames Not Received Properly */</span>
<span class="cp">#define ANOMALY_05000322 (1)</span>
<span class="cm">/* Ethernet MAC MDIO Reads Do Not Meet IEEE Specification */</span>
<span class="cp">#define ANOMALY_05000341 (__SILICON_REVISION__ &gt;= 3)</span>
<span class="cm">/* UART Gets Disabled after UART Boot */</span>
<span class="cp">#define ANOMALY_05000350 (__SILICON_REVISION__ &gt;= 3)</span>
<span class="cm">/* Regulator Programming Blocked when Hibernate Wakeup Source Remains Active */</span>
<span class="cp">#define ANOMALY_05000355 (1)</span>
<span class="cm">/* Serial Port (SPORT) Multichannel Transmit Failure when Channel 0 Is Disabled */</span>
<span class="cp">#define ANOMALY_05000357 (1)</span>
<span class="cm">/* DMAs that Go Urgent during Tight Core Writes to External Memory Are Blocked */</span>
<span class="cp">#define ANOMALY_05000359 (1)</span>
<span class="cm">/* PPI Underflow Error Goes Undetected in ITU-R 656 Mode */</span>
<span class="cp">#define ANOMALY_05000366 (1)</span>
<span class="cm">/* Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration */</span>
<span class="cp">#define ANOMALY_05000371 (1)</span>
<span class="cm">/* SSYNC Stalls Processor when Executed from Non-Cacheable Memory */</span>
<span class="cp">#define ANOMALY_05000402 (__SILICON_REVISION__ == 2)</span>
<span class="cm">/* Level-Sensitive External GPIO Wakeups May Cause Indefinite Stall */</span>
<span class="cp">#define ANOMALY_05000403 (1)</span>
<span class="cm">/* Speculative Fetches Can Cause Undesired External FIFO Operations */</span>
<span class="cp">#define ANOMALY_05000416 (1)</span>
<span class="cm">/* Multichannel SPORT Channel Misalignment Under Specific Configuration */</span>
<span class="cp">#define ANOMALY_05000425 (1)</span>
<span class="cm">/* Speculative Fetches of Indirect-Pointer Instructions Can Cause False Hardware Errors */</span>
<span class="cp">#define ANOMALY_05000426 (1)</span>
<span class="cm">/* IFLUSH Instruction at End of Hardware Loop Causes Infinite Stall */</span>
<span class="cp">#define ANOMALY_05000443 (1)</span>
<span class="cm">/* False Hardware Error when RETI Points to Invalid Memory */</span>
<span class="cp">#define ANOMALY_05000461 (1)</span>
<span class="cm">/* Synchronization Problem at Startup May Cause SPORT Transmit Channels to Misalign */</span>
<span class="cp">#define ANOMALY_05000462 (1)</span>
<span class="cm">/* Interrupted SPORT Receive Data Register Read Results In Underflow when SLEN &gt; 15 */</span>
<span class="cp">#define ANOMALY_05000473 (1)</span>
<span class="cm">/* Possible Lockup Condition when Modifying PLL from External Memory */</span>
<span class="cp">#define ANOMALY_05000475 (1)</span>
<span class="cm">/* TESTSET Instruction Cannot Be Interrupted */</span>
<span class="cp">#define ANOMALY_05000477 (1)</span>
<span class="cm">/* Multiple Simultaneous Urgent DMA Requests May Cause DMA System Instability */</span>
<span class="cp">#define ANOMALY_05000480 (__SILICON_REVISION__ &lt; 3)</span>
<span class="cm">/* Reads of ITEST_COMMAND and ITEST_DATA Registers Cause Cache Corruption */</span>
<span class="cp">#define ANOMALY_05000481 (1)</span>
<span class="cm">/* PLL May Latch Incorrect Values Coming Out of Reset */</span>
<span class="cp">#define ANOMALY_05000489 (1)</span>
<span class="cm">/* Instruction Memory Stalls Can Cause IFLUSH to Fail */</span>
<span class="cp">#define ANOMALY_05000491 (1)</span>
<span class="cm">/* EXCPT Instruction May Be Lost If NMI Happens Simultaneously */</span>
<span class="cp">#define ANOMALY_05000494 (1)</span>
<span class="cm">/* RXS Bit in SPI_STAT May Become Stuck In RX DMA Modes */</span>
<span class="cp">#define ANOMALY_05000501 (1)</span>

<span class="cm">/*</span>
<span class="cm"> * These anomalies have been &quot;phased&quot; out of analog.com anomaly sheets and are</span>
<span class="cm"> * here to show running on older silicon just isn&#39;t feasible.</span>
<span class="cm"> */</span>

<span class="cm">/* Killed 32-Bit MMR Write Leads to Next System MMR Access Thinking It Should Be 32-Bit */</span>
<span class="cp">#define ANOMALY_05000157 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Instruction Cache Is Not Functional */</span>
<span class="cp">#define ANOMALY_05000237 (__SILICON_REVISION__ &lt; 2)</span>
<span class="cm">/* Buffered CLKIN Output Is Disabled by Default */</span>
<span class="cp">#define ANOMALY_05000247 (__SILICON_REVISION__ &lt; 2)</span>

<span class="cm">/* Anomalies that don&#39;t exist on this proc */</span>
<span class="cp">#define ANOMALY_05000099 (0)</span>
<span class="cp">#define ANOMALY_05000120 (0)</span>
<span class="cp">#define ANOMALY_05000125 (0)</span>
<span class="cp">#define ANOMALY_05000149 (0)</span>
<span class="cp">#define ANOMALY_05000158 (0)</span>
<span class="cp">#define ANOMALY_05000171 (0)</span>
<span class="cp">#define ANOMALY_05000179 (0)</span>
<span class="cp">#define ANOMALY_05000182 (0)</span>
<span class="cp">#define ANOMALY_05000183 (0)</span>
<span class="cp">#define ANOMALY_05000189 (0)</span>
<span class="cp">#define ANOMALY_05000198 (0)</span>
<span class="cp">#define ANOMALY_05000202 (0)</span>
<span class="cp">#define ANOMALY_05000215 (0)</span>
<span class="cp">#define ANOMALY_05000219 (0)</span>
<span class="cp">#define ANOMALY_05000220 (0)</span>
<span class="cp">#define ANOMALY_05000227 (0)</span>
<span class="cp">#define ANOMALY_05000230 (0)</span>
<span class="cp">#define ANOMALY_05000231 (0)</span>
<span class="cp">#define ANOMALY_05000233 (0)</span>
<span class="cp">#define ANOMALY_05000234 (0)</span>
<span class="cp">#define ANOMALY_05000242 (0)</span>
<span class="cp">#define ANOMALY_05000248 (0)</span>
<span class="cp">#define ANOMALY_05000266 (0)</span>
<span class="cp">#define ANOMALY_05000274 (0)</span>
<span class="cp">#define ANOMALY_05000287 (0)</span>
<span class="cp">#define ANOMALY_05000311 (0)</span>
<span class="cp">#define ANOMALY_05000323 (0)</span>
<span class="cp">#define ANOMALY_05000353 (1)</span>
<span class="cp">#define ANOMALY_05000362 (1)</span>
<span class="cp">#define ANOMALY_05000363 (0)</span>
<span class="cp">#define ANOMALY_05000364 (0)</span>
<span class="cp">#define ANOMALY_05000380 (0)</span>
<span class="cp">#define ANOMALY_05000383 (0)</span>
<span class="cp">#define ANOMALY_05000386 (1)</span>
<span class="cp">#define ANOMALY_05000389 (0)</span>
<span class="cp">#define ANOMALY_05000400 (0)</span>
<span class="cp">#define ANOMALY_05000412 (0)</span>
<span class="cp">#define ANOMALY_05000430 (0)</span>
<span class="cp">#define ANOMALY_05000432 (0)</span>
<span class="cp">#define ANOMALY_05000435 (0)</span>
<span class="cp">#define ANOMALY_05000440 (0)</span>
<span class="cp">#define ANOMALY_05000447 (0)</span>
<span class="cp">#define ANOMALY_05000448 (0)</span>
<span class="cp">#define ANOMALY_05000456 (0)</span>
<span class="cp">#define ANOMALY_05000450 (0)</span>
<span class="cp">#define ANOMALY_05000465 (0)</span>
<span class="cp">#define ANOMALY_05000467 (0)</span>
<span class="cp">#define ANOMALY_05000474 (0)</span>
<span class="cp">#define ANOMALY_05000485 (0)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
