#define PCI_VENDOR_ID_PENSANDO 0x1dd8

#define PCI_DEVICE_ID_PENSANDO_FPGA_F0 0x0003
#define PCI_DEVICE_ID_PENSANDO_FPGA_F1 0x0004
#define PCI_DEVICE_ID_PENSANDO_FPGA_F2 0x0005
#define PCI_DEVICE_ID_PENSANDO_FPGA_F3 0x0006

/* FPGA Function 1 register offset */
#define FPGA_REV_ID_REG		0x0
#define FPGA_DATECODE_REG	0x4
#define BOARD_REV_ID_REG	0x8

#define PSU_CTRL_REG		0x400
#define PSU_STAT_REG		0x404
#define FAN_CTRL_REG		0x408
#define FAN_STAT_REG		0x40C
#define ELBA0_PWR_CTRL_REG	0x410
#define ELBA0_PWR_STAT_REG	0x414
#define ELBA1_PWR_CTRL_REG	0x418
#define ELBA1_PWR_STAT_REG	0x41C
#define TD3_PWR_CTRL_REG	0x420
#define TD3_PWR_STAT_REG	0x424
#define MISC_PWR_CTRL_REG	0x428
#define MISC_PWR_STAT_REG	0x42C

#define CPU_CTRL_REG		0x480
#define CPU_STAT_REG		0x484
#define ELBA_0_CTRL_REG		0x488
#define ELBA_0_STAT_REG		0x48C
#define ELBA_1_CTRL_REG		0x490
#define ELBA_1_STAT_REG		0x494
#define TD_CTRL_REG		0x498
#define TD_STAT_REG		0x49C
#define MISC_CTRL_REG		0x4A0
#define MISC_STAT_REG		0x4A4

/* Register values */
#define PWR_ON			0xD1
#define PWR_OFF			0x53

#define PWR_NOT_ENABLED		0x0
#define PWR_UP_IN_PROGRESS	0x1
#define PWR_UP_DONE		0x2
#define PWR_UP_FAILED		0x4


/* FPGA Func 2 Register */ 
#define SPI_FLSH0_RXDATA_REG 	0x400
#define SPI_FLSH0_TXDATA_REG 	0x404
#define SPI_FLSH0_STATUS_REG 	0x408
#define SPI_FLSH0_CONTROL_REG	0x40C
#define SPI_FLSH0_SEM_REG    	0x410
#define SPI_FLSH0_SLAVESEL_REG 	0x414
#define SPI_FLSH0_EOP_VALUE_REG	0x418
#define SPI_FLSH0_MUXSEL_REG 	0x41C
#define SPI_FLSH1_RXDATA_REG 	0x420
#define SPI_FLSH1_TXDATA_REG 	0x424
#define SPI_FLSH1_STATUS_REG 	0x428
#define SPI_FLSH1_CONTROL_REG	0x42C
#define SPI_FLSH1_SEM_REG    	0x430
#define SPI_FLSH1_SLAVESEL_REG 	0x434
#define SPI_FLSH1_EOP_VALUE_REG	0x438
#define SPI_FLSH1_MUXSEL_REG 	0x43C
#define SPI_FLSH2_RXDATA_REG 	0x440
#define SPI_FLSH2_TXDATA_REG 	0x444
#define SPI_FLSH2_STATUS_REG 	0x448
#define SPI_FLSH2_CONTROL_REG	0x44C
#define SPI_FLSH2_SEM_REG    	0x450
#define SPI_FLSH2_SLAVESEL_REG 	0x454
#define SPI_FLSH2_EOP_VALUE_REG	0x458
#define SPI_FLSH2_MUXSEL_REG 	0x45C
#define SPI_FLSH3_RXDATA_REG 	0x460
#define SPI_FLSH3_TXDATA_REG 	0x464
#define SPI_FLSH3_STATUS_REG 	0x468
#define SPI_FLSH3_CONTROL_REG	0x46C
#define SPI_FLSH3_SEM_REG    	0x470
#define SPI_FLSH3_SLAVESEL_REG 	0x474
#define SPI_FLSH3_EOP_VALUE_REG	0x478
#define SPI_FLSH3_MUXSEL_REG 	0x47C
#define SPI_FLSH4_RXDATA_REG 	0x480
#define SPI_FLSH4_TXDATA_REG 	0x484
#define SPI_FLSH4_STATUS_REG 	0x488
#define SPI_FLSH4_CONTROL_REG	0x48C
#define SPI_FLSH4_SEM_REG    	0x490
#define SPI_FLSH4_SLAVESEL_REG 	0x494
#define SPI_FLSH4_EOP_VALUE_REG	0x498
#define SPI_FLSH4_MUXSEL_REG 	0x49C
#define SPI_FLSH5_RXDATA_REG 	0x4A0
#define SPI_FLSH5_TXDATA_REG 	0x4A4
#define SPI_FLSH5_STATUS_REG 	0x4A8
#define SPI_FLSH5_CONTROL_REG	0x4AC
#define SPI_FLSH5_SEM_REG    	0x4B0
#define SPI_FLSH5_SLAVESEL_REG 	0x4B4
#define SPI_FLSH5_EOP_VALUE_REG	0x4B8
#define SPI_FLSH5_MUXSEL_REG 	0x4BC
#define SPI_FLSH6_RXDATA_REG 	0x4C0
#define SPI_FLSH6_TXDATA_REG 	0x4C4
#define SPI_FLSH6_STATUS_REG 	0x4C8
#define SPI_FLSH6_CONTROL_REG	0x4CC
#define SPI_FLSH6_SEM_REG    	0x4D0
#define SPI_FLSH6_SLAVESEL_REG 	0x4D4
#define SPI_FLSH6_EOP_VALUE_REG	0x4D8
#define SPI_FLSH6_MUXSEL_REG 	0x4DC
#define SPI_FLSH7_RXDATA_REG 	0x4E0
#define SPI_FLSH7_TXDATA_REG 	0x4E4
#define SPI_FLSH7_STATUS_REG 	0x4E8
#define SPI_FLSH7_CONTROL_REG	0x4EC
#define SPI_FLSH7_SEM_REG    	0x4F0
#define SPI_FLSH7_SLAVESEL_REG 	0x4F4
#define SPI_FLSH7_EOP_VALUE_REG	0x4F8
#define SPI_FLSH7_MUXSEL_REG 	0x4FC
