// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kernel_gramschmidt_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln34_1,
        A_address0,
        A_ce0,
        A_we0,
        A_d0,
        A_q0,
        A_address1,
        A_ce1,
        A_we1,
        A_d1,
        A_q1,
        sub_ln30,
        R_address0,
        R_ce0,
        R_we0,
        R_d0,
        sext_ln38,
        sext_ln38_1,
        sext_ln38_2,
        sext_ln38_3,
        sext_ln38_4,
        sext_ln38_5,
        sext_ln38_6,
        sext_ln38_7,
        sext_ln38_8,
        sext_ln38_9,
        sext_ln38_10,
        sext_ln38_11,
        sext_ln38_12,
        sext_ln38_13,
        sext_ln38_14,
        sext_ln38_15,
        sext_ln38_16,
        sext_ln38_17,
        sext_ln38_18,
        sext_ln34,
        grp_fu_975_p_din0,
        grp_fu_975_p_din1,
        grp_fu_975_p_dout0,
        grp_fu_975_p_ce
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] zext_ln34_1;
output  [9:0] A_address0;
output   A_ce0;
output   A_we0;
output  [31:0] A_d0;
input  [31:0] A_q0;
output  [9:0] A_address1;
output   A_ce1;
output   A_we1;
output  [31:0] A_d1;
input  [31:0] A_q1;
input  [9:0] sub_ln30;
output  [9:0] R_address0;
output   R_ce0;
output   R_we0;
output  [31:0] R_d0;
input  [31:0] sext_ln38;
input  [31:0] sext_ln38_1;
input  [31:0] sext_ln38_2;
input  [31:0] sext_ln38_3;
input  [31:0] sext_ln38_4;
input  [31:0] sext_ln38_5;
input  [31:0] sext_ln38_6;
input  [31:0] sext_ln38_7;
input  [31:0] sext_ln38_8;
input  [31:0] sext_ln38_9;
input  [31:0] sext_ln38_10;
input  [31:0] sext_ln38_11;
input  [31:0] sext_ln38_12;
input  [31:0] sext_ln38_13;
input  [31:0] sext_ln38_14;
input  [31:0] sext_ln38_15;
input  [31:0] sext_ln38_16;
input  [31:0] sext_ln38_17;
input  [31:0] sext_ln38_18;
input  [31:0] sext_ln34;
output  [31:0] grp_fu_975_p_din0;
output  [31:0] grp_fu_975_p_din1;
input  [47:0] grp_fu_975_p_dout0;
output   grp_fu_975_p_ce;

reg ap_idle;
reg[9:0] A_address0;
reg A_ce0;
reg A_we0;
reg[31:0] A_d0;
reg[9:0] A_address1;
reg A_ce1;
reg A_we1;
reg[31:0] A_d1;
reg R_ce0;
reg R_we0;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln34_fu_558_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_state26;
wire    ap_block_state26_pp0_stage25_iter0;
wire   [47:0] grp_fu_458_p2;
reg   [47:0] reg_462;
wire    ap_CS_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_CS_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_CS_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_CS_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_CS_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_CS_fsm_state9;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_CS_fsm_state10;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_CS_fsm_state11;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_CS_fsm_state12;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_CS_fsm_state13;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_CS_fsm_state16;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_CS_fsm_state17;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_CS_fsm_state18;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_CS_fsm_state19;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_CS_fsm_state20;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_CS_fsm_state21;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_CS_fsm_state22;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_CS_fsm_state23;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_CS_fsm_state24;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_CS_fsm_state25;
wire    ap_block_state25_pp0_stage24_iter0;
reg   [47:0] reg_466;
wire  signed [47:0] sext_ln34_cast_fu_470_p1;
reg  signed [47:0] sext_ln34_cast_reg_1856;
wire  signed [47:0] sext_ln38_18_cast_fu_474_p1;
reg  signed [47:0] sext_ln38_18_cast_reg_1862;
wire  signed [47:0] sext_ln38_17_cast_fu_478_p1;
reg  signed [47:0] sext_ln38_17_cast_reg_1868;
wire  signed [47:0] sext_ln38_16_cast_fu_482_p1;
reg  signed [47:0] sext_ln38_16_cast_reg_1874;
wire  signed [47:0] sext_ln38_15_cast_fu_486_p1;
reg  signed [47:0] sext_ln38_15_cast_reg_1880;
wire  signed [47:0] sext_ln38_14_cast_fu_490_p1;
reg  signed [47:0] sext_ln38_14_cast_reg_1886;
wire  signed [47:0] sext_ln38_13_cast_fu_494_p1;
reg  signed [47:0] sext_ln38_13_cast_reg_1892;
wire  signed [47:0] sext_ln38_12_cast_fu_498_p1;
reg  signed [47:0] sext_ln38_12_cast_reg_1898;
wire  signed [47:0] sext_ln38_11_cast_fu_502_p1;
reg  signed [47:0] sext_ln38_11_cast_reg_1904;
wire  signed [47:0] sext_ln38_10_cast_fu_506_p1;
reg  signed [47:0] sext_ln38_10_cast_reg_1910;
wire  signed [47:0] sext_ln38_9_cast_fu_510_p1;
reg  signed [47:0] sext_ln38_9_cast_reg_1916;
wire  signed [47:0] sext_ln38_8_cast_fu_514_p1;
reg  signed [47:0] sext_ln38_8_cast_reg_1922;
wire  signed [47:0] sext_ln38_7_cast_fu_518_p1;
reg  signed [47:0] sext_ln38_7_cast_reg_1928;
wire  signed [47:0] sext_ln38_6_cast_fu_522_p1;
reg  signed [47:0] sext_ln38_6_cast_reg_1934;
wire  signed [47:0] sext_ln38_5_cast_fu_526_p1;
reg  signed [47:0] sext_ln38_5_cast_reg_1940;
wire  signed [47:0] sext_ln38_4_cast_fu_530_p1;
reg  signed [47:0] sext_ln38_4_cast_reg_1946;
wire  signed [47:0] sext_ln38_3_cast_fu_534_p1;
reg  signed [47:0] sext_ln38_3_cast_reg_1952;
wire  signed [47:0] sext_ln38_2_cast_fu_538_p1;
reg  signed [47:0] sext_ln38_2_cast_reg_1958;
wire  signed [47:0] sext_ln38_1_cast_fu_542_p1;
reg  signed [47:0] sext_ln38_1_cast_reg_1964;
wire  signed [47:0] sext_ln38_cast_fu_546_p1;
reg  signed [47:0] sext_ln38_cast_reg_1970;
reg   [4:0] j_1_reg_1976;
reg   [9:0] A_addr_reg_1989;
reg   [9:0] A_addr_1_reg_1994;
wire   [6:0] zext_ln38_3_fu_584_p1;
reg   [6:0] zext_ln38_3_reg_1999;
wire    ap_CS_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
reg   [9:0] A_addr_2_reg_2005;
reg   [9:0] A_addr_3_reg_2010;
reg  signed [31:0] A_load_reg_2015;
reg  signed [31:0] A_load_1_reg_2021;
wire   [7:0] zext_ln38_4_fu_609_p1;
reg   [7:0] zext_ln38_4_reg_2027;
wire    ap_CS_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [9:0] A_addr_4_reg_2034;
reg   [9:0] A_addr_5_reg_2039;
wire  signed [47:0] sext_ln38_19_fu_634_p1;
wire  signed [47:0] sext_ln38_20_fu_638_p1;
reg  signed [31:0] A_load_2_reg_2054;
reg  signed [31:0] A_load_3_reg_2060;
reg   [9:0] A_addr_6_reg_2066;
reg   [9:0] A_addr_7_reg_2071;
reg   [31:0] tmp_s_reg_2076;
wire  signed [47:0] sext_ln38_21_fu_676_p1;
wire  signed [47:0] sext_ln38_22_fu_680_p1;
reg  signed [31:0] A_load_4_reg_2091;
reg  signed [31:0] A_load_5_reg_2097;
wire   [8:0] zext_ln38_1_fu_684_p1;
reg   [8:0] zext_ln38_1_reg_2103;
reg   [9:0] A_addr_8_reg_2110;
reg   [9:0] A_addr_9_reg_2115;
reg   [31:0] tmp_52_reg_2120;
wire  signed [47:0] sext_ln38_23_fu_732_p1;
wire  signed [47:0] sext_ln38_24_fu_736_p1;
reg  signed [31:0] A_load_6_reg_2135;
reg  signed [31:0] A_load_7_reg_2141;
reg   [9:0] A_addr_10_reg_2147;
reg   [9:0] A_addr_11_reg_2152;
reg   [31:0] tmp_54_reg_2157;
wire  signed [47:0] sext_ln38_25_fu_807_p1;
wire  signed [47:0] sext_ln38_26_fu_811_p1;
reg  signed [31:0] A_load_8_reg_2172;
reg  signed [31:0] A_load_9_reg_2178;
reg   [9:0] A_addr_12_reg_2184;
reg   [9:0] A_addr_13_reg_2189;
reg   [31:0] tmp_56_reg_2194;
wire  signed [47:0] sext_ln38_27_fu_886_p1;
wire  signed [47:0] sext_ln38_28_fu_890_p1;
reg  signed [31:0] A_load_10_reg_2209;
reg  signed [31:0] A_load_11_reg_2215;
reg   [9:0] A_addr_14_reg_2221;
reg   [9:0] A_addr_15_reg_2226;
reg   [31:0] tmp_58_reg_2231;
wire  signed [47:0] sext_ln38_29_fu_969_p1;
wire  signed [47:0] sext_ln38_30_fu_973_p1;
reg  signed [31:0] A_load_12_reg_2246;
reg  signed [31:0] A_load_13_reg_2252;
wire   [9:0] zext_ln38_fu_977_p1;
reg   [9:0] zext_ln38_reg_2258;
reg   [9:0] A_addr_16_reg_2265;
reg   [9:0] A_addr_17_reg_2270;
reg   [31:0] tmp_60_reg_2275;
wire  signed [47:0] sext_ln38_31_fu_1054_p1;
wire  signed [47:0] sext_ln38_32_fu_1058_p1;
reg  signed [31:0] A_load_14_reg_2290;
reg  signed [31:0] A_load_15_reg_2296;
reg   [9:0] A_addr_18_reg_2302;
reg   [9:0] A_addr_19_reg_2307;
wire   [9:0] add_ln36_fu_1082_p2;
reg   [9:0] add_ln36_reg_2312;
reg   [31:0] tmp_62_reg_2317;
wire  signed [47:0] sext_ln38_33_fu_1133_p1;
wire  signed [47:0] sext_ln38_34_fu_1137_p1;
reg  signed [31:0] A_load_16_reg_2332;
reg  signed [31:0] A_load_17_reg_2338;
reg   [31:0] tmp_64_reg_2344;
wire  signed [47:0] sext_ln38_35_fu_1188_p1;
wire  signed [47:0] sext_ln38_36_fu_1192_p1;
reg  signed [31:0] A_load_18_reg_2359;
reg  signed [31:0] A_load_19_reg_2365;
reg   [31:0] tmp_66_reg_2371;
wire  signed [47:0] sext_ln38_37_fu_1243_p1;
wire  signed [47:0] sext_ln38_38_fu_1247_p1;
reg   [31:0] tmp_68_reg_2386;
reg  signed [31:0] trunc_ln38_s_reg_2391;
wire    ap_CS_fsm_state14;
wire    ap_block_state14_pp0_stage13_iter0;
wire  signed [47:0] sext_ln40_fu_1349_p1;
reg  signed [47:0] sext_ln40_reg_2397;
wire    ap_CS_fsm_state15;
wire    ap_block_state15_pp0_stage14_iter0;
wire   [63:0] j_cast22_fu_564_p1;
wire   [63:0] zext_ln38_5_fu_579_p1;
wire   [63:0] zext_ln38_6_fu_593_p1;
wire   [63:0] zext_ln38_7_fu_604_p1;
wire   [63:0] zext_ln38_8_fu_618_p1;
wire   [63:0] zext_ln38_9_fu_629_p1;
wire   [63:0] zext_ln38_10_fu_647_p1;
wire   [63:0] zext_ln38_11_fu_661_p1;
wire   [63:0] zext_ln38_12_fu_693_p1;
wire   [63:0] zext_ln38_13_fu_704_p1;
wire   [63:0] zext_ln38_14_fu_745_p1;
wire   [63:0] zext_ln38_15_fu_755_p1;
wire   [63:0] zext_ln38_16_fu_820_p1;
wire   [63:0] zext_ln38_17_fu_834_p1;
wire   [63:0] zext_ln38_18_fu_903_p1;
wire   [63:0] zext_ln38_19_fu_917_p1;
wire   [63:0] zext_ln38_20_fu_991_p1;
wire   [63:0] zext_ln38_21_fu_1002_p1;
wire   [63:0] zext_ln38_22_fu_1067_p1;
wire   [63:0] zext_ln38_23_fu_1077_p1;
wire   [63:0] zext_ln36_fu_1345_p1;
reg   [4:0] j_fu_136;
wire   [4:0] add_ln34_fu_1834_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j_1;
reg  signed [31:0] grp_fu_454_p0;
reg  signed [31:0] grp_fu_454_p1;
reg  signed [31:0] grp_fu_458_p0;
reg  signed [31:0] grp_fu_458_p1;
wire   [5:0] zext_ln38_2_fu_569_p1;
wire   [5:0] add_ln38_19_fu_573_p2;
wire   [6:0] add_ln38_20_fu_587_p2;
wire   [6:0] add_ln38_21_fu_598_p2;
wire   [7:0] add_ln38_22_fu_612_p2;
wire   [7:0] add_ln38_23_fu_623_p2;
wire   [7:0] add_ln38_24_fu_642_p2;
wire   [6:0] add_ln38_25_fu_652_p2;
wire  signed [7:0] sext_ln38_39_fu_657_p1;
wire   [8:0] add_ln38_26_fu_687_p2;
wire   [8:0] add_ln38_27_fu_698_p2;
wire   [47:0] shl_ln2_fu_709_p3;
wire   [47:0] add_ln38_fu_716_p2;
wire   [8:0] add_ln38_28_fu_740_p2;
wire   [8:0] add_ln38_29_fu_750_p2;
wire   [47:0] shl_ln38_1_fu_760_p3;
wire   [47:0] add_ln38_1_fu_767_p2;
wire   [31:0] tmp_53_fu_773_p4;
wire   [47:0] shl_ln38_2_fu_783_p3;
wire   [47:0] add_ln38_2_fu_791_p2;
wire   [8:0] add_ln38_30_fu_815_p2;
wire   [7:0] add_ln38_31_fu_825_p2;
wire  signed [8:0] sext_ln38_40_fu_830_p1;
wire   [47:0] shl_ln38_3_fu_839_p3;
wire   [47:0] add_ln38_3_fu_846_p2;
wire   [31:0] tmp_55_fu_852_p4;
wire   [47:0] shl_ln38_4_fu_862_p3;
wire   [47:0] add_ln38_4_fu_870_p2;
wire   [7:0] add_ln38_32_fu_894_p2;
wire  signed [8:0] sext_ln38_41_fu_899_p1;
wire   [6:0] add_ln38_33_fu_908_p2;
wire  signed [8:0] sext_ln38_42_fu_913_p1;
wire   [47:0] shl_ln38_5_fu_922_p3;
wire   [47:0] add_ln38_5_fu_929_p2;
wire   [31:0] tmp_57_fu_935_p4;
wire   [47:0] shl_ln38_6_fu_945_p3;
wire   [47:0] add_ln38_6_fu_953_p2;
wire   [5:0] add_ln38_s_fu_980_p3;
wire  signed [8:0] sext_ln38_43_fu_987_p1;
wire   [9:0] add_ln38_34_fu_996_p2;
wire   [47:0] shl_ln38_7_fu_1007_p3;
wire   [47:0] add_ln38_7_fu_1014_p2;
wire   [31:0] tmp_59_fu_1020_p4;
wire   [47:0] shl_ln38_8_fu_1030_p3;
wire   [47:0] add_ln38_8_fu_1038_p2;
wire   [9:0] add_ln38_35_fu_1062_p2;
wire   [9:0] add_ln38_36_fu_1072_p2;
wire   [47:0] shl_ln38_9_fu_1086_p3;
wire   [47:0] add_ln38_9_fu_1093_p2;
wire   [31:0] tmp_61_fu_1099_p4;
wire   [47:0] shl_ln38_s_fu_1109_p3;
wire   [47:0] add_ln38_10_fu_1117_p2;
wire   [47:0] shl_ln38_10_fu_1141_p3;
wire   [47:0] add_ln38_11_fu_1148_p2;
wire   [31:0] tmp_63_fu_1154_p4;
wire   [47:0] shl_ln38_11_fu_1164_p3;
wire   [47:0] add_ln38_12_fu_1172_p2;
wire   [47:0] shl_ln38_12_fu_1196_p3;
wire   [47:0] add_ln38_13_fu_1203_p2;
wire   [31:0] tmp_65_fu_1209_p4;
wire   [47:0] shl_ln38_13_fu_1219_p3;
wire   [47:0] add_ln38_14_fu_1227_p2;
wire   [47:0] shl_ln38_14_fu_1251_p3;
wire   [47:0] add_ln38_15_fu_1258_p2;
wire   [31:0] tmp_67_fu_1264_p4;
wire   [47:0] shl_ln38_15_fu_1274_p3;
wire   [47:0] add_ln38_16_fu_1282_p2;
wire   [47:0] shl_ln38_16_fu_1298_p3;
wire   [47:0] add_ln38_17_fu_1305_p2;
wire   [31:0] tmp_69_fu_1311_p4;
wire   [47:0] shl_ln38_17_fu_1321_p3;
wire   [47:0] add_ln38_18_fu_1329_p2;
wire   [47:0] shl_ln3_fu_1354_p3;
wire   [47:0] sub_ln40_fu_1361_p2;
wire   [47:0] shl_ln40_1_fu_1378_p3;
wire   [47:0] sub_ln40_1_fu_1385_p2;
wire   [47:0] shl_ln40_2_fu_1402_p3;
wire   [47:0] sub_ln40_2_fu_1409_p2;
wire   [47:0] shl_ln40_3_fu_1426_p3;
wire   [47:0] sub_ln40_3_fu_1433_p2;
wire   [47:0] shl_ln40_4_fu_1450_p3;
wire   [47:0] sub_ln40_4_fu_1457_p2;
wire   [47:0] shl_ln40_5_fu_1474_p3;
wire   [47:0] sub_ln40_5_fu_1481_p2;
wire   [47:0] shl_ln40_6_fu_1498_p3;
wire   [47:0] sub_ln40_6_fu_1505_p2;
wire   [47:0] shl_ln40_7_fu_1522_p3;
wire   [47:0] sub_ln40_7_fu_1529_p2;
wire   [47:0] shl_ln40_8_fu_1546_p3;
wire   [47:0] sub_ln40_8_fu_1553_p2;
wire   [47:0] shl_ln40_9_fu_1570_p3;
wire   [47:0] sub_ln40_9_fu_1577_p2;
wire   [47:0] shl_ln40_s_fu_1594_p3;
wire   [47:0] sub_ln40_10_fu_1601_p2;
wire   [47:0] shl_ln40_10_fu_1618_p3;
wire   [47:0] sub_ln40_11_fu_1625_p2;
wire   [47:0] shl_ln40_11_fu_1642_p3;
wire   [47:0] sub_ln40_12_fu_1649_p2;
wire   [47:0] shl_ln40_12_fu_1666_p3;
wire   [47:0] sub_ln40_13_fu_1673_p2;
wire   [47:0] shl_ln40_13_fu_1690_p3;
wire   [47:0] sub_ln40_14_fu_1697_p2;
wire   [47:0] shl_ln40_14_fu_1714_p3;
wire   [47:0] sub_ln40_15_fu_1721_p2;
wire   [47:0] shl_ln40_15_fu_1738_p3;
wire   [47:0] sub_ln40_16_fu_1745_p2;
wire   [47:0] shl_ln40_16_fu_1762_p3;
wire   [47:0] sub_ln40_17_fu_1769_p2;
wire   [47:0] shl_ln40_17_fu_1786_p3;
wire   [47:0] sub_ln40_18_fu_1793_p2;
wire   [47:0] shl_ln40_18_fu_1810_p3;
wire   [47:0] sub_ln40_19_fu_1817_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 ap_done_reg = 1'b0;
end

kernel_gramschmidt_mul_32s_32s_48_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 48 ))
mul_32s_32s_48_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_458_p0),
    .din1(grp_fu_458_p1),
    .ce(1'b1),
    .dout(grp_fu_458_p2)
);

kernel_gramschmidt_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        j_fu_136 <= zext_ln34_1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j_fu_136 <= add_ln34_fu_1834_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        A_addr_10_reg_2147[8 : 0] <= zext_ln38_14_fu_745_p1[8 : 0];
        A_addr_11_reg_2152[8 : 0] <= zext_ln38_15_fu_755_p1[8 : 0];
        A_load_8_reg_2172 <= A_q1;
        A_load_9_reg_2178 <= A_q0;
        tmp_54_reg_2157 <= {{add_ln38_2_fu_791_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_addr_12_reg_2184[8 : 0] <= zext_ln38_16_fu_820_p1[8 : 0];
        A_addr_13_reg_2189[8 : 0] <= zext_ln38_17_fu_834_p1[8 : 0];
        A_load_10_reg_2209 <= A_q1;
        A_load_11_reg_2215 <= A_q0;
        tmp_56_reg_2194 <= {{add_ln38_4_fu_870_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        A_addr_14_reg_2221[8 : 0] <= zext_ln38_18_fu_903_p1[8 : 0];
        A_addr_15_reg_2226[8 : 0] <= zext_ln38_19_fu_917_p1[8 : 0];
        A_load_12_reg_2246 <= A_q1;
        A_load_13_reg_2252 <= A_q0;
        tmp_58_reg_2231 <= {{add_ln38_6_fu_953_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_addr_16_reg_2265[4 : 0] <= zext_ln38_20_fu_991_p1[4 : 0];
        A_addr_17_reg_2270 <= zext_ln38_21_fu_1002_p1;
        A_load_14_reg_2290 <= A_q1;
        A_load_15_reg_2296 <= A_q0;
        tmp_60_reg_2275 <= {{add_ln38_8_fu_1038_p2[47:16]}};
        zext_ln38_reg_2258[4 : 0] <= zext_ln38_fu_977_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        A_addr_18_reg_2302 <= zext_ln38_22_fu_1067_p1;
        A_addr_19_reg_2307 <= zext_ln38_23_fu_1077_p1;
        A_load_16_reg_2332 <= A_q1;
        A_load_17_reg_2338 <= A_q0;
        add_ln36_reg_2312 <= add_ln36_fu_1082_p2;
        tmp_62_reg_2317 <= {{add_ln38_10_fu_1117_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        A_addr_1_reg_1994[5 : 0] <= zext_ln38_5_fu_579_p1[5 : 0];
        A_addr_reg_1989[4 : 0] <= j_cast22_fu_564_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        A_addr_2_reg_2005[6 : 0] <= zext_ln38_6_fu_593_p1[6 : 0];
        A_addr_3_reg_2010[6 : 0] <= zext_ln38_7_fu_604_p1[6 : 0];
        A_load_1_reg_2021 <= A_q0;
        A_load_reg_2015 <= A_q1;
        zext_ln38_3_reg_1999[4 : 0] <= zext_ln38_3_fu_584_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_addr_4_reg_2034[7 : 0] <= zext_ln38_8_fu_618_p1[7 : 0];
        A_addr_5_reg_2039[7 : 0] <= zext_ln38_9_fu_629_p1[7 : 0];
        A_load_2_reg_2054 <= A_q1;
        A_load_3_reg_2060 <= A_q0;
        zext_ln38_4_reg_2027[4 : 0] <= zext_ln38_4_fu_609_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        A_addr_6_reg_2066[7 : 0] <= zext_ln38_10_fu_647_p1[7 : 0];
        A_addr_7_reg_2071[7 : 0] <= zext_ln38_11_fu_661_p1[7 : 0];
        A_load_4_reg_2091 <= A_q1;
        A_load_5_reg_2097 <= A_q0;
        tmp_s_reg_2076 <= {{grp_fu_975_p_dout0[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_addr_8_reg_2110[8 : 0] <= zext_ln38_12_fu_693_p1[8 : 0];
        A_addr_9_reg_2115[8 : 0] <= zext_ln38_13_fu_704_p1[8 : 0];
        A_load_6_reg_2135 <= A_q1;
        A_load_7_reg_2141 <= A_q0;
        tmp_52_reg_2120 <= {{add_ln38_fu_716_p2[47:16]}};
        zext_ln38_1_reg_2103[4 : 0] <= zext_ln38_1_fu_684_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        A_load_18_reg_2359 <= A_q1;
        A_load_19_reg_2365 <= A_q0;
        tmp_64_reg_2344 <= {{add_ln38_12_fu_1172_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        j_1_reg_1976 <= ap_sig_allocacmp_j_1;
        sext_ln34_cast_reg_1856 <= sext_ln34_cast_fu_470_p1;
        sext_ln38_10_cast_reg_1910 <= sext_ln38_10_cast_fu_506_p1;
        sext_ln38_11_cast_reg_1904 <= sext_ln38_11_cast_fu_502_p1;
        sext_ln38_12_cast_reg_1898 <= sext_ln38_12_cast_fu_498_p1;
        sext_ln38_13_cast_reg_1892 <= sext_ln38_13_cast_fu_494_p1;
        sext_ln38_14_cast_reg_1886 <= sext_ln38_14_cast_fu_490_p1;
        sext_ln38_15_cast_reg_1880 <= sext_ln38_15_cast_fu_486_p1;
        sext_ln38_16_cast_reg_1874 <= sext_ln38_16_cast_fu_482_p1;
        sext_ln38_17_cast_reg_1868 <= sext_ln38_17_cast_fu_478_p1;
        sext_ln38_18_cast_reg_1862 <= sext_ln38_18_cast_fu_474_p1;
        sext_ln38_1_cast_reg_1964 <= sext_ln38_1_cast_fu_542_p1;
        sext_ln38_2_cast_reg_1958 <= sext_ln38_2_cast_fu_538_p1;
        sext_ln38_3_cast_reg_1952 <= sext_ln38_3_cast_fu_534_p1;
        sext_ln38_4_cast_reg_1946 <= sext_ln38_4_cast_fu_530_p1;
        sext_ln38_5_cast_reg_1940 <= sext_ln38_5_cast_fu_526_p1;
        sext_ln38_6_cast_reg_1934 <= sext_ln38_6_cast_fu_522_p1;
        sext_ln38_7_cast_reg_1928 <= sext_ln38_7_cast_fu_518_p1;
        sext_ln38_8_cast_reg_1922 <= sext_ln38_8_cast_fu_514_p1;
        sext_ln38_9_cast_reg_1916 <= sext_ln38_9_cast_fu_510_p1;
        sext_ln38_cast_reg_1970 <= sext_ln38_cast_fu_546_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_462 <= grp_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_466 <= grp_fu_975_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        sext_ln40_reg_2397 <= sext_ln40_fu_1349_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_66_reg_2371 <= {{add_ln38_14_fu_1227_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_68_reg_2386 <= {{add_ln38_16_fu_1282_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln38_s_reg_2391 <= {{add_ln38_18_fu_1329_p2[47:16]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        A_address0 = A_addr_19_reg_2307;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        A_address0 = A_addr_17_reg_2270;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_address0 = A_addr_15_reg_2226;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        A_address0 = A_addr_13_reg_2189;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address0 = A_addr_11_reg_2152;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_address0 = A_addr_9_reg_2115;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        A_address0 = A_addr_7_reg_2071;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        A_address0 = A_addr_5_reg_2039;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_address0 = A_addr_3_reg_2010;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address0 = A_addr_1_reg_1994;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address0 = zext_ln38_23_fu_1077_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address0 = zext_ln38_21_fu_1002_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address0 = zext_ln38_19_fu_917_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = zext_ln38_17_fu_834_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address0 = zext_ln38_15_fu_755_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address0 = zext_ln38_13_fu_704_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address0 = zext_ln38_11_fu_661_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = zext_ln38_9_fu_629_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address0 = zext_ln38_7_fu_604_p1;
    end else if (((icmp_ln34_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        A_address0 = zext_ln38_5_fu_579_p1;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        A_address1 = A_addr_18_reg_2302;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        A_address1 = A_addr_16_reg_2265;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_address1 = A_addr_14_reg_2221;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        A_address1 = A_addr_12_reg_2184;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_address1 = A_addr_10_reg_2147;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_address1 = A_addr_8_reg_2110;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        A_address1 = A_addr_6_reg_2066;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        A_address1 = A_addr_4_reg_2034;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_address1 = A_addr_2_reg_2005;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_address1 = A_addr_reg_1989;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        A_address1 = zext_ln38_22_fu_1067_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        A_address1 = zext_ln38_20_fu_991_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        A_address1 = zext_ln38_18_fu_903_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address1 = zext_ln38_16_fu_820_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        A_address1 = zext_ln38_14_fu_745_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        A_address1 = zext_ln38_12_fu_693_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        A_address1 = zext_ln38_10_fu_647_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address1 = zext_ln38_8_fu_618_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        A_address1 = zext_ln38_6_fu_593_p1;
    end else if (((icmp_ln34_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        A_address1 = j_cast22_fu_564_p1;
    end else begin
        A_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((icmp_ln34_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        A_ce0 = 1'b1;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | ((icmp_ln34_fu_558_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1)))) begin
        A_ce1 = 1'b1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        A_d0 = {{sub_ln40_19_fu_1817_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        A_d0 = {{sub_ln40_17_fu_1769_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_d0 = {{sub_ln40_15_fu_1721_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        A_d0 = {{sub_ln40_13_fu_1673_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_d0 = {{sub_ln40_11_fu_1625_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_d0 = {{sub_ln40_9_fu_1577_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        A_d0 = {{sub_ln40_7_fu_1529_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        A_d0 = {{sub_ln40_5_fu_1481_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_d0 = {{sub_ln40_3_fu_1433_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_d0 = {{sub_ln40_1_fu_1385_p2[47:16]}};
    end else begin
        A_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        A_d1 = {{sub_ln40_18_fu_1793_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        A_d1 = {{sub_ln40_16_fu_1745_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        A_d1 = {{sub_ln40_14_fu_1697_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        A_d1 = {{sub_ln40_12_fu_1649_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        A_d1 = {{sub_ln40_10_fu_1601_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        A_d1 = {{sub_ln40_8_fu_1553_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        A_d1 = {{sub_ln40_6_fu_1505_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        A_d1 = {{sub_ln40_4_fu_1457_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        A_d1 = {{sub_ln40_2_fu_1409_p2[47:16]}};
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        A_d1 = {{sub_ln40_fu_1361_p2[47:16]}};
    end else begin
        A_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        A_we0 = 1'b1;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        A_we1 = 1'b1;
    end else begin
        A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        R_ce0 = 1'b1;
    end else begin
        R_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        R_we0 = 1'b1;
    end else begin
        R_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln34_fu_558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_j_1 = zext_ln34_1;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_136;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_454_p0 = sext_ln38_18_cast_reg_1862;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_454_p0 = sext_ln38_16_cast_reg_1874;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_454_p0 = sext_ln38_14_cast_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_454_p0 = sext_ln38_12_cast_reg_1898;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_454_p0 = sext_ln38_10_cast_reg_1910;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_454_p0 = sext_ln38_8_cast_reg_1922;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_454_p0 = sext_ln38_6_cast_reg_1934;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_454_p0 = sext_ln38_4_cast_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_454_p0 = sext_ln38_2_cast_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_454_p0 = sext_ln38_cast_reg_1970;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_454_p0 = sext_ln38_37_fu_1243_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_454_p0 = sext_ln38_35_fu_1188_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_454_p0 = sext_ln38_33_fu_1133_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_454_p0 = sext_ln38_31_fu_1054_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_454_p0 = sext_ln38_29_fu_969_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_454_p0 = sext_ln38_27_fu_886_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_454_p0 = sext_ln38_25_fu_807_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_454_p0 = sext_ln38_23_fu_732_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_454_p0 = sext_ln38_21_fu_676_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_454_p0 = sext_ln38_19_fu_634_p1;
    end else begin
        grp_fu_454_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_454_p1 = sext_ln40_reg_2397;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_454_p1 = sext_ln40_fu_1349_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_454_p1 = sext_ln38_18_cast_reg_1862;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_454_p1 = sext_ln38_16_cast_reg_1874;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_454_p1 = sext_ln38_14_cast_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_454_p1 = sext_ln38_12_cast_reg_1898;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_454_p1 = sext_ln38_10_cast_reg_1910;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_454_p1 = sext_ln38_8_cast_reg_1922;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_454_p1 = sext_ln38_6_cast_reg_1934;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_454_p1 = sext_ln38_4_cast_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_454_p1 = sext_ln38_2_cast_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_454_p1 = sext_ln38_cast_reg_1970;
    end else begin
        grp_fu_454_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_458_p0 = sext_ln34_cast_reg_1856;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_458_p0 = sext_ln38_17_cast_reg_1868;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_458_p0 = sext_ln38_15_cast_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_458_p0 = sext_ln38_13_cast_reg_1892;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_458_p0 = sext_ln38_11_cast_reg_1904;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_458_p0 = sext_ln38_9_cast_reg_1916;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_458_p0 = sext_ln38_7_cast_reg_1928;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_458_p0 = sext_ln38_5_cast_reg_1940;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_458_p0 = sext_ln38_3_cast_reg_1952;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_458_p0 = sext_ln38_1_cast_reg_1964;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_458_p0 = sext_ln38_38_fu_1247_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_458_p0 = sext_ln38_36_fu_1192_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_458_p0 = sext_ln38_34_fu_1137_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_458_p0 = sext_ln38_32_fu_1058_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_458_p0 = sext_ln38_30_fu_973_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_458_p0 = sext_ln38_28_fu_890_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_458_p0 = sext_ln38_26_fu_811_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_458_p0 = sext_ln38_24_fu_736_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_458_p0 = sext_ln38_22_fu_680_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_458_p0 = sext_ln38_20_fu_638_p1;
    end else begin
        grp_fu_458_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_458_p1 = sext_ln40_reg_2397;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_458_p1 = sext_ln40_fu_1349_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_458_p1 = sext_ln34_cast_reg_1856;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_458_p1 = sext_ln38_17_cast_reg_1868;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_458_p1 = sext_ln38_15_cast_reg_1880;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_458_p1 = sext_ln38_13_cast_reg_1892;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_458_p1 = sext_ln38_11_cast_reg_1904;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_458_p1 = sext_ln38_9_cast_reg_1916;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_458_p1 = sext_ln38_7_cast_reg_1928;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_458_p1 = sext_ln38_5_cast_reg_1940;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_458_p1 = sext_ln38_3_cast_reg_1952;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_458_p1 = sext_ln38_1_cast_reg_1964;
    end else begin
        grp_fu_458_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln34_fu_558_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign R_address0 = zext_ln36_fu_1345_p1;

assign R_d0 = trunc_ln38_s_reg_2391;

assign add_ln34_fu_1834_p2 = (j_1_reg_1976 + 5'd1);

assign add_ln36_fu_1082_p2 = (sub_ln30 + zext_ln38_reg_2258);

assign add_ln38_10_fu_1117_p2 = (shl_ln38_s_fu_1109_p3 + reg_462);

assign add_ln38_11_fu_1148_p2 = (shl_ln38_10_fu_1141_p3 + reg_466);

assign add_ln38_12_fu_1172_p2 = (shl_ln38_11_fu_1164_p3 + reg_462);

assign add_ln38_13_fu_1203_p2 = (shl_ln38_12_fu_1196_p3 + reg_466);

assign add_ln38_14_fu_1227_p2 = (shl_ln38_13_fu_1219_p3 + reg_462);

assign add_ln38_15_fu_1258_p2 = (shl_ln38_14_fu_1251_p3 + reg_466);

assign add_ln38_16_fu_1282_p2 = (shl_ln38_15_fu_1274_p3 + reg_462);

assign add_ln38_17_fu_1305_p2 = (shl_ln38_16_fu_1298_p3 + reg_466);

assign add_ln38_18_fu_1329_p2 = (shl_ln38_17_fu_1321_p3 + reg_462);

assign add_ln38_19_fu_573_p2 = (zext_ln38_2_fu_569_p1 + 6'd30);

assign add_ln38_1_fu_767_p2 = (shl_ln38_1_fu_760_p3 + reg_466);

assign add_ln38_20_fu_587_p2 = (zext_ln38_3_fu_584_p1 + 7'd60);

assign add_ln38_21_fu_598_p2 = ($signed(zext_ln38_3_fu_584_p1) + $signed(7'd90));

assign add_ln38_22_fu_612_p2 = (zext_ln38_4_fu_609_p1 + 8'd120);

assign add_ln38_23_fu_623_p2 = ($signed(zext_ln38_4_fu_609_p1) + $signed(8'd150));

assign add_ln38_24_fu_642_p2 = ($signed(zext_ln38_4_reg_2027) + $signed(8'd180));

assign add_ln38_25_fu_652_p2 = ($signed(zext_ln38_3_reg_1999) + $signed(7'd82));

assign add_ln38_26_fu_687_p2 = (zext_ln38_1_fu_684_p1 + 9'd240);

assign add_ln38_27_fu_698_p2 = ($signed(zext_ln38_1_fu_684_p1) + $signed(9'd270));

assign add_ln38_28_fu_740_p2 = ($signed(zext_ln38_1_reg_2103) + $signed(9'd300));

assign add_ln38_29_fu_750_p2 = ($signed(zext_ln38_1_reg_2103) + $signed(9'd330));

assign add_ln38_2_fu_791_p2 = (shl_ln38_2_fu_783_p3 + reg_462);

assign add_ln38_30_fu_815_p2 = ($signed(zext_ln38_1_reg_2103) + $signed(9'd360));

assign add_ln38_31_fu_825_p2 = ($signed(zext_ln38_4_reg_2027) + $signed(8'd134));

assign add_ln38_32_fu_894_p2 = ($signed(zext_ln38_4_reg_2027) + $signed(8'd164));

assign add_ln38_33_fu_908_p2 = ($signed(zext_ln38_3_reg_1999) + $signed(7'd66));

assign add_ln38_34_fu_996_p2 = (zext_ln38_fu_977_p1 + 10'd510);

assign add_ln38_35_fu_1062_p2 = ($signed(zext_ln38_reg_2258) + $signed(10'd540));

assign add_ln38_36_fu_1072_p2 = ($signed(zext_ln38_reg_2258) + $signed(10'd570));

assign add_ln38_3_fu_846_p2 = (shl_ln38_3_fu_839_p3 + reg_466);

assign add_ln38_4_fu_870_p2 = (shl_ln38_4_fu_862_p3 + reg_462);

assign add_ln38_5_fu_929_p2 = (shl_ln38_5_fu_922_p3 + reg_466);

assign add_ln38_6_fu_953_p2 = (shl_ln38_6_fu_945_p3 + reg_462);

assign add_ln38_7_fu_1014_p2 = (shl_ln38_7_fu_1007_p3 + reg_466);

assign add_ln38_8_fu_1038_p2 = (shl_ln38_8_fu_1030_p3 + reg_462);

assign add_ln38_9_fu_1093_p2 = (shl_ln38_9_fu_1086_p3 + reg_466);

assign add_ln38_fu_716_p2 = (shl_ln2_fu_709_p3 + reg_462);

assign add_ln38_s_fu_980_p3 = {{1'd1}, {j_1_reg_1976}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_975_p_ce = 1'b1;

assign grp_fu_975_p_din0 = grp_fu_454_p0;

assign grp_fu_975_p_din1 = grp_fu_454_p1;

assign icmp_ln34_fu_558_p2 = ((ap_sig_allocacmp_j_1 < 5'd30) ? 1'b1 : 1'b0);

assign j_cast22_fu_564_p1 = ap_sig_allocacmp_j_1;

assign sext_ln34_cast_fu_470_p1 = $signed(sext_ln34);

assign sext_ln38_10_cast_fu_506_p1 = $signed(sext_ln38_10);

assign sext_ln38_11_cast_fu_502_p1 = $signed(sext_ln38_11);

assign sext_ln38_12_cast_fu_498_p1 = $signed(sext_ln38_12);

assign sext_ln38_13_cast_fu_494_p1 = $signed(sext_ln38_13);

assign sext_ln38_14_cast_fu_490_p1 = $signed(sext_ln38_14);

assign sext_ln38_15_cast_fu_486_p1 = $signed(sext_ln38_15);

assign sext_ln38_16_cast_fu_482_p1 = $signed(sext_ln38_16);

assign sext_ln38_17_cast_fu_478_p1 = $signed(sext_ln38_17);

assign sext_ln38_18_cast_fu_474_p1 = $signed(sext_ln38_18);

assign sext_ln38_19_fu_634_p1 = A_load_reg_2015;

assign sext_ln38_1_cast_fu_542_p1 = $signed(sext_ln38_1);

assign sext_ln38_20_fu_638_p1 = A_load_1_reg_2021;

assign sext_ln38_21_fu_676_p1 = A_load_2_reg_2054;

assign sext_ln38_22_fu_680_p1 = A_load_3_reg_2060;

assign sext_ln38_23_fu_732_p1 = A_load_4_reg_2091;

assign sext_ln38_24_fu_736_p1 = A_load_5_reg_2097;

assign sext_ln38_25_fu_807_p1 = A_load_6_reg_2135;

assign sext_ln38_26_fu_811_p1 = A_load_7_reg_2141;

assign sext_ln38_27_fu_886_p1 = A_load_8_reg_2172;

assign sext_ln38_28_fu_890_p1 = A_load_9_reg_2178;

assign sext_ln38_29_fu_969_p1 = A_load_10_reg_2209;

assign sext_ln38_2_cast_fu_538_p1 = $signed(sext_ln38_2);

assign sext_ln38_30_fu_973_p1 = A_load_11_reg_2215;

assign sext_ln38_31_fu_1054_p1 = A_load_12_reg_2246;

assign sext_ln38_32_fu_1058_p1 = A_load_13_reg_2252;

assign sext_ln38_33_fu_1133_p1 = A_load_14_reg_2290;

assign sext_ln38_34_fu_1137_p1 = A_load_15_reg_2296;

assign sext_ln38_35_fu_1188_p1 = A_load_16_reg_2332;

assign sext_ln38_36_fu_1192_p1 = A_load_17_reg_2338;

assign sext_ln38_37_fu_1243_p1 = A_load_18_reg_2359;

assign sext_ln38_38_fu_1247_p1 = A_load_19_reg_2365;

assign sext_ln38_39_fu_657_p1 = $signed(add_ln38_25_fu_652_p2);

assign sext_ln38_3_cast_fu_534_p1 = $signed(sext_ln38_3);

assign sext_ln38_40_fu_830_p1 = $signed(add_ln38_31_fu_825_p2);

assign sext_ln38_41_fu_899_p1 = $signed(add_ln38_32_fu_894_p2);

assign sext_ln38_42_fu_913_p1 = $signed(add_ln38_33_fu_908_p2);

assign sext_ln38_43_fu_987_p1 = $signed(add_ln38_s_fu_980_p3);

assign sext_ln38_4_cast_fu_530_p1 = $signed(sext_ln38_4);

assign sext_ln38_5_cast_fu_526_p1 = $signed(sext_ln38_5);

assign sext_ln38_6_cast_fu_522_p1 = $signed(sext_ln38_6);

assign sext_ln38_7_cast_fu_518_p1 = $signed(sext_ln38_7);

assign sext_ln38_8_cast_fu_514_p1 = $signed(sext_ln38_8);

assign sext_ln38_9_cast_fu_510_p1 = $signed(sext_ln38_9);

assign sext_ln38_cast_fu_546_p1 = $signed(sext_ln38);

assign sext_ln40_fu_1349_p1 = trunc_ln38_s_reg_2391;

assign shl_ln2_fu_709_p3 = {{tmp_s_reg_2076}, {16'd0}};

assign shl_ln38_10_fu_1141_p3 = {{tmp_62_reg_2317}, {16'd0}};

assign shl_ln38_11_fu_1164_p3 = {{tmp_63_fu_1154_p4}, {16'd0}};

assign shl_ln38_12_fu_1196_p3 = {{tmp_64_reg_2344}, {16'd0}};

assign shl_ln38_13_fu_1219_p3 = {{tmp_65_fu_1209_p4}, {16'd0}};

assign shl_ln38_14_fu_1251_p3 = {{tmp_66_reg_2371}, {16'd0}};

assign shl_ln38_15_fu_1274_p3 = {{tmp_67_fu_1264_p4}, {16'd0}};

assign shl_ln38_16_fu_1298_p3 = {{tmp_68_reg_2386}, {16'd0}};

assign shl_ln38_17_fu_1321_p3 = {{tmp_69_fu_1311_p4}, {16'd0}};

assign shl_ln38_1_fu_760_p3 = {{tmp_52_reg_2120}, {16'd0}};

assign shl_ln38_2_fu_783_p3 = {{tmp_53_fu_773_p4}, {16'd0}};

assign shl_ln38_3_fu_839_p3 = {{tmp_54_reg_2157}, {16'd0}};

assign shl_ln38_4_fu_862_p3 = {{tmp_55_fu_852_p4}, {16'd0}};

assign shl_ln38_5_fu_922_p3 = {{tmp_56_reg_2194}, {16'd0}};

assign shl_ln38_6_fu_945_p3 = {{tmp_57_fu_935_p4}, {16'd0}};

assign shl_ln38_7_fu_1007_p3 = {{tmp_58_reg_2231}, {16'd0}};

assign shl_ln38_8_fu_1030_p3 = {{tmp_59_fu_1020_p4}, {16'd0}};

assign shl_ln38_9_fu_1086_p3 = {{tmp_60_reg_2275}, {16'd0}};

assign shl_ln38_s_fu_1109_p3 = {{tmp_61_fu_1099_p4}, {16'd0}};

assign shl_ln3_fu_1354_p3 = {{A_load_reg_2015}, {16'd0}};

assign shl_ln40_10_fu_1618_p3 = {{A_load_11_reg_2215}, {16'd0}};

assign shl_ln40_11_fu_1642_p3 = {{A_load_12_reg_2246}, {16'd0}};

assign shl_ln40_12_fu_1666_p3 = {{A_load_13_reg_2252}, {16'd0}};

assign shl_ln40_13_fu_1690_p3 = {{A_load_14_reg_2290}, {16'd0}};

assign shl_ln40_14_fu_1714_p3 = {{A_load_15_reg_2296}, {16'd0}};

assign shl_ln40_15_fu_1738_p3 = {{A_load_16_reg_2332}, {16'd0}};

assign shl_ln40_16_fu_1762_p3 = {{A_load_17_reg_2338}, {16'd0}};

assign shl_ln40_17_fu_1786_p3 = {{A_load_18_reg_2359}, {16'd0}};

assign shl_ln40_18_fu_1810_p3 = {{A_load_19_reg_2365}, {16'd0}};

assign shl_ln40_1_fu_1378_p3 = {{A_load_1_reg_2021}, {16'd0}};

assign shl_ln40_2_fu_1402_p3 = {{A_load_2_reg_2054}, {16'd0}};

assign shl_ln40_3_fu_1426_p3 = {{A_load_3_reg_2060}, {16'd0}};

assign shl_ln40_4_fu_1450_p3 = {{A_load_4_reg_2091}, {16'd0}};

assign shl_ln40_5_fu_1474_p3 = {{A_load_5_reg_2097}, {16'd0}};

assign shl_ln40_6_fu_1498_p3 = {{A_load_6_reg_2135}, {16'd0}};

assign shl_ln40_7_fu_1522_p3 = {{A_load_7_reg_2141}, {16'd0}};

assign shl_ln40_8_fu_1546_p3 = {{A_load_8_reg_2172}, {16'd0}};

assign shl_ln40_9_fu_1570_p3 = {{A_load_9_reg_2178}, {16'd0}};

assign shl_ln40_s_fu_1594_p3 = {{A_load_10_reg_2209}, {16'd0}};

assign sub_ln40_10_fu_1601_p2 = (shl_ln40_s_fu_1594_p3 - reg_466);

assign sub_ln40_11_fu_1625_p2 = (shl_ln40_10_fu_1618_p3 - reg_462);

assign sub_ln40_12_fu_1649_p2 = (shl_ln40_11_fu_1642_p3 - reg_466);

assign sub_ln40_13_fu_1673_p2 = (shl_ln40_12_fu_1666_p3 - reg_462);

assign sub_ln40_14_fu_1697_p2 = (shl_ln40_13_fu_1690_p3 - reg_466);

assign sub_ln40_15_fu_1721_p2 = (shl_ln40_14_fu_1714_p3 - reg_462);

assign sub_ln40_16_fu_1745_p2 = (shl_ln40_15_fu_1738_p3 - reg_466);

assign sub_ln40_17_fu_1769_p2 = (shl_ln40_16_fu_1762_p3 - reg_462);

assign sub_ln40_18_fu_1793_p2 = (shl_ln40_17_fu_1786_p3 - reg_466);

assign sub_ln40_19_fu_1817_p2 = (shl_ln40_18_fu_1810_p3 - reg_462);

assign sub_ln40_1_fu_1385_p2 = (shl_ln40_1_fu_1378_p3 - reg_462);

assign sub_ln40_2_fu_1409_p2 = (shl_ln40_2_fu_1402_p3 - reg_466);

assign sub_ln40_3_fu_1433_p2 = (shl_ln40_3_fu_1426_p3 - reg_462);

assign sub_ln40_4_fu_1457_p2 = (shl_ln40_4_fu_1450_p3 - reg_466);

assign sub_ln40_5_fu_1481_p2 = (shl_ln40_5_fu_1474_p3 - reg_462);

assign sub_ln40_6_fu_1505_p2 = (shl_ln40_6_fu_1498_p3 - reg_466);

assign sub_ln40_7_fu_1529_p2 = (shl_ln40_7_fu_1522_p3 - reg_462);

assign sub_ln40_8_fu_1553_p2 = (shl_ln40_8_fu_1546_p3 - reg_466);

assign sub_ln40_9_fu_1577_p2 = (shl_ln40_9_fu_1570_p3 - reg_462);

assign sub_ln40_fu_1361_p2 = (shl_ln3_fu_1354_p3 - reg_466);

assign tmp_53_fu_773_p4 = {{add_ln38_1_fu_767_p2[47:16]}};

assign tmp_55_fu_852_p4 = {{add_ln38_3_fu_846_p2[47:16]}};

assign tmp_57_fu_935_p4 = {{add_ln38_5_fu_929_p2[47:16]}};

assign tmp_59_fu_1020_p4 = {{add_ln38_7_fu_1014_p2[47:16]}};

assign tmp_61_fu_1099_p4 = {{add_ln38_9_fu_1093_p2[47:16]}};

assign tmp_63_fu_1154_p4 = {{add_ln38_11_fu_1148_p2[47:16]}};

assign tmp_65_fu_1209_p4 = {{add_ln38_13_fu_1203_p2[47:16]}};

assign tmp_67_fu_1264_p4 = {{add_ln38_15_fu_1258_p2[47:16]}};

assign tmp_69_fu_1311_p4 = {{add_ln38_17_fu_1305_p2[47:16]}};

assign zext_ln36_fu_1345_p1 = add_ln36_reg_2312;

assign zext_ln38_10_fu_647_p1 = add_ln38_24_fu_642_p2;

assign zext_ln38_11_fu_661_p1 = $unsigned(sext_ln38_39_fu_657_p1);

assign zext_ln38_12_fu_693_p1 = add_ln38_26_fu_687_p2;

assign zext_ln38_13_fu_704_p1 = add_ln38_27_fu_698_p2;

assign zext_ln38_14_fu_745_p1 = add_ln38_28_fu_740_p2;

assign zext_ln38_15_fu_755_p1 = add_ln38_29_fu_750_p2;

assign zext_ln38_16_fu_820_p1 = add_ln38_30_fu_815_p2;

assign zext_ln38_17_fu_834_p1 = $unsigned(sext_ln38_40_fu_830_p1);

assign zext_ln38_18_fu_903_p1 = $unsigned(sext_ln38_41_fu_899_p1);

assign zext_ln38_19_fu_917_p1 = $unsigned(sext_ln38_42_fu_913_p1);

assign zext_ln38_1_fu_684_p1 = j_1_reg_1976;

assign zext_ln38_20_fu_991_p1 = $unsigned(sext_ln38_43_fu_987_p1);

assign zext_ln38_21_fu_1002_p1 = add_ln38_34_fu_996_p2;

assign zext_ln38_22_fu_1067_p1 = add_ln38_35_fu_1062_p2;

assign zext_ln38_23_fu_1077_p1 = add_ln38_36_fu_1072_p2;

assign zext_ln38_2_fu_569_p1 = ap_sig_allocacmp_j_1;

assign zext_ln38_3_fu_584_p1 = j_1_reg_1976;

assign zext_ln38_4_fu_609_p1 = j_1_reg_1976;

assign zext_ln38_5_fu_579_p1 = add_ln38_19_fu_573_p2;

assign zext_ln38_6_fu_593_p1 = add_ln38_20_fu_587_p2;

assign zext_ln38_7_fu_604_p1 = add_ln38_21_fu_598_p2;

assign zext_ln38_8_fu_618_p1 = add_ln38_22_fu_612_p2;

assign zext_ln38_9_fu_629_p1 = add_ln38_23_fu_623_p2;

assign zext_ln38_fu_977_p1 = j_1_reg_1976;

always @ (posedge ap_clk) begin
    A_addr_reg_1989[9:5] <= 5'b00000;
    A_addr_1_reg_1994[9:6] <= 4'b0000;
    zext_ln38_3_reg_1999[6:5] <= 2'b00;
    A_addr_2_reg_2005[9:7] <= 3'b000;
    A_addr_3_reg_2010[9:7] <= 3'b000;
    zext_ln38_4_reg_2027[7:5] <= 3'b000;
    A_addr_4_reg_2034[9:8] <= 2'b00;
    A_addr_5_reg_2039[9:8] <= 2'b00;
    A_addr_6_reg_2066[9:8] <= 2'b00;
    A_addr_7_reg_2071[9:8] <= 2'b00;
    zext_ln38_1_reg_2103[8:5] <= 4'b0000;
    A_addr_8_reg_2110[9] <= 1'b0;
    A_addr_9_reg_2115[9] <= 1'b0;
    A_addr_10_reg_2147[9] <= 1'b0;
    A_addr_11_reg_2152[9] <= 1'b0;
    A_addr_12_reg_2184[9] <= 1'b0;
    A_addr_13_reg_2189[9] <= 1'b0;
    A_addr_14_reg_2221[9] <= 1'b0;
    A_addr_15_reg_2226[9] <= 1'b0;
    zext_ln38_reg_2258[9:5] <= 5'b00000;
    A_addr_16_reg_2265[9:5] <= 5'b01111;
end

endmodule //kernel_gramschmidt_kernel_gramschmidt_Pipeline_VITIS_LOOP_34_4
