Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_UART_MASTER_behav xil_defaultlib.TB_UART_MASTER xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'probe_in0' [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v:84]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'probe_in1' [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v:85]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'probe_out2' [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v:88]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'cfg_sta' [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_LOOP.v:158]
WARNING: [VRFC 10-3705] select index 4 into 'cfg_rom_init' is out of bounds [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v:122]
WARNING: [VRFC 10-3705] select index 5 into 'cfg_rom_init' is out of bounds [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v:123]
WARNING: [VRFC 10-3705] select index 6 into 'cfg_rom_init' is out of bounds [C:/Users/xie/Desktop/SW_TETS/SW_TETS/SW_TETS.srcs/sim_1/imports/UART_MASTER/UART_MASTER_FUNCTION.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VIO_UART_DEMO
Compiling module xil_defaultlib.uart_rx(PARITY_TYPE=1'b1,BAUD_RA...
Compiling module xil_defaultlib.uart_tx(PARITY_TYPE=1'b1,BAUD_RA...
Compiling module xil_defaultlib.UART_MASTER_DRIVE(PARITY_TYPE=1'...
Compiling module xil_defaultlib.UART_MASTER_FUNCTION(REG_CFG_NUM...
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.TB_UART_MASTER
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_UART_MASTER_behav
