<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::HexagonRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html">HexagonRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1HexagonRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::HexagonRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="HexagonRegisterInfo_8h_source.html">Target/Hexagon/HexagonRegisterInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::HexagonRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1HexagonRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::HexagonRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1HexagonRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1HexagonRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a19e97106543e796a718db674ffc2fdba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a19e97106543e796a718db674ffc2fdba">HexagonRegisterInfo</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HwMode)</td></tr>
<tr class="separator:a19e97106543e796a718db674ffc2fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6554d18a9a05725d38d2168737a1f340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a6554d18a9a05725d38d2168737a1f340">getCalleeSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6554d18a9a05725d38d2168737a1f340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code Generation virtual methods...  <a href="classllvm_1_1HexagonRegisterInfo.html#a6554d18a9a05725d38d2168737a1f340">More...</a><br /></td></tr>
<tr class="separator:a6554d18a9a05725d38d2168737a1f340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e38aa28c8d72dcbc987ba1d869d5efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a9e38aa28c8d72dcbc987ba1d869d5efe">getCallPreservedMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9e38aa28c8d72dcbc987ba1d869d5efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3372d351ec7fac9fb1066e77d36f1276"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a3372d351ec7fac9fb1066e77d36f1276">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3372d351ec7fac9fb1066e77d36f1276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a096fcb1d6b0da7425a8cc7dbb8ddd526"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a096fcb1d6b0da7425a8cc7dbb8ddd526">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> SPAdj, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a096fcb1d6b0da7425a8cc7dbb8ddd526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bf1237600388a91d5a693249b1922c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a96bf1237600388a91d5a693249b1922c">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a96bf1237600388a91d5a693249b1922c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true since we may need scavenging for a temporary register when generating hardware loop instructions.  <a href="classllvm_1_1HexagonRegisterInfo.html#a96bf1237600388a91d5a693249b1922c">More...</a><br /></td></tr>
<tr class="separator:a96bf1237600388a91d5a693249b1922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fab65a24144e25a65033dbc676024a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a73fab65a24144e25a65033dbc676024a">requiresFrameIndexScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a73fab65a24144e25a65033dbc676024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true.  <a href="classllvm_1_1HexagonRegisterInfo.html#a73fab65a24144e25a65033dbc676024a">More...</a><br /></td></tr>
<tr class="separator:a73fab65a24144e25a65033dbc676024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563d9b37b58d08fdb856d8035959a270"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a563d9b37b58d08fdb856d8035959a270">useFPForScavengingIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a563d9b37b58d08fdb856d8035959a270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the frame pointer is valid.  <a href="classllvm_1_1HexagonRegisterInfo.html#a563d9b37b58d08fdb856d8035959a270">More...</a><br /></td></tr>
<tr class="separator:a563d9b37b58d08fdb856d8035959a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7cb54f8347286b106be184c8c125e1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a8a7cb54f8347286b106be184c8c125e1">shouldCoalesce</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DstSubReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8a7cb54f8347286b106be184c8c125e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d02327903c8dad8cb70f9b5bf2bbeaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a7d02327903c8dad8cb70f9b5bf2bbeaa">getFrameRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7d02327903c8dad8cb70f9b5bf2bbeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0464d08b7de6a0f821a8a2324336d4f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a0464d08b7de6a0f821a8a2324336d4f0">getFrameRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0464d08b7de6a0f821a8a2324336d4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3756585ccfab9468123926391e1b76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a3c3756585ccfab9468123926391e1b76">getStackRegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3c3756585ccfab9468123926391e1b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8528b1c4543692486b82ac9012c1617b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a8528b1c4543692486b82ac9012c1617b">getHexagonSubRegIndex</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> GenIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8528b1c4543692486b82ac9012c1617b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb719bff41b5688bcd0e39208d11677f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#afb719bff41b5688bcd0e39208d11677f">getCallerSavedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afb719bff41b5688bcd0e39208d11677f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3809a16f3a02acd71585809cc857dcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#ab3809a16f3a02acd71585809cc857dcf">getFirstCallerSavedNonParamReg</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab3809a16f3a02acd71585809cc857dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17916d12b32d954cdd1d65ae027be260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a17916d12b32d954cdd1d65ae027be260">getPointerRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Kind=0) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a17916d12b32d954cdd1d65ae027be260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cce9c796fb3d5106b797de10b727775"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1HexagonRegisterInfo.html#a0cce9c796fb3d5106b797de10b727775">isEHReturnCalleeSaveReg</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0cce9c796fb3d5106b797de10b727775"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8h_source.html#l00029">29</a> of file <a class="el" href="HexagonRegisterInfo_8h_source.html">HexagonRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a19e97106543e796a718db674ffc2fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e97106543e796a718db674ffc2fdba">&#9670;&nbsp;</a></span>HexagonRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HexagonRegisterInfo::HexagonRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>HwMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00056">56</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a096fcb1d6b0da7425a8cc7dbb8ddd526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a096fcb1d6b0da7425a8cc7dbb8ddd526">&#9670;&nbsp;</a></span>eliminateFrameIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonRegisterInfo::eliminateFrameIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00208">208</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LiveRegUnits_8h_source.html#l00047">llvm::LiveRegUnits::accumulateUsedDefed()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="HexagonRegisterInfo_8cpp.html#a12af680458b7aa0bebd97f5c1fc7fa42">FrameIndexReuseLimit</a>, <a class="el" href="HexagonRegisterInfo_8cpp.html#ae7e1ab0a6088ee5a92d320afcee85ac5">FrameIndexSearchRange</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00124">llvm::HexagonSubtarget::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00283">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getReverse()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="SmallSet_8h_source.html#l00177">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00872">llvm::MachineInstr::isCall()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="MachineInstr_8h_source.html#l00641">llvm::MachineInstr::operands()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="SmallSet_8h_source.html#l00159">llvm::SmallSet&lt; T, N, C &gt;::size()</a>, and <a class="el" href="ARMLowOverheadLoops_8cpp_source.html#l00590">Uses</a>.</p>

</div>
</div>
<a id="a6554d18a9a05725d38d2168737a1f340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6554d18a9a05725d38d2168737a1f340">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * HexagonRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Code Generation virtual methods... </p>

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00119">119</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonFrameLowering_8cpp_source.html#l02075">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, and <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01323">llvm::HexagonDAGToDAGISel::emitFunctionEntryCode()</a>.</p>

</div>
</div>
<a id="afb719bff41b5688bcd0e39208d11677f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb719bff41b5688bcd0e39208d11677f">&#9670;&nbsp;</a></span>getCallerSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * HexagonRegisterInfo::getCallerSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00067">67</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="README-SSE_8txt_source.html#l00278">P2</a>, <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>, <a class="el" href="MathExtras_8h.html#a166646d6a4037a236119b6e156051d90">R4</a>, <a class="el" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>, <a class="el" href="NVPTX_8h_source.html#l00124">llvm::NVPTX::PTXLdStInstCode::V2</a>, and <a class="el" href="NVPTX_8h_source.html#l00125">llvm::NVPTX::PTXLdStInstCode::V4</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01524">needToReserveScavengingSpillSlots()</a>.</p>

</div>
</div>
<a id="a9e38aa28c8d72dcbc987ba1d869d5efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e38aa28c8d72dcbc987ba1d869d5efe">&#9670;&nbsp;</a></span>getCallPreservedMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> * HexagonRegisterInfo::getCallPreservedMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00141">141</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelLowering_8cpp_source.html#l00403">llvm::HexagonTargetLowering::LowerCall()</a>.</p>

</div>
</div>
<a id="ab3809a16f3a02acd71585809cc857dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3809a16f3a02acd71585809cc857dcf">&#9670;&nbsp;</a></span>getFirstCallerSavedNonParamReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> HexagonRegisterInfo::getFirstCallerSavedNonParamReg </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00456">456</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h.html#ace331bebb5bd2780b8dfb7e6e97db7dd">R6</a>.</p>

</div>
</div>
<a id="a0464d08b7de6a0f821a8a2324336d4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0464d08b7de6a0f821a8a2324336d4f0">&#9670;&nbsp;</a></span>getFrameRegister() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> HexagonRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00402">getFrameRegister()</a>.</p>

</div>
</div>
<a id="a7d02327903c8dad8cb70f9b5bf2bbeaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d02327903c8dad8cb70f9b5bf2bbeaa">&#9670;&nbsp;</a></span>getFrameRegister() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> HexagonRegisterInfo::getFrameRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00402">402</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00411">getFrameRegister()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00416">getStackRegister()</a>, and <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01142">llvm::HexagonFrameLowering::hasFP()</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01050">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00302">llvm::HexagonPacketizerList::isCallDependent()</a>, and <a class="el" href="HexagonISelLowering_8cpp_source.html#l01193">llvm::HexagonTargetLowering::LowerFRAMEADDR()</a>.</p>

</div>
</div>
<a id="a8528b1c4543692486b82ac9012c1617b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8528b1c4543692486b82ac9012c1617b">&#9670;&nbsp;</a></span>getHexagonSubRegIndex()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> HexagonRegisterInfo::getHexagonSubRegIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>GenIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00421">421</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00179">llvm::TargetRegisterClass::getSuperClasses()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="HexagonRegisterInfo_8h_source.html#l00026">llvm::Hexagon::ps_sub_hi</a>, and <a class="el" href="HexagonRegisterInfo_8h_source.html#l00026">llvm::Hexagon::ps_sub_lo</a>.</p>

</div>
</div>
<a id="a17916d12b32d954cdd1d65ae027be260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17916d12b32d954cdd1d65ae027be260">&#9670;&nbsp;</a></span>getPointerRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * HexagonRegisterInfo::getPointerRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Kind</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00451">451</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

</div>
</div>
<a id="a3372d351ec7fac9fb1066e77d36f1276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3372d351ec7fac9fb1066e77d36f1276">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> HexagonRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00147">147</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="HexagonMCTargetDesc_8cpp_source.html#l00612">llvm::Hexagon_MC::GetVectRegRev()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00268">llvm::HexagonSubtarget::hasReservedR19()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="README-SSE_8txt_source.html#l00632">LC0</a>, <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>, and <a class="el" href="lib_2Target_2PowerPC_2README_8txt_source.html#l00010">x</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonISelDAGToDAG_8cpp_source.html#l01323">llvm::HexagonDAGToDAGISel::emitFunctionEntryCode()</a>.</p>

</div>
</div>
<a id="a3c3756585ccfab9468123926391e1b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3756585ccfab9468123926391e1b76">&#9670;&nbsp;</a></span>getStackRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> HexagonRegisterInfo::getStackRegister </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00416">416</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l03891">llvm::HexagonInstrInfo::getDuplexCandidateGroup()</a>, <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00402">getFrameRegister()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l00302">llvm::HexagonPacketizerList::isCallDependent()</a>, <a class="el" href="HexagonVLIWPacketizer_8cpp_source.html#l01324">llvm::HexagonPacketizerList::isLegalToPacketizeTogether()</a>, and <a class="el" href="HexagonISelLowering_8cpp_source.html#l00403">llvm::HexagonTargetLowering::LowerCall()</a>.</p>

</div>
</div>
<a id="a0cce9c796fb3d5106b797de10b727775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cce9c796fb3d5106b797de10b727775">&#9670;&nbsp;</a></span>isEHReturnCalleeSaveReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonRegisterInfo::isEHReturnCalleeSaveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h.html#a9211f62d8e1e6de999eaa63ec0f6ae02">R2</a>.</p>

</div>
</div>
<a id="a73fab65a24144e25a65033dbc676024a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fab65a24144e25a65033dbc676024a">&#9670;&nbsp;</a></span>requiresFrameIndexScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::HexagonRegisterInfo::requiresFrameIndexScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true. </p>
<p>Spill code for predicate registers might need an extra register. </p>

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8h_source.html#l00052">52</a> of file <a class="el" href="HexagonRegisterInfo_8h_source.html">HexagonRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a96bf1237600388a91d5a693249b1922c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96bf1237600388a91d5a693249b1922c">&#9670;&nbsp;</a></span>requiresRegisterScavenging()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::HexagonRegisterInfo::requiresRegisterScavenging </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true since we may need scavenging for a temporary register when generating hardware loop instructions. </p>

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8h_source.html#l00046">46</a> of file <a class="el" href="HexagonRegisterInfo_8h_source.html">HexagonRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a8a7cb54f8347286b106be184c8c125e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7cb54f8347286b106be184c8c125e1">&#9670;&nbsp;</a></span>shouldCoalesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonRegisterInfo::shouldCoalesce </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SrcRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>DstRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstSubReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>NewRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00353">353</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01742">llvm::any_of()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00074">llvm::TargetRegisterClass::getID()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00408">llvm::SlotIndexes::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00209">llvm::LiveIntervals::getSlotIndexes()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, and <a class="el" href="HexagonSubtarget_8h_source.html#l00234">llvm::HexagonSubtarget::useHVXOps()</a>.</p>

</div>
</div>
<a id="a563d9b37b58d08fdb856d8035959a270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563d9b37b58d08fdb856d8035959a270">&#9670;&nbsp;</a></span>useFPForScavengingIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool HexagonRegisterInfo::useFPForScavengingIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the frame pointer is valid. </p>

<p class="definition">Definition at line <a class="el" href="HexagonRegisterInfo_8cpp_source.html#l00445">445</a> of file <a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Hexagon/<a class="el" href="HexagonRegisterInfo_8h_source.html">HexagonRegisterInfo.h</a></li>
<li>lib/Target/Hexagon/<a class="el" href="HexagonRegisterInfo_8cpp_source.html">HexagonRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:01:03 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
