### CPU Design
MIPS - General Purpose

Registers 

Instructions:
add
sub
and
or
slt
lw
sw
beq
addi
j
