awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sim_1/new/tb_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/sum_right_2/sim/sum_right_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_right_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/sum_right_1/sim/sum_right_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_right_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/sum_middle/sim/sum_middle.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_middle
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/sum_left/sim/sum_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_left
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/mul_right/sim/mul_right.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_right
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/weird_summator/weird_summator.srcs/sources_1/ip/mul_left/sim/mul_left.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_left
