ARM GAS  /tmp/cc1F4fVn.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f3xx_it.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.SysTick_Handler,"ax",%progbits
  21              		.align	2
  22              		.global	SysTick_Handler
  23              		.thumb
  24              		.thumb_func
  26              	SysTick_Handler:
  27              	.LFB128:
  28              		.file 1 "Src/stm32f3xx_it.c"
   1:Src/stm32f3xx_it.c **** /**
   2:Src/stm32f3xx_it.c ****   ******************************************************************************
   3:Src/stm32f3xx_it.c ****   * @file    stm32f3xx_it.c
   4:Src/stm32f3xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f3xx_it.c ****   ******************************************************************************
   6:Src/stm32f3xx_it.c ****   *
   7:Src/stm32f3xx_it.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
   8:Src/stm32f3xx_it.c ****   *
   9:Src/stm32f3xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f3xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f3xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f3xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f3xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f3xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f3xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f3xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f3xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f3xx_it.c ****   *
  20:Src/stm32f3xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f3xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f3xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f3xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f3xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f3xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f3xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f3xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f3xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f3xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f3xx_it.c ****   *
ARM GAS  /tmp/cc1F4fVn.s 			page 2


  31:Src/stm32f3xx_it.c ****   ******************************************************************************
  32:Src/stm32f3xx_it.c ****   */
  33:Src/stm32f3xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f3xx_it.c **** #include "stm32f3xx_hal.h"
  35:Src/stm32f3xx_it.c **** #include "stm32f3xx.h"
  36:Src/stm32f3xx_it.c **** #include "stm32f3xx_it.h"
  37:Src/stm32f3xx_it.c **** #include "cmsis_os.h"
  38:Src/stm32f3xx_it.c **** 
  39:Src/stm32f3xx_it.c **** /* USER CODE BEGIN 0 */
  40:Src/stm32f3xx_it.c **** 
  41:Src/stm32f3xx_it.c **** /* USER CODE END 0 */
  42:Src/stm32f3xx_it.c **** 
  43:Src/stm32f3xx_it.c **** /* External variables --------------------------------------------------------*/
  44:Src/stm32f3xx_it.c **** extern ADC_HandleTypeDef hadc1;
  45:Src/stm32f3xx_it.c **** 
  46:Src/stm32f3xx_it.c **** extern TIM_HandleTypeDef htim15;
  47:Src/stm32f3xx_it.c **** 
  48:Src/stm32f3xx_it.c **** /******************************************************************************/
  49:Src/stm32f3xx_it.c **** /*            Cortex-M4 Processor Interruption and Exception Handlers         */ 
  50:Src/stm32f3xx_it.c **** /******************************************************************************/
  51:Src/stm32f3xx_it.c **** 
  52:Src/stm32f3xx_it.c **** /**
  53:Src/stm32f3xx_it.c **** * @brief This function handles System tick timer.
  54:Src/stm32f3xx_it.c **** */
  55:Src/stm32f3xx_it.c **** void SysTick_Handler(void)
  56:Src/stm32f3xx_it.c **** {
  29              		.loc 1 56 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  57:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
  58:Src/stm32f3xx_it.c **** 
  59:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
  60:Src/stm32f3xx_it.c ****   osSystickHandler();
  38              		.loc 1 60 0
  39 0002 FFF7FEFF 		bl	osSystickHandler
  40              	.LVL0:
  41 0006 08BD     		pop	{r3, pc}
  42              		.cfi_endproc
  43              	.LFE128:
  45              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
  46              		.align	2
  47              		.global	ADC1_2_IRQHandler
  48              		.thumb
  49              		.thumb_func
  51              	ADC1_2_IRQHandler:
  52              	.LFB129:
  61:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
  62:Src/stm32f3xx_it.c **** 
  63:Src/stm32f3xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
  64:Src/stm32f3xx_it.c **** }
  65:Src/stm32f3xx_it.c **** 
ARM GAS  /tmp/cc1F4fVn.s 			page 3


  66:Src/stm32f3xx_it.c **** /******************************************************************************/
  67:Src/stm32f3xx_it.c **** /* STM32F3xx Peripheral Interrupt Handlers                                    */
  68:Src/stm32f3xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
  69:Src/stm32f3xx_it.c **** /* For the available peripheral interrupt handler names,                      */
  70:Src/stm32f3xx_it.c **** /* please refer to the startup file (startup_stm32f3xx.s).                    */
  71:Src/stm32f3xx_it.c **** /******************************************************************************/
  72:Src/stm32f3xx_it.c **** 
  73:Src/stm32f3xx_it.c **** /**
  74:Src/stm32f3xx_it.c **** * @brief This function handles ADC1 and ADC2 interrupts.
  75:Src/stm32f3xx_it.c **** */
  76:Src/stm32f3xx_it.c **** void ADC1_2_IRQHandler(void)
  77:Src/stm32f3xx_it.c **** {
  53              		.loc 1 77 0
  54              		.cfi_startproc
  55              		@ args = 0, pretend = 0, frame = 0
  56              		@ frame_needed = 0, uses_anonymous_args = 0
  57 0000 08B5     		push	{r3, lr}
  58              	.LCFI1:
  59              		.cfi_def_cfa_offset 8
  60              		.cfi_offset 3, -8
  61              		.cfi_offset 14, -4
  78:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN ADC1_2_IRQn 0 */
  79:Src/stm32f3xx_it.c **** 
  80:Src/stm32f3xx_it.c ****   /* USER CODE END ADC1_2_IRQn 0 */
  81:Src/stm32f3xx_it.c ****   HAL_ADC_IRQHandler(&hadc1);
  62              		.loc 1 81 0
  63 0002 0248     		ldr	r0, .L5
  64 0004 FFF7FEFF 		bl	HAL_ADC_IRQHandler
  65              	.LVL1:
  66 0008 08BD     		pop	{r3, pc}
  67              	.L6:
  68 000a 00BF     		.align	2
  69              	.L5:
  70 000c 00000000 		.word	hadc1
  71              		.cfi_endproc
  72              	.LFE129:
  74              		.section	.text.TIM1_BRK_TIM15_IRQHandler,"ax",%progbits
  75              		.align	2
  76              		.global	TIM1_BRK_TIM15_IRQHandler
  77              		.thumb
  78              		.thumb_func
  80              	TIM1_BRK_TIM15_IRQHandler:
  81              	.LFB130:
  82:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN ADC1_2_IRQn 1 */
  83:Src/stm32f3xx_it.c **** 
  84:Src/stm32f3xx_it.c ****   /* USER CODE END ADC1_2_IRQn 1 */
  85:Src/stm32f3xx_it.c **** }
  86:Src/stm32f3xx_it.c **** 
  87:Src/stm32f3xx_it.c **** /**
  88:Src/stm32f3xx_it.c **** * @brief This function handles TIM1 break and TIM15 interrupts.
  89:Src/stm32f3xx_it.c **** */
  90:Src/stm32f3xx_it.c **** void TIM1_BRK_TIM15_IRQHandler(void)
  91:Src/stm32f3xx_it.c **** {
  82              		.loc 1 91 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc1F4fVn.s 			page 4


  86 0000 08B5     		push	{r3, lr}
  87              	.LCFI2:
  88              		.cfi_def_cfa_offset 8
  89              		.cfi_offset 3, -8
  90              		.cfi_offset 14, -4
  92:Src/stm32f3xx_it.c ****   /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */
  93:Src/stm32f3xx_it.c **** 
  94:Src/stm32f3xx_it.c ****   /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  95:Src/stm32f3xx_it.c ****   HAL_TIM_IRQHandler(&htim15);
  91              		.loc 1 95 0
  92 0002 0248     		ldr	r0, .L9
  93 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
  94              	.LVL2:
  95 0008 08BD     		pop	{r3, pc}
  96              	.L10:
  97 000a 00BF     		.align	2
  98              	.L9:
  99 000c 00000000 		.word	htim15
 100              		.cfi_endproc
 101              	.LFE130:
 103              		.text
 104              	.Letext0:
 105              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 106              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 107              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 108              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 109              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 110              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc_ex.h"
 111              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_adc.h"
 112              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 113              		.file 10 "Drivers/CMSIS/Include/core_cm4.h"
 114              		.file 11 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
ARM GAS  /tmp/cc1F4fVn.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_it.c
     /tmp/cc1F4fVn.s:21     .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc1F4fVn.s:26     .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc1F4fVn.s:46     .text.ADC1_2_IRQHandler:0000000000000000 $t
     /tmp/cc1F4fVn.s:51     .text.ADC1_2_IRQHandler:0000000000000000 ADC1_2_IRQHandler
     /tmp/cc1F4fVn.s:70     .text.ADC1_2_IRQHandler:000000000000000c $d
     /tmp/cc1F4fVn.s:75     .text.TIM1_BRK_TIM15_IRQHandler:0000000000000000 $t
     /tmp/cc1F4fVn.s:80     .text.TIM1_BRK_TIM15_IRQHandler:0000000000000000 TIM1_BRK_TIM15_IRQHandler
     /tmp/cc1F4fVn.s:99     .text.TIM1_BRK_TIM15_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
osSystickHandler
HAL_ADC_IRQHandler
hadc1
HAL_TIM_IRQHandler
htim15
