read_verilog aes_sbox_synth.v;
hierarchy -check -top aes_sbox_dom;
proc;
flatten;
opt;
memory;
opt;
techmap;
opt;
write_rtlil aes_sbox_dom.rtlil;

