Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 19 01:07:06 2021
| Host         : DESKTOP-FTNKO2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.700        0.000                      0                11456        0.056        0.000                      0                11456        1.100        0.000                       0                  6609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           6.475        0.000                      0                   14        0.160        0.000                      0                   14        4.232        0.000                       0                   107  
  clkout2          34.845        0.000                      0                  298        0.056        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          37.633        0.000                      0                 9293        0.082        0.000                      0                 9293       49.358        0.000                       0                  6336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             1.173        0.000                      0                  264        0.209        0.000                      0                  264  
clkout3       clkout0             0.700        0.000                      0                   32        1.339        0.000                      0                   32  
clkout0       clkout2             5.995        0.000                      0                   12        0.184        0.000                      0                   12  
clkout3       clkout2            16.025        0.000                      0                  135        0.206        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 44.364        0.000                      0                 1554        0.061        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        6.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.128ns (31.975%)  route 2.400ns (68.025%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 r  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 r  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.091     0.544    vga/U12/number__0[2]
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.122     0.666 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.616     1.283    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.326 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.326    vga/U12_n_85
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.066     7.801    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 1.128ns (33.302%)  route 2.259ns (66.698%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 r  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 r  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.092     0.545    vga/U12/number__0[2]
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.122     0.667 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.475     1.142    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     1.185 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.185    vga/U12_n_84
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.064     7.799    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 1.231ns (37.951%)  route 2.013ns (62.049%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 f  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.039     0.493    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I2_O)        0.130     0.623 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.281     0.903    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.138     1.041 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.041    vga/U12_n_80
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.065     7.800    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.223ns (37.726%)  route 2.019ns (62.274%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 r  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 r  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.043     0.497    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.126     0.623 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.283     0.906    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.134     1.040 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.040    vga/U12_n_79
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.066     7.801    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.128ns (35.227%)  route 2.074ns (64.773%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 f  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.043     0.497    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.122     0.619 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.338     0.957    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.043     1.000 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.000    vga/U12_n_82
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.064     7.799    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.128ns (35.230%)  route 2.074ns (64.770%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709    -1.493 f  vga/data_buf_reg_0_3_30_31/RAMA/O
                         net (fo=1, routed)           0.693    -0.801    vga/U12/number0[30]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.134    -0.667 f  vga/U12/ascii_code[6]_i_46/O
                         net (fo=1, routed)           0.000    -0.667    vga/U12/ascii_code[6]_i_46_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.120    -0.547 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.039     0.493    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.122     0.615 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.342     0.957    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I2_O)        0.043     1.000 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.000    vga/U12_n_81
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.308     8.402    vga/CLK_OUT1
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.601     7.802    
                         clock uncertainty           -0.066     7.736    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.064     7.800    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -1.000    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             6.854ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 1.009ns (32.056%)  route 2.139ns (67.944%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.202ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.392    -2.202    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692    -1.510 f  vga/data_buf_reg_0_3_30_31/RAMA_D1/O
                         net (fo=1, routed)           0.729    -0.781    vga/U12/number0[31]
    SLICE_X57Y100        LUT6 (Prop_lut6_I0_O)        0.043    -0.738 f  vga/U12/ascii_code[6]_i_44/O
                         net (fo=1, routed)           0.000    -0.738    vga/U12/ascii_code[6]_i_44_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I0_O)      0.107    -0.631 f  vga/U12/ascii_code_reg[6]_i_23/O
                         net (fo=7, routed)           0.878     0.248    vga/U12/number__0[3]
    SLICE_X51Y120        LUT6 (Prop_lut6_I2_O)        0.124     0.372 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.531     0.902    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     0.945 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.945    vga/U12_n_83
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.601     7.801    
                         clock uncertainty           -0.066     7.735    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.065     7.800    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                  6.854    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.259ns (29.512%)  route 0.619ns (70.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.437    -2.157    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.259    -1.898 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.619    -1.280    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.279     8.373    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.772    
                         clock uncertainty           -0.066     7.706    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.416     7.290    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.259ns (31.578%)  route 0.561ns (68.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.437    -2.157    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.259    -1.898 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.561    -1.337    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.279     8.373    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.772    
                         clock uncertainty           -0.066     7.706    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.290    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.764%)  route 0.556ns (68.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.627ns = ( 8.373 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.157ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.437    -2.157    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.259    -1.898 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.556    -1.342    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.279     8.373    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.772    
                         clock uncertainty           -0.066     7.706    
    RAMB18_X2Y50         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.290    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.290    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  8.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.118ns (31.885%)  route 0.252ns (68.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.252    -0.205    vga/FONT_8X16/ADDR[7]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.241%)  route 0.300ns (71.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.618    -0.575    vga/CLK_OUT1
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_fdre_C_Q)         0.118    -0.457 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.300    -0.157    vga/FONT_8X16/ADDR[11]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.118ns (27.751%)  route 0.307ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.307    -0.150    vga/FONT_8X16/ADDR[8]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.118ns (27.588%)  route 0.310ns (72.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.310    -0.148    vga/FONT_8X16/ADDR[9]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.118ns (27.164%)  route 0.316ns (72.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.316    -0.141    vga/FONT_8X16/ADDR[10]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.118ns (26.867%)  route 0.321ns (73.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.321    -0.136    vga/FONT_8X16/ADDR[13]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.118ns (25.398%)  route 0.347ns (74.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.617    -0.576    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.118    -0.458 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.347    -0.111    vga/FONT_8X16/ADDR[12]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.548    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.365    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 vga/strdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.156ns (30.561%)  route 0.354ns (69.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.061ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.618    -0.575    vga/CLK_OUT1
    SLICE_X45Y123        FDRE                                         r  vga/strdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.475 r  vga/strdata_reg[29]/Q
                         net (fo=1, routed)           0.131    -0.344    vga/U12/strdata[26]
    SLICE_X45Y123        LUT6 (Prop_lut6_I4_O)        0.028    -0.316 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.224    -0.092    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I1_O)        0.028    -0.064 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    vga/U12_n_80
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.625    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.061    -0.565    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.087    -0.478    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 vga/strdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.156ns (29.630%)  route 0.370ns (70.370%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.619    -0.574    vga/CLK_OUT1
    SLICE_X44Y122        FDRE                                         r  vga/strdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  vga/strdata_reg[25]/Q
                         net (fo=1, routed)           0.143    -0.330    vga/U12/strdata[22]
    SLICE_X47Y123        LUT6 (Prop_lut6_I4_O)        0.028    -0.302 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.227    -0.075    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I1_O)        0.028    -0.047 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    vga/U12_n_84
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.625    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.078    -0.548    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.087    -0.461    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 vga/strdata_reg[34]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.184ns (34.016%)  route 0.357ns (65.984%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.615    -0.578    vga/CLK_OUT1
    SLICE_X47Y124        FDSE                                         r  vga/strdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDSE (Prop_fdse_C_Q)         0.100    -0.478 r  vga/strdata_reg[34]/Q
                         net (fo=1, routed)           0.103    -0.375    vga/U12/strdata[30]
    SLICE_X47Y124        LUT6 (Prop_lut6_I3_O)        0.028    -0.347 r  vga/U12/ascii_code[2]_i_6/O
                         net (fo=1, routed)           0.050    -0.297    vga/U12/ascii_code[2]_i_6_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I0_O)        0.028    -0.269 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.204    -0.065    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I1_O)        0.028    -0.037 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    vga/U12_n_83
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.625    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.078    -0.548    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.087    -0.461    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.424    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y50     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X42Y123    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X43Y123    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X50Y124    vga/strdata_reg[33]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X43Y124    vga/strdata_reg[40]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y125    vga/strdata_reg[42]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X48Y126    vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y123    vga/strdata_reg[48]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X56Y100    vga/data_buf_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y101    vga/data_buf_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X58Y101    vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X52Y110    vga/data_buf_reg_0_3_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y100    vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y100    vga/data_buf_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.845ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 0.535ns (10.907%)  route 4.370ns (89.093%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         0.836    -1.092    vga/U12/Q[2]
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.043    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.101    -0.949    vga/U12/data_buf_reg_0_3_0_5_i_129_n_0
    SLICE_X45Y131        LUT5 (Prop_lut5_I3_O)        0.043    -0.906 f  vga/U12/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=34, routed)          1.003     0.098    vga/U12/data_buf_reg_0_3_0_5_i_57_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.043     0.141 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=3, routed)           0.545     0.686    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.043     0.729 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.350     1.079    vga/U12/p_42_in
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.043     1.122 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     1.476    vga/U12/dout643_out
    SLICE_X40Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.519 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.572     2.091    vga/U12/dout1
    SLICE_X37Y125        LUT5 (Prop_lut5_I4_O)        0.054     2.145 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.608     2.754    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)       -0.125    37.598    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.598    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                 34.845    

Slack (MET) :             34.851ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.535ns (10.901%)  route 4.373ns (89.099%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         0.836    -1.092    vga/U12/Q[2]
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.043    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.101    -0.949    vga/U12/data_buf_reg_0_3_0_5_i_129_n_0
    SLICE_X45Y131        LUT5 (Prop_lut5_I3_O)        0.043    -0.906 f  vga/U12/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=34, routed)          1.003     0.098    vga/U12/data_buf_reg_0_3_0_5_i_57_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.043     0.141 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=3, routed)           0.545     0.686    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.043     0.729 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.350     1.079    vga/U12/p_42_in
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.043     1.122 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     1.476    vga/U12/dout643_out
    SLICE_X40Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.519 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.572     2.091    vga/U12/dout1
    SLICE_X37Y125        LUT5 (Prop_lut5_I4_O)        0.054     2.145 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.611     2.757    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)       -0.116    37.607    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 34.851    

Slack (MET) :             34.963ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.610ns (12.710%)  route 4.189ns (87.290%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.610     1.921    vga/U12/debug_addr[5]
    SLICE_X37Y125        LUT4 (Prop_lut4_I3_O)        0.146     2.067 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.581     2.648    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.112    37.611    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.611    
                         arrival time                          -2.648    
  -------------------------------------------------------------------
                         slack                                 34.963    

Slack (MET) :             35.003ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.849ns  (logic 0.601ns (12.393%)  route 4.248ns (87.607%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.643     1.953    vga/U12/debug_addr[5]
    SLICE_X37Y125        LUT4 (Prop_lut4_I3_O)        0.137     2.090 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.608     2.698    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.022    37.701    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.701    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                 35.003    

Slack (MET) :             35.004ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 0.524ns (10.801%)  route 4.327ns (89.199%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         0.836    -1.092    vga/U12/Q[2]
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.043    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.101    -0.949    vga/U12/data_buf_reg_0_3_0_5_i_129_n_0
    SLICE_X45Y131        LUT5 (Prop_lut5_I3_O)        0.043    -0.906 f  vga/U12/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=34, routed)          1.003     0.098    vga/U12/data_buf_reg_0_3_0_5_i_57_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.043     0.141 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=3, routed)           0.545     0.686    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.043     0.729 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.350     1.079    vga/U12/p_42_in
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.043     1.122 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     1.476    vga/U12/dout643_out
    SLICE_X40Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.519 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.572     2.091    vga/U12/dout1
    SLICE_X37Y125        LUT5 (Prop_lut5_I4_O)        0.043     2.134 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.566     2.700    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.019    37.704    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.704    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                 35.004    

Slack (MET) :             35.007ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.601ns (12.428%)  route 4.235ns (87.572%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.610     1.921    vga/U12/debug_addr[5]
    SLICE_X37Y125        LUT4 (Prop_lut4_I2_O)        0.137     2.058 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.627     2.685    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.031    37.692    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.692    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                 35.007    

Slack (MET) :             35.105ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.601ns (12.682%)  route 4.138ns (87.318%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.643     1.953    vga/U12/debug_addr[5]
    SLICE_X37Y125        LUT4 (Prop_lut4_I3_O)        0.137     2.090 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.497     2.588    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.031    37.692    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.692    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                 35.105    

Slack (MET) :             35.174ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 0.601ns (12.846%)  route 4.078ns (87.154%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 f  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         1.610     1.921    vga/U12/debug_addr[5]
    SLICE_X37Y125        LUT4 (Prop_lut4_I2_O)        0.137     2.058 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.470     2.527    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.022    37.701    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.701    
                         arrival time                          -2.527    
  -------------------------------------------------------------------
                         slack                                 35.174    

Slack (MET) :             35.283ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.533ns (11.908%)  route 3.943ns (88.091%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         0.836    -1.092    vga/U12/Q[2]
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.043    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.101    -0.949    vga/U12/data_buf_reg_0_3_0_5_i_129_n_0
    SLICE_X45Y131        LUT5 (Prop_lut5_I3_O)        0.043    -0.906 f  vga/U12/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=34, routed)          1.003     0.098    vga/U12/data_buf_reg_0_3_0_5_i_57_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.043     0.141 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=3, routed)           0.545     0.686    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.043     0.729 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.350     1.079    vga/U12/p_42_in
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.043     1.122 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     1.476    vga/U12/dout643_out
    SLICE_X40Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.519 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.450     1.969    vga/U12/dout1
    SLICE_X37Y125        LUT2 (Prop_lut2_I0_O)        0.052     2.021 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303     2.325    vga/U12/R[3]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.116    37.607    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.607    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                 35.283    

Slack (MET) :             35.742ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.533ns (12.774%)  route 3.640ns (87.226%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         0.836    -1.092    vga/U12/Q[2]
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.043    -1.049 r  vga/U12/data_buf_reg_0_3_0_5_i_129/O
                         net (fo=1, routed)           0.101    -0.949    vga/U12/data_buf_reg_0_3_0_5_i_129_n_0
    SLICE_X45Y131        LUT5 (Prop_lut5_I3_O)        0.043    -0.906 f  vga/U12/data_buf_reg_0_3_0_5_i_57/O
                         net (fo=34, routed)          1.003     0.098    vga/U12/data_buf_reg_0_3_0_5_i_57_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I0_O)        0.043     0.141 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=3, routed)           0.545     0.686    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I5_O)        0.043     0.729 r  vga/U12/R[3]_i_19/O
                         net (fo=1, routed)           0.350     1.079    vga/U12/p_42_in
    SLICE_X40Y130        LUT6 (Prop_lut6_I0_O)        0.043     1.122 r  vga/U12/R[3]_i_7/O
                         net (fo=1, routed)           0.355     1.476    vga/U12/dout643_out
    SLICE_X40Y130        LUT6 (Prop_lut6_I5_O)        0.043     1.519 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.450     1.969    vga/U12/dout1
    SLICE_X37Y125        LUT2 (Prop_lut2_I0_O)        0.052     2.021 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000     2.021    vga/U12/R[3]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.805    
                         clock uncertainty           -0.081    37.723    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.040    37.763    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.763    
                         arrival time                          -2.021    
  -------------------------------------------------------------------
                         slack                                 35.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.385 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.094    -0.291    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.465    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.347    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.100    -0.374 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.101    -0.272    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.361    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.385 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.095    -0.289    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.465    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.401    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.998%)  route 0.055ns (30.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.716    -0.477    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.100    -0.377 r  DISPLAY/P2S_LED/buff_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.322    DISPLAY/P2S_LED/buff[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.028    -0.294 r  DISPLAY/P2S_LED/buff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    DISPLAY/P2S_LED/buff[5]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.954    -0.504    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism              0.039    -0.466    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.060    -0.406    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.385 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.095    -0.289    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.465    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.402    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.717    -0.476    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDSE (Prop_fdse_C_Q)         0.091    -0.385 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.095    -0.290    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y77          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.039    -0.465    
    SLICE_X2Y77          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.407    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.433%)  route 0.084ns (39.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.720    -0.473    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  DISPLAY/P2S_SEG/data_count_reg[3]/Q
                         net (fo=4, routed)           0.084    -0.289    DISPLAY/P2S_SEG/sel0[3]
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.028    -0.261 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    DISPLAY/P2S_SEG/data_count[4]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y80          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.039    -0.462    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.060    -0.402    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.171ns (71.611%)  route 0.068ns (28.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.107    -0.359 r  DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.068    -0.291    DISPLAY/P2S_LED/FSM_onehot_state_reg_n_0_[3]
    SLICE_X2Y90          LUT3 (Prop_lut3_I2_O)        0.064    -0.227 r  DISPLAY/P2S_LED/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    DISPLAY/P2S_LED/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y90          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y90          FDSE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.026    -0.466    
    SLICE_X2Y90          FDSE (Hold_fdse_C_D)         0.087    -0.379    DISPLAY/P2S_LED/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.091ns (39.870%)  route 0.137ns (60.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.137    -0.245    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y78          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.463    
    SLICE_X2Y78          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.402    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.911%)  route 0.107ns (54.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.719    -0.474    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y79          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDSE (Prop_fdse_C_Q)         0.091    -0.383 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.107    -0.275    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y78          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.058    -0.446    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.004    -0.442    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y90      DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y88      DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y88      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y88      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y90      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y79      DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y77      DISPLAY/P2S_SEG/buff_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y78      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y77      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       37.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.633ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[114][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.268ns  (logic 0.831ns (6.774%)  route 11.437ns (93.226%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.416ns = ( 50.416 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         4.247    12.043    core/mem/ram/data_reg[107][0]_1
    SLICE_X70Y102        LUT6 (Prop_lut6_I2_O)        0.136    12.179 r  core/mem/ram/data[114][7]_i_4/O
                         net (fo=1, routed)           0.192    12.371    core/mem/add/data_reg[114][7]
    SLICE_X68Y102        LUT6 (Prop_lut6_I5_O)        0.043    12.414 r  core/mem/add/data[114][7]_i_1/O
                         net (fo=1, routed)           0.000    12.414    core/mem/ram/data_reg[114][7]_1[5]
    SLICE_X68Y102        FDRE                                         r  core/mem/ram/data_reg[114][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.259    50.416    core/mem/ram/debug_clk
    SLICE_X68Y102        FDRE                                         r  core/mem/ram/data_reg[114][7]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.104    
                         clock uncertainty           -0.095    50.010    
    SLICE_X68Y102        FDRE (Setup_fdre_C_D)        0.038    50.048    core/mem/ram/data_reg[114][7]
  -------------------------------------------------------------------
                         required time                         50.048    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                 37.633    

Slack (MET) :             37.665ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[2][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.236ns  (logic 0.874ns (7.143%)  route 11.362ns (92.857%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.416ns = ( 50.416 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         3.770    11.566    core/mem/ram/data_reg[107][0]_1
    SLICE_X68Y105        LUT6 (Prop_lut6_I2_O)        0.136    11.702 f  core/mem/ram/i___28_i_2/O
                         net (fo=1, routed)           0.355    12.057    core/mem/add/data_reg[2][5]
    SLICE_X68Y105        LUT6 (Prop_lut6_I1_O)        0.043    12.100 r  core/mem/add/i___28/O
                         net (fo=1, routed)           0.239    12.339    core/mem/add/i___28_n_0
    SLICE_X68Y105        LUT6 (Prop_lut6_I0_O)        0.043    12.382 r  core/mem/add/data[2][5]_i_1/O
                         net (fo=1, routed)           0.000    12.382    core/mem/ram/data_reg[2][5]_0[3]
    SLICE_X68Y105        FDRE                                         r  core/mem/ram/data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.259    50.416    core/mem/ram/debug_clk
    SLICE_X68Y105        FDRE                                         r  core/mem/ram/data_reg[2][5]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.104    
                         clock uncertainty           -0.095    50.010    
    SLICE_X68Y105        FDRE (Setup_fdre_C_D)        0.038    50.048    core/mem/ram/data_reg[2][5]
  -------------------------------------------------------------------
                         required time                         50.048    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 37.665    

Slack (MET) :             37.712ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[82][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.187ns  (logic 0.831ns (6.819%)  route 11.356ns (93.181%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 50.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         4.003    11.799    core/mem/ram/data_reg[107][0]_1
    SLICE_X76Y101        LUT6 (Prop_lut6_I1_O)        0.136    11.935 r  core/mem/ram/data[82][7]_i_3/O
                         net (fo=1, routed)           0.355    12.290    core/mem/add/data_reg[82][7]
    SLICE_X76Y101        LUT6 (Prop_lut6_I1_O)        0.043    12.333 r  core/mem/add/data[82][7]_i_1/O
                         net (fo=1, routed)           0.000    12.333    core/mem/ram/data_reg[82][7]_0[6]
    SLICE_X76Y101        FDRE                                         r  core/mem/ram/data_reg[82][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.258    50.415    core/mem/ram/debug_clk
    SLICE_X76Y101        FDRE                                         r  core/mem/ram/data_reg[82][7]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.103    
                         clock uncertainty           -0.095    50.009    
    SLICE_X76Y101        FDRE (Setup_fdre_C_D)        0.037    50.046    core/mem/ram/data_reg[82][7]
  -------------------------------------------------------------------
                         required time                         50.046    
                         arrival time                         -12.333    
  -------------------------------------------------------------------
                         slack                                 37.712    

Slack (MET) :             37.715ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[122][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.313ns  (logic 0.831ns (6.749%)  route 11.482ns (93.251%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 50.586 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         4.117    11.913    core/mem/ram/data_reg[107][0]_1
    SLICE_X70Y97         LUT6 (Prop_lut6_I2_O)        0.136    12.049 r  core/mem/ram/data[122][7]_i_5/O
                         net (fo=1, routed)           0.367    12.416    core/mem/add/data_reg[122][7]
    SLICE_X70Y97         LUT6 (Prop_lut6_I5_O)        0.043    12.459 r  core/mem/add/data[122][7]_i_1/O
                         net (fo=1, routed)           0.000    12.459    core/mem/ram/data_reg[122][7]_1[7]
    SLICE_X70Y97         FDRE                                         r  core/mem/ram/data_reg[122][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.429    50.586    core/mem/ram/debug_clk
    SLICE_X70Y97         FDRE                                         r  core/mem/ram/data_reg[122][7]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.201    
                         clock uncertainty           -0.095    50.107    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.067    50.174    core/mem/ram/data_reg[122][7]
  -------------------------------------------------------------------
                         required time                         50.174    
                         arrival time                         -12.459    
  -------------------------------------------------------------------
                         slack                                 37.715    

Slack (MET) :             37.732ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[10][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.831ns (6.831%)  route 11.335ns (93.169%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.412ns = ( 50.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         3.977    11.773    core/mem/ram/data_reg[107][0]_1
    SLICE_X68Y113        LUT6 (Prop_lut6_I4_O)        0.136    11.909 f  core/mem/ram/data[10][0]_i_2/O
                         net (fo=1, routed)           0.360    12.269    core/mem/add/data_reg[10][0]
    SLICE_X68Y113        LUT6 (Prop_lut6_I1_O)        0.043    12.312 r  core/mem/add/data[10][0]_i_1/O
                         net (fo=1, routed)           0.000    12.312    core/mem/ram/data_reg[10][7]_1[0]
    SLICE_X68Y113        FDRE                                         r  core/mem/ram/data_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.255    50.412    core/mem/ram/debug_clk
    SLICE_X68Y113        FDRE                                         r  core/mem/ram/data_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.100    
                         clock uncertainty           -0.095    50.006    
    SLICE_X68Y113        FDRE (Setup_fdre_C_D)        0.038    50.044    core/mem/ram/data_reg[10][0]
  -------------------------------------------------------------------
                         required time                         50.044    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                 37.732    

Slack (MET) :             37.769ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[123][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.230ns  (logic 0.831ns (6.795%)  route 11.399ns (93.205%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 50.587 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 f  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 f  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         4.046    11.842    core/mem/ram/data_reg[107][0]_1
    SLICE_X65Y98         LUT6 (Prop_lut6_I4_O)        0.136    11.978 r  core/mem/ram/data[123][4]_i_2/O
                         net (fo=1, routed)           0.355    12.333    core/mem/ram/data[123][4]_i_2_n_0
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.043    12.376 r  core/mem/ram/data[123][4]_i_1/O
                         net (fo=1, routed)           0.000    12.376    core/mem/ram/data[123][4]_i_1_n_0
    SLICE_X65Y98         FDRE                                         r  core/mem/ram/data_reg[123][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.430    50.587    core/mem/ram/debug_clk
    SLICE_X65Y98         FDRE                                         r  core/mem/ram/data_reg[123][4]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.202    
                         clock uncertainty           -0.095    50.108    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)        0.037    50.145    core/mem/ram/data_reg[123][4]
  -------------------------------------------------------------------
                         required time                         50.145    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                 37.769    

Slack (MET) :             37.957ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[122][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.041ns  (logic 0.831ns (6.902%)  route 11.210ns (93.098%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.586ns = ( 50.586 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         3.705    11.502    core/mem/add/rs1_data_reg_reg[3]_5
    SLICE_X66Y93         LUT6 (Prop_lut6_I4_O)        0.136    11.638 f  core/mem/add/data[122][5]_i_3/O
                         net (fo=1, routed)           0.506    12.144    core/mem/add/data[122][5]_i_3_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I1_O)        0.043    12.187 r  core/mem/add/data[122][5]_i_1/O
                         net (fo=1, routed)           0.000    12.187    core/mem/ram/data_reg[122][7]_1[5]
    SLICE_X71Y96         FDRE                                         r  core/mem/ram/data_reg[122][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.429    50.586    core/mem/ram/debug_clk
    SLICE_X71Y96         FDRE                                         r  core/mem/ram/data_reg[122][5]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.201    
                         clock uncertainty           -0.095    50.107    
    SLICE_X71Y96         FDRE (Setup_fdre_C_D)        0.037    50.144    core/mem/ram/data_reg[122][5]
  -------------------------------------------------------------------
                         required time                         50.144    
                         arrival time                         -12.187    
  -------------------------------------------------------------------
                         slack                                 37.957    

Slack (MET) :             38.032ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[98][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.887ns  (logic 0.831ns (6.991%)  route 11.056ns (93.009%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.413ns = ( 50.413 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         3.733    11.529    core/mem/ram/data_reg[107][0]_1
    SLICE_X79Y102        LUT6 (Prop_lut6_I1_O)        0.136    11.665 r  core/mem/ram/data[98][7]_i_3/O
                         net (fo=1, routed)           0.325    11.990    core/mem/add/data_reg[98][7]
    SLICE_X79Y102        LUT6 (Prop_lut6_I1_O)        0.043    12.033 r  core/mem/add/data[98][7]_i_1/O
                         net (fo=1, routed)           0.000    12.033    core/mem/ram/data_reg[98][7]_0[7]
    SLICE_X79Y102        FDRE                                         r  core/mem/ram/data_reg[98][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.256    50.413    core/mem/ram/debug_clk
    SLICE_X79Y102        FDRE                                         r  core/mem/ram/data_reg[98][7]/C  (IS_INVERTED)
                         clock pessimism             -0.291    50.122    
                         clock uncertainty           -0.095    50.028    
    SLICE_X79Y102        FDRE (Setup_fdre_C_D)        0.038    50.066    core/mem/ram/data_reg[98][7]
  -------------------------------------------------------------------
                         required time                         50.066    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 38.032    

Slack (MET) :             38.035ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[106][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.894ns  (logic 0.831ns (6.986%)  route 11.063ns (93.014%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 50.415 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         3.958    11.754    core/mem/ram/data_reg[107][0]_1
    SLICE_X74Y103        LUT6 (Prop_lut6_I1_O)        0.136    11.890 r  core/mem/ram/data[106][7]_i_2/O
                         net (fo=1, routed)           0.108    11.998    core/mem/add/data_reg[106][7]
    SLICE_X74Y103        LUT6 (Prop_lut6_I3_O)        0.043    12.041 r  core/mem/add/data[106][7]_i_1/O
                         net (fo=1, routed)           0.000    12.041    core/mem/ram/data_reg[106][7]_0[7]
    SLICE_X74Y103        FDRE                                         r  core/mem/ram/data_reg[106][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.258    50.415    core/mem/ram/debug_clk
    SLICE_X74Y103        FDRE                                         r  core/mem/ram/data_reg[106][7]/C  (IS_INVERTED)
                         clock pessimism             -0.312    50.103    
                         clock uncertainty           -0.095    50.009    
    SLICE_X74Y103        FDRE (Setup_fdre_C_D)        0.067    50.076    core/mem/ram/data_reg[106][7]
  -------------------------------------------------------------------
                         required time                         50.076    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                 38.035    

Slack (MET) :             38.036ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[123][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.963ns  (logic 0.788ns (6.587%)  route 11.175ns (93.413%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.587ns = ( 50.587 - 50.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     0.943 r  add/i__i_2/O[1]
                         net (fo=1606, routed)        6.721     7.663    core/mem/add/data[126][7]_i_7_0[1]
    SLICE_X96Y119        LUT3 (Prop_lut3_I1_O)        0.133     7.796 r  core/mem/add/i___25_i_2/O
                         net (fo=138, routed)         4.177    11.973    core/mem/add/rs1_data_reg_reg[3]_5
    SLICE_X65Y98         LUT6 (Prop_lut6_I2_O)        0.136    12.109 r  core/mem/add/data[123][7]_i_1/O
                         net (fo=1, routed)           0.000    12.109    core/mem/ram/data_reg[123][7]_1[4]
    SLICE_X65Y98         FDRE                                         r  core/mem/ram/data_reg[123][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.430    50.587    core/mem/ram/debug_clk
    SLICE_X65Y98         FDRE                                         r  core/mem/ram/data_reg[123][7]/C  (IS_INVERTED)
                         clock pessimism             -0.385    50.202    
                         clock uncertainty           -0.095    50.108    
    SLICE_X65Y98         FDRE (Setup_fdre_C_D)        0.038    50.146    core/mem/ram/data_reg[123][7]
  -------------------------------------------------------------------
                         required time                         50.146    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                 38.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.679     0.563    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X47Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.100     0.663 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.095     0.758    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X46Y92         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.918     0.837    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X46Y92         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism             -0.260     0.577    
    SLICE_X46Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     0.676    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.641     0.525    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X63Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.100     0.625 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.056     0.680    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[21]_0[2]
    SLICE_X62Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.878     0.797    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X62Y83         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.261     0.536    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.059     0.595    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[22].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.721ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.585     0.469    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X55Y121        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.100     0.569 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056     0.624    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]_0[11]
    SLICE_X54Y121        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.802     0.721    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X54Y121        FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.241     0.480    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.059     0.539    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[17].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.670     0.554    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].num_stages.numerator_gen.del_numer/aclk
    SLICE_X44Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.100     0.654 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.057     0.711    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/D[3]
    SLICE_X44Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.906     0.825    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/aclk
    SLICE_X44Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.271     0.554    
    SLICE_X44Y73         FDRE (Hold_fdre_C_D)         0.047     0.601    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.915%)  route 0.100ns (50.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.675     0.559    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/aclk
    SLICE_X45Y81         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.100     0.659 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.100     0.759    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/D[16]
    SLICE_X46Y81         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.910     0.829    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/aclk
    SLICE_X46Y81         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.243     0.586    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.059     0.645    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.635     0.519    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.100     0.619 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.064     0.683    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[10]
    SLICE_X55Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.871     0.790    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X55Y73         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.271     0.519    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.047     0.566    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/reg_IF_IS/PCurrent_IS_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/PCR_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.118ns (39.863%)  route 0.178ns (60.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.683     0.567    core/reg_IF_IS/debug_clk
    SLICE_X42Y99         FDCE                                         r  core/reg_IF_IS/PCurrent_IS_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDCE (Prop_fdce_C_Q)         0.118     0.685 r  core/reg_IF_IS/PCurrent_IS_reg[23]/Q
                         net (fo=3, routed)           0.178     0.863    core/ctrl/PCurrent_IS[23]
    SLICE_X48Y103        FDRE                                         r  core/ctrl/PCR_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.847     0.766    core/ctrl/debug_clk
    SLICE_X48Y103        FDRE                                         r  core/ctrl/PCR_reg[5][23]/C
                         clock pessimism             -0.063     0.703    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.038     0.741    core/ctrl/PCR_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.674     0.558    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X44Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.091     0.649 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.054     0.702    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/D[10]
    SLICE_X45Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.911     0.830    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X45Y80         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.261     0.569    
    SLICE_X45Y80         FDRE (Hold_fdre_C_D)         0.011     0.580    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_mul/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.118ns (28.038%)  route 0.303ns (71.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.595     0.479    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X58Y103        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.118     0.597 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][15]/Q
                         net (fo=2, routed)           0.303     0.900    core/reg_WB_mul/D[15]
    SLICE_X50Y96         FDCE                                         r  core/reg_WB_mul/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.887     0.806    core/reg_WB_mul/debug_clk
    SLICE_X50Y96         FDCE                                         r  core/reg_WB_mul/Q_reg[15]/C
                         clock pessimism             -0.063     0.743    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.032     0.775    core/reg_WB_mul/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.071%)  route 0.194ns (65.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.679     0.563    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X47Y91         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.100     0.663 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.194     0.856    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[0]
    SLICE_X46Y92         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.918     0.837    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X46Y92         SRLC32E                                      r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.260     0.577    
    SLICE_X46Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.731    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X44Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X44Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X43Y88     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X43Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X43Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X43Y87     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X43Y88     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y94     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y94     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         50.000      49.358     SLICE_X46Y92     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y94     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         50.000      49.358     SLICE_X46Y94     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.620ns (19.253%)  route 6.794ns (80.747%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.091     5.480    vga/U12/number__0[2]
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.122     5.602 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.616     6.218    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     6.261 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.261    vga/U12_n_85
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.066     7.434    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 1.620ns (19.580%)  route 6.654ns (80.420%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.092     5.481    vga/U12/number__0[2]
    SLICE_X51Y120        LUT6 (Prop_lut6_I1_O)        0.122     5.603 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.475     6.078    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     6.121 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     6.121    vga/U12_n_84
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.064     7.432    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 1.723ns (21.193%)  route 6.407ns (78.807%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.039     5.428    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I2_O)        0.130     5.558 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.281     5.839    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.138     5.977 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.977    vga/U12_n_80
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.065     7.433    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.977    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 1.715ns (21.099%)  route 6.413ns (78.901%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 r  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.043     5.432    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.126     5.558 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.283     5.841    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.134     5.975 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     5.975    vga/U12_n_79
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.066     7.434    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.089ns  (logic 1.620ns (20.028%)  route 6.469ns (79.972%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.043     5.432    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.122     5.554 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.338     5.892    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X42Y124        LUT6 (Prop_lut6_I2_O)        0.043     5.935 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga/U12_n_82
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y124        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y124        FDRE (Setup_fdre_C_D)        0.064     7.432    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.620ns (20.029%)  route 6.468ns (79.971%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 8.402 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.237     1.992    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     2.035 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=111, routed)         1.443     3.478    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X42Y100        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     3.529 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600     4.129    vga/U12/number0[2]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.138     4.267 f  vga/U12/ascii_code[6]_i_47/O
                         net (fo=1, routed)           0.000     4.267    vga/U12/ascii_code[6]_i_47_n_0
    SLICE_X57Y100        MUXF7 (Prop_muxf7_I1_O)      0.122     4.389 f  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=7, routed)           1.039     5.428    vga/U12/number__0[2]
    SLICE_X42Y121        LUT5 (Prop_lut5_I1_O)        0.122     5.550 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.342     5.892    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X42Y126        LUT6 (Prop_lut6_I2_O)        0.043     5.935 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     5.935    vga/U12_n_81
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.308     8.402    vga/CLK_OUT1
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.832     7.571    
                         clock uncertainty           -0.201     7.369    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.064     7.433    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 1.505ns (18.751%)  route 6.521ns (81.249%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.153ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.441    -2.153    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    -1.894 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.589    -1.305    vga/U12/Q[0]
    SLICE_X45Y131        LUT4 (Prop_lut4_I2_O)        0.043    -1.262 r  vga/U12/h_count[8]_i_2/O
                         net (fo=7, routed)           0.475    -0.788    vga/U12/h_count[8]_i_2_n_0
    SLICE_X45Y129        LUT4 (Prop_lut4_I1_O)        0.050    -0.738 r  vga/U12/data_buf_reg_0_3_0_5_i_55/O
                         net (fo=72, routed)          0.578    -0.159    vga/U12/data_buf_reg_0_3_0_5_i_55_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.138    -0.021 r  vga/U12/data_buf_reg_0_3_0_5_i_52/O
                         net (fo=7, routed)           0.338     0.317    vga/U12/char_index_col[3]
    SLICE_X43Y127        LUT2 (Prop_lut2_I0_O)        0.136     0.453 r  vga/U12/data_buf_reg_0_3_0_5_i_62/O
                         net (fo=1, routed)           0.000     0.453    vga/U12/data_buf_reg_0_3_0_5_i_62_n_0
    SLICE_X43Y127        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     0.765 r  vga/U12/data_buf_reg_0_3_0_5_i_21/O[3]
                         net (fo=5, routed)           0.521     1.286    vga/U12/data_buf_reg_0_3_0_5_i_21_n_4
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.120     1.406 f  vga/U12/data_buf_reg_0_3_0_5_i_48/O
                         net (fo=1, routed)           0.306     1.713    vga/U12/data_buf_reg_0_3_0_5_i_48_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I0_O)        0.043     1.756 r  vga/U12/data_buf_reg_0_3_0_5_i_18/O
                         net (fo=2, routed)           0.235     1.990    vga/U12/data_buf_reg_0_3_0_5_i_18_n_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I4_O)        0.043     2.033 r  vga/U12/data_buf_reg_0_3_0_5_i_9/O
                         net (fo=100, routed)         1.588     3.621    vga/data_buf_reg_0_3_6_11/ADDRB0
    SLICE_X58Y100        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043     3.664 r  vga/data_buf_reg_0_3_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.499     4.162    vga/U12/number0[9]
    SLICE_X53Y100        LUT6 (Prop_lut6_I1_O)        0.043     4.205 r  vga/U12/ascii_code[6]_i_49/O
                         net (fo=1, routed)           0.000     4.205    vga/U12/ascii_code[6]_i_49_n_0
    SLICE_X53Y100        MUXF7 (Prop_muxf7_I1_O)      0.108     4.313 r  vga/U12/ascii_code_reg[6]_i_25/O
                         net (fo=7, routed)           0.862     5.175    vga/U12/number__0[1]
    SLICE_X51Y120        LUT6 (Prop_lut6_I0_O)        0.124     5.299 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.531     5.830    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X42Y125        LUT6 (Prop_lut6_I2_O)        0.043     5.873 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     5.873    vga/U12_n_83
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.307     8.401    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.832     7.570    
                         clock uncertainty           -0.201     7.368    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.065     7.433    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.584ns (9.330%)  route 5.675ns (90.670%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X45Y129        FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/h_count_reg[4]/Q
                         net (fo=560, routed)         4.303     2.375    core/alu/debug_addr[1]
    SLICE_X59Y100        LUT6 (Prop_lut6_I3_O)        0.043     2.418 r  core/alu/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.417     2.835    vga/U12/data_buf_reg_0_3_12_17_i_14_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.878 r  vga/U12/data_buf_reg_0_3_12_17_i_41/O
                         net (fo=1, routed)           0.000     2.878    vga/U12/data_buf_reg_0_3_12_17_i_41_n_0
    SLICE_X55Y103        MUXF7 (Prop_muxf7_I1_O)      0.108     2.986 r  vga/U12/data_buf_reg_0_3_12_17_i_14/O
                         net (fo=1, routed)           0.269     3.255    vga/U12/data_buf_reg_0_3_12_17_i_14_n_0
    SLICE_X55Y105        LUT6 (Prop_lut6_I3_O)        0.124     3.379 r  vga/U12/data_buf_reg_0_3_12_17_i_7/O
                         net (fo=1, routed)           0.231     3.611    vga/U12/debug_data[13]
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.043     3.654 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.454     4.108    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.201     7.322    
    SLICE_X56Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.182    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.644ns (10.400%)  route 5.548ns (89.600%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 r  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         2.685     2.996    vga/U12/debug_addr[5]
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.137     3.133 r  vga/U12/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=1, routed)           0.579     3.712    vga/U12/debug_data[15]
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.043     3.755 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.286     4.041    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.201     7.322    
    SLICE_X56Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.187    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.654ns (10.717%)  route 5.449ns (89.283%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.151ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.443    -2.151    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.928 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          1.033    -0.896    vga/U12/PRow[0]
    SLICE_X49Y127        LUT2 (Prop_lut2_I1_O)        0.051    -0.845 r  vga/U12/v_count[5]_i_2/O
                         net (fo=3, routed)           0.412    -0.433    vga/U12/v_count[5]_i_2_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.136    -0.297 r  vga/U12/G[3]_i_4/O
                         net (fo=7, routed)           0.553     0.256    vga/U12/G[3]_i_4_n_0
    SLICE_X41Y129        LUT4 (Prop_lut4_I0_O)        0.054     0.310 r  vga/U12/G[3]_i_2/O
                         net (fo=101, routed)         2.578     2.889    vga/U12/debug_addr[5]
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.137     3.026 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.578     3.604    vga/U12/debug_data[6]
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.053     3.657 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.294     3.951    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.201     7.322    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.188     7.134    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -3.951    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.118ns (13.403%)  route 0.762ns (86.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.619    -0.574    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/U12/h_count_reg[0]/Q
                         net (fo=40, routed)          0.762     0.307    vga/FONT_8X16/ADDR[0]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.287    
                         clock uncertainty            0.201    -0.086    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.097    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.156ns (18.439%)  route 0.690ns (81.561%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.621    -0.572    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.472 r  vga/U12/v_count_reg[0]/Q
                         net (fo=27, routed)          0.423    -0.048    vga/U12/PRow[0]
    SLICE_X45Y124        LUT6 (Prop_lut6_I3_O)        0.028    -0.020 f  vga/U12/strdata[4]_i_2/O
                         net (fo=1, routed)           0.267     0.246    vga/U12/strdata[4]_i_2_n_0
    SLICE_X45Y122        LUT6 (Prop_lut6_I3_O)        0.028     0.274 r  vga/U12/strdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vga/U12_n_54
    SLICE_X45Y122        FDRE                                         r  vga/strdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.836    -0.622    vga/CLK_OUT1
    SLICE_X45Y122        FDRE                                         r  vga/strdata_reg[4]/C
                         clock pessimism              0.339    -0.284    
                         clock uncertainty            0.201    -0.082    
    SLICE_X45Y122        FDRE (Hold_fdre_C_D)         0.060    -0.022    vga/strdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.146ns (14.916%)  route 0.833ns (85.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.620    -0.573    vga/U12/CLK_OUT3
    SLICE_X46Y130        FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.118    -0.455 r  vga/U12/v_count_reg[3]/Q
                         net (fo=25, routed)          0.366    -0.089    vga/U12/PRow[3]
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.028    -0.061 r  vga/U12/BRAM_PC_VGA_0_i_1/O
                         net (fo=1, routed)           0.467     0.406    vga/FONT_8X16/ADDR[6]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.287    
                         clock uncertainty            0.201    -0.086    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.097    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.406    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[49]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.156ns (18.034%)  route 0.709ns (81.966%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.619    -0.574    vga/U12/CLK_OUT3
    SLICE_X47Y129        FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.100    -0.474 r  vga/U12/v_count_reg[5]/Q
                         net (fo=15, routed)          0.297    -0.177    vga/U12/PRow[5]
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.028    -0.149 r  vga/U12/strdata[8]_i_4/O
                         net (fo=103, routed)         0.412     0.263    vga/U12/v_count_reg[6]_0
    SLICE_X47Y123        LUT6 (Prop_lut6_I2_O)        0.028     0.291 r  vga/U12/strdata[49]_i_1/O
                         net (fo=1, routed)           0.000     0.291    vga/U12_n_19
    SLICE_X47Y123        FDSE                                         r  vga/strdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.832    -0.626    vga/CLK_OUT1
    SLICE_X47Y123        FDSE                                         r  vga/strdata_reg[49]/C
                         clock pessimism              0.339    -0.288    
                         clock uncertainty            0.201    -0.086    
    SLICE_X47Y123        FDSE (Hold_fdse_C_D)         0.060    -0.026    vga/strdata_reg[49]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.146ns (14.604%)  route 0.854ns (85.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.619    -0.574    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/U12/h_count_reg[2]/Q
                         net (fo=36, routed)          0.393    -0.062    vga/U12/h_count_reg_n_0_[2]
    SLICE_X46Y129        LUT3 (Prop_lut3_I0_O)        0.028    -0.034 r  vga/U12/BRAM_PC_VGA_0_i_5/O
                         net (fo=1, routed)           0.461     0.426    vga/FONT_8X16/ADDR[2]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.287    
                         clock uncertainty            0.201    -0.086    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.097    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.184ns (20.310%)  route 0.722ns (79.690%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.621    -0.572    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/U12/v_count_reg[9]/Q
                         net (fo=10, routed)          0.204    -0.268    vga/U12/PRow[9]
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.028    -0.240 f  vga/U12/ascii_code[6]_i_14/O
                         net (fo=1, routed)           0.229    -0.011    vga/U12/ascii_code[6]_i_14_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.017 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.290     0.306    vga/U12/flag117_out
    SLICE_X42Y126        LUT6 (Prop_lut6_I3_O)        0.028     0.334 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    vga/U12_n_81
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.834    -0.624    vga/CLK_OUT1
    SLICE_X42Y126        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.339    -0.286    
                         clock uncertainty            0.201    -0.084    
    SLICE_X42Y126        FDRE (Hold_fdre_C_D)         0.087     0.003    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.334    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.184ns (20.195%)  route 0.727ns (79.805%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.621    -0.572    vga/U12/CLK_OUT3
    SLICE_X47Y131        FDRE                                         r  vga/U12/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/U12/v_count_reg[9]/Q
                         net (fo=10, routed)          0.204    -0.268    vga/U12/PRow[9]
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.028    -0.240 f  vga/U12/ascii_code[6]_i_14/O
                         net (fo=1, routed)           0.229    -0.011    vga/U12/ascii_code[6]_i_14_n_0
    SLICE_X40Y128        LUT6 (Prop_lut6_I1_O)        0.028     0.017 r  vga/U12/ascii_code[6]_i_5/O
                         net (fo=9, routed)           0.295     0.312    vga/U12/flag117_out
    SLICE_X42Y125        LUT6 (Prop_lut6_I3_O)        0.028     0.340 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.340    vga/U12_n_85
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.625    vga/CLK_OUT1
    SLICE_X42Y125        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism              0.339    -0.287    
                         clock uncertainty            0.201    -0.085    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.087     0.002    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.154ns (16.678%)  route 0.769ns (83.322%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.617    -0.576    vga/U12/CLK_OUT3
    SLICE_X49Y127        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.476 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.355    -0.121    vga/U12/PRow[4]
    SLICE_X47Y130        LUT6 (Prop_lut6_I3_O)        0.028    -0.093 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.415     0.322    vga/U12/v_count_reg[8]_20
    SLICE_X46Y125        LUT3 (Prop_lut3_I1_O)        0.026     0.348 r  vga/U12/strdata[42]_i_1/O
                         net (fo=1, routed)           0.000     0.348    vga/U12_n_67
    SLICE_X46Y125        FDRE                                         r  vga/strdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.831    -0.627    vga/CLK_OUT1
    SLICE_X46Y125        FDRE                                         r  vga/strdata_reg[42]/C
                         clock pessimism              0.339    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X46Y125        FDRE (Hold_fdre_C_D)         0.096     0.009    vga/strdata_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.156ns (16.858%)  route 0.769ns (83.142%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.617    -0.576    vga/U12/CLK_OUT3
    SLICE_X49Y127        FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.476 r  vga/U12/v_count_reg[4]/Q
                         net (fo=22, routed)          0.355    -0.121    vga/U12/PRow[4]
    SLICE_X47Y130        LUT6 (Prop_lut6_I3_O)        0.028    -0.093 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.415     0.322    vga/U12/v_count_reg[8]_20
    SLICE_X46Y125        LUT3 (Prop_lut3_I1_O)        0.028     0.350 r  vga/U12/strdata[30]_i_1/O
                         net (fo=1, routed)           0.000     0.350    vga/U12_n_57
    SLICE_X46Y125        FDRE                                         r  vga/strdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.831    -0.627    vga/CLK_OUT1
    SLICE_X46Y125        FDRE                                         r  vga/strdata_reg[30]/C
                         clock pessimism              0.339    -0.289    
                         clock uncertainty            0.201    -0.087    
    SLICE_X46Y125        FDRE (Hold_fdre_C_D)         0.087    -0.000    vga/strdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.144ns (14.589%)  route 0.843ns (85.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.619    -0.574    vga/U12/CLK_OUT3
    SLICE_X46Y129        FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.118    -0.456 r  vga/U12/h_count_reg[1]/Q
                         net (fo=38, routed)          0.364    -0.092    vga/U12/h_count_reg_n_0_[1]
    SLICE_X46Y129        LUT2 (Prop_lut2_I0_O)        0.026    -0.066 r  vga/U12/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.479     0.413    vga/FONT_8X16/ADDR[1]
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.833    -0.626    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.287    
                         clock uncertainty            0.201    -0.086    
    RAMB18_X2Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.143     0.057    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 0.653ns (10.441%)  route 5.601ns (89.559%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.215    core/ctrl/debug_clk
    SLICE_X40Y103        FDCE                                         r  core/ctrl/FUS_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.223     0.438 r  core/ctrl/FUS_reg[2][6]/Q
                         net (fo=33, routed)          0.818     1.256    core/ctrl/FUS_reg_n_0_[2][6]
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.299 f  core/ctrl/FUS[2][29]_i_16/O
                         net (fo=1, routed)           0.190     1.489    core/ctrl/FUS[2][29]_i_16_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.532 r  core/ctrl/FUS[2][29]_i_11/O
                         net (fo=1, routed)           0.524     2.056    core/ctrl/FUS[2][29]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.099 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=3, routed)           0.353     2.452    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.495 r  core/ctrl/FUS[2][29]_i_2/O
                         net (fo=80, routed)          0.801     3.296    core/ctrl/FUS[2][0]_i_1_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     3.339 r  core/ctrl/register[1][31]_i_20/O
                         net (fo=27, routed)          0.952     4.291    core/ctrl/register[1][31]_i_20_n_0
    SLICE_X57Y109        LUT6 (Prop_lut6_I5_O)        0.043     4.334 r  core/ctrl/register[1][25]_i_2/O
                         net (fo=2, routed)           0.392     4.726    core/ctrl/register[1][25]_i_2_n_0
    SLICE_X57Y112        LUT6 (Prop_lut6_I5_O)        0.043     4.769 r  core/ctrl/data_buf_reg_0_3_24_29_i_37/O
                         net (fo=1, routed)           0.243     5.012    vga/U12/data_buf_reg_0_3_24_29_i_7_1
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.043     5.055 r  vga/U12/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.484     5.540    vga/U12/data_buf_reg_0_3_24_29_i_13_n_0
    SLICE_X56Y115        LUT6 (Prop_lut6_I2_O)        0.043     5.583 r  vga/U12/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.338     5.920    vga/U12/debug_data[25]
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.043     5.963 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.506     6.470    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.169    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.653ns (10.446%)  route 5.598ns (89.554%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.215    core/ctrl/debug_clk
    SLICE_X40Y103        FDCE                                         r  core/ctrl/FUS_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.223     0.438 r  core/ctrl/FUS_reg[2][6]/Q
                         net (fo=33, routed)          0.818     1.256    core/ctrl/FUS_reg_n_0_[2][6]
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.299 f  core/ctrl/FUS[2][29]_i_16/O
                         net (fo=1, routed)           0.190     1.489    core/ctrl/FUS[2][29]_i_16_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.532 r  core/ctrl/FUS[2][29]_i_11/O
                         net (fo=1, routed)           0.524     2.056    core/ctrl/FUS[2][29]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.099 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=3, routed)           0.353     2.452    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.495 r  core/ctrl/FUS[2][29]_i_2/O
                         net (fo=80, routed)          0.801     3.296    core/ctrl/FUS[2][0]_i_1_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     3.339 r  core/ctrl/register[1][31]_i_20/O
                         net (fo=27, routed)          0.819     4.157    core/ctrl/register[1][31]_i_20_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I5_O)        0.043     4.200 r  core/ctrl/register[1][27]_i_2/O
                         net (fo=2, routed)           0.240     4.440    core/ctrl/register[1][27]_i_2_n_0
    SLICE_X57Y108        LUT6 (Prop_lut6_I5_O)        0.043     4.483 r  core/ctrl/data_buf_reg_0_3_24_29_i_56/O
                         net (fo=1, routed)           0.363     4.846    vga/U12/data_buf_reg_0_3_24_29_i_9_1
    SLICE_X56Y108        LUT6 (Prop_lut6_I1_O)        0.043     4.889 r  vga/U12/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=1, routed)           0.626     5.514    vga/U12/data_buf_reg_0_3_24_29_i_21_n_0
    SLICE_X43Y108        LUT6 (Prop_lut6_I2_O)        0.043     5.557 r  vga/U12/data_buf_reg_0_3_24_29_i_9/O
                         net (fo=1, routed)           0.290     5.847    vga/U12/debug_data[27]
    SLICE_X43Y107        LUT2 (Prop_lut2_I1_O)        0.043     5.890 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.576     6.466    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.174    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -6.466    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 0.653ns (10.624%)  route 5.494ns (89.376%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.215    core/ctrl/debug_clk
    SLICE_X40Y103        FDCE                                         r  core/ctrl/FUS_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.223     0.438 r  core/ctrl/FUS_reg[2][6]/Q
                         net (fo=33, routed)          0.818     1.256    core/ctrl/FUS_reg_n_0_[2][6]
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.299 f  core/ctrl/FUS[2][29]_i_16/O
                         net (fo=1, routed)           0.190     1.489    core/ctrl/FUS[2][29]_i_16_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.532 r  core/ctrl/FUS[2][29]_i_11/O
                         net (fo=1, routed)           0.524     2.056    core/ctrl/FUS[2][29]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.099 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=3, routed)           0.353     2.452    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.495 r  core/ctrl/FUS[2][29]_i_2/O
                         net (fo=80, routed)          0.801     3.296    core/ctrl/FUS[2][0]_i_1_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     3.339 r  core/ctrl/register[1][31]_i_20/O
                         net (fo=27, routed)          0.958     4.297    core/ctrl/register[1][31]_i_20_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I5_O)        0.043     4.340 r  core/ctrl/register[1][28]_i_2/O
                         net (fo=2, routed)           0.251     4.591    core/ctrl/register[1][28]_i_2_n_0
    SLICE_X56Y110        LUT6 (Prop_lut6_I5_O)        0.043     4.634 r  core/ctrl/data_buf_reg_0_3_24_29_i_83/O
                         net (fo=1, routed)           0.372     5.006    vga/U12/data_buf_reg_0_3_24_29_i_12_1
    SLICE_X56Y110        LUT6 (Prop_lut6_I1_O)        0.043     5.049 r  vga/U12/data_buf_reg_0_3_24_29_i_33/O
                         net (fo=1, routed)           0.435     5.484    vga/U12/data_buf_reg_0_3_24_29_i_33_n_0
    SLICE_X53Y113        LUT6 (Prop_lut6_I2_O)        0.043     5.527 r  vga/U12/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.240     5.767    vga/U12/debug_data[28]
    SLICE_X53Y111        LUT2 (Prop_lut2_I1_O)        0.043     5.810 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.552     6.362    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.197    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.994ns (16.164%)  route 5.155ns (83.836%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT6=7)
  Clock Path Skew:        -2.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.389     0.146    core/mem/debug_clk
    SLICE_X78Y106        FDRE                                         r  core/mem/imm_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.259     0.405 r  core/mem/imm_reg_reg[0]/Q
                         net (fo=1, routed)           0.278     0.683    core/mem/add/data_reg[126][7]_i_13_0[0]
    SLICE_X78Y106        LUT2 (Prop_lut2_I1_O)        0.043     0.726 r  core/mem/add/i__i_10/O
                         net (fo=1, routed)           0.000     0.726    core_n_310
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     0.846 r  add/i__i_2/O[0]
                         net (fo=1892, routed)        0.870     1.716    core/mem/ram/data_reg[81][1]_0[0]
    SLICE_X84Y99         LUT3 (Prop_lut3_I1_O)        0.134     1.850 r  core/mem/ram/Q[12]_i_36/O
                         net (fo=1, routed)           0.479     2.328    core/mem/ram/Q[12]_i_36_n_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I2_O)        0.137     2.465 f  core/mem/ram/Q[12]_i_14/O
                         net (fo=1, routed)           0.236     2.701    core/reg_WB_mem/Q[12]_i_2_0
    SLICE_X84Y100        LUT6 (Prop_lut6_I4_O)        0.043     2.744 r  core/reg_WB_mem/Q[12]_i_6/O
                         net (fo=1, routed)           0.689     3.433    core/reg_WB_mem/Q[12]_i_6_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.043     3.476 r  core/reg_WB_mem/Q[12]_i_2/O
                         net (fo=1, routed)           0.717     4.193    core/mem/ram/Q_reg[12]
    SLICE_X65Y102        LUT6 (Prop_lut6_I4_O)        0.043     4.236 r  core/mem/ram/Q[12]_i_1/O
                         net (fo=2, routed)           0.488     4.724    core/du/data_buf_reg_0_3_30_31_i_5_1[4]
    SLICE_X53Y100        LUT6 (Prop_lut6_I4_O)        0.043     4.767 r  core/du/data_buf_reg_0_3_12_17_i_48/O
                         net (fo=1, routed)           0.423     5.190    vga/U12/data_buf_reg_0_3_12_17_i_8_2
    SLICE_X52Y99         LUT6 (Prop_lut6_I5_O)        0.043     5.233 r  vga/U12/data_buf_reg_0_3_12_17_i_17/O
                         net (fo=1, routed)           0.348     5.581    vga/U12/data_buf_reg_0_3_12_17_i_17_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I2_O)        0.043     5.624 r  vga/U12/data_buf_reg_0_3_12_17_i_8/O
                         net (fo=1, routed)           0.425     6.048    vga/U12/debug_data[12]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.204     6.296    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X56Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 0.991ns (17.070%)  route 4.815ns (82.930%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.213ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.456     0.213    core/ctrl/debug_clk
    SLICE_X45Y102        FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.223     0.436 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=16, routed)          0.522     0.959    core/ctrl/p_0_in28_in
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.002 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=5, routed)           0.541     1.542    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X45Y107        LUT5 (Prop_lut5_I0_O)        0.043     1.585 r  core/ctrl/FUS[4][28]_i_2/O
                         net (fo=13, routed)          0.333     1.918    core/ctrl/FUS_reg[1][28]_0
    SLICE_X43Y108        LUT5 (Prop_lut5_I0_O)        0.043     1.961 r  core/ctrl/rs1_data_reg[11]_i_12/O
                         net (fo=96, routed)          0.688     2.650    core/register/rs1_data_reg[11]_i_3_1
    SLICE_X36Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.693 r  core/register/rs1_data_reg[7]_i_5/O
                         net (fo=1, routed)           0.438     3.131    core/register/rs1_data_reg[7]_i_5_n_0
    SLICE_X36Y101        LUT6 (Prop_lut6_I1_O)        0.043     3.174 r  core/register/rs1_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     3.174    core/register/rs1_data_reg[7]_i_2_n_0
    SLICE_X36Y101        MUXF7 (Prop_muxf7_I0_O)      0.107     3.281 r  core/register/rs1_data_reg_reg[7]_i_1/O
                         net (fo=6, routed)           0.417     3.698    core/mux_imm_ALU_RO_A/A_reg[31]_1[3]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.124     3.822 r  core/mux_imm_ALU_RO_A/A[7]_i_1/O
                         net (fo=2, routed)           0.507     4.329    vga/U12/ALUA[3]
    SLICE_X46Y103        LUT6 (Prop_lut6_I1_O)        0.043     4.372 r  vga/U12/data_buf_reg_0_3_6_11_i_41/O
                         net (fo=1, routed)           0.000     4.372    vga/U12/data_buf_reg_0_3_6_11_i_41_n_0
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.103     4.475 r  vga/U12/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.520     4.995    vga/U12/data_buf_reg_0_3_6_11_i_14_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.123     5.118 r  vga/U12/data_buf_reg_0_3_6_11_i_7/O
                         net (fo=1, routed)           0.460     5.578    vga/U12/debug_data[7]
    SLICE_X59Y99         LUT2 (Prop_lut2_I1_O)        0.053     5.631 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.387     6.019    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.232     7.077    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.077    
                         arrival time                          -6.019    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 0.989ns (16.666%)  route 4.945ns (83.334%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.213ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.456     0.213    core/ctrl/debug_clk
    SLICE_X45Y102        FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.223     0.436 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=16, routed)          0.522     0.959    core/ctrl/p_0_in28_in
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.002 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=5, routed)           0.541     1.542    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X45Y107        LUT5 (Prop_lut5_I0_O)        0.043     1.585 r  core/ctrl/FUS[4][28]_i_2/O
                         net (fo=13, routed)          0.353     1.938    core/ctrl/FUS_reg[1][28]_0
    SLICE_X44Y105        LUT5 (Prop_lut5_I0_O)        0.043     1.981 r  core/ctrl/rs2_data_reg[31]_i_20/O
                         net (fo=257, routed)         0.626     2.607    core/register/rs2_addr_ctrl[1]
    SLICE_X46Y108        LUT6 (Prop_lut6_I2_O)        0.043     2.650 r  core/register/rs2_data_reg[18]_i_13/O
                         net (fo=1, routed)           0.000     2.650    core/register/rs2_data_reg[18]_i_13_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I1_O)      0.103     2.753 r  core/register/rs2_data_reg_reg[18]_i_5/O
                         net (fo=1, routed)           0.455     3.209    core/register/rs2_data_reg_reg[18]_i_5_n_0
    SLICE_X46Y108        LUT6 (Prop_lut6_I5_O)        0.123     3.332 r  core/register/rs2_data_reg[18]_i_1/O
                         net (fo=6, routed)           0.728     4.059    core/mux_imm_ALU_RO_B/data_buf_reg_0_3_30_31_i_17[13]
    SLICE_X54Y96         LUT6 (Prop_lut6_I1_O)        0.043     4.102 r  core/mux_imm_ALU_RO_B/B[18]_i_1/O
                         net (fo=2, routed)           0.541     4.644    vga/U12/data_buf_reg_0_3_30_31_i_6_0[13]
    SLICE_X56Y99         LUT6 (Prop_lut6_I3_O)        0.043     4.687 r  vga/U12/data_buf_reg_0_3_18_23_i_50/O
                         net (fo=1, routed)           0.000     4.687    vga/U12/data_buf_reg_0_3_18_23_i_50_n_0
    SLICE_X56Y99         MUXF7 (Prop_muxf7_I1_O)      0.117     4.804 r  vga/U12/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.415     5.219    vga/U12/data_buf_reg_0_3_18_23_i_18_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I3_O)        0.122     5.341 r  vga/U12/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.386     5.727    vga/U12/debug_data[18]
    SLICE_X54Y100        LUT2 (Prop_lut2_I1_O)        0.043     5.770 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.378     6.147    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.663ns (11.416%)  route 5.145ns (88.584%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.215    core/ctrl/debug_clk
    SLICE_X40Y103        FDCE                                         r  core/ctrl/FUS_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.223     0.438 r  core/ctrl/FUS_reg[2][6]/Q
                         net (fo=33, routed)          0.818     1.256    core/ctrl/FUS_reg_n_0_[2][6]
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.299 f  core/ctrl/FUS[2][29]_i_16/O
                         net (fo=1, routed)           0.190     1.489    core/ctrl/FUS[2][29]_i_16_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.532 r  core/ctrl/FUS[2][29]_i_11/O
                         net (fo=1, routed)           0.524     2.056    core/ctrl/FUS[2][29]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.099 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=3, routed)           0.353     2.452    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.495 r  core/ctrl/FUS[2][29]_i_2/O
                         net (fo=80, routed)          0.801     3.296    core/ctrl/FUS[2][0]_i_1_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     3.339 r  core/ctrl/register[1][31]_i_20/O
                         net (fo=27, routed)          0.604     3.943    core/ctrl/register[1][31]_i_20_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I5_O)        0.043     3.986 r  core/ctrl/register[1][6]_i_2/O
                         net (fo=2, routed)           0.569     4.555    core/ctrl/register[1][6]_i_2_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.043     4.598 r  core/ctrl/data_buf_reg_0_3_6_11_i_46/O
                         net (fo=1, routed)           0.263     4.862    vga/U12/data_buf_reg_0_3_6_11_i_8_1
    SLICE_X49Y97         LUT6 (Prop_lut6_I1_O)        0.043     4.905 r  vga/U12/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=1, routed)           0.149     5.054    vga/U12/data_buf_reg_0_3_6_11_i_17_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I2_O)        0.043     5.097 r  vga/U12/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.578     5.675    vga/U12/debug_data[6]
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.053     5.728 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.294     6.023    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.188     7.121    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 0.799ns (13.709%)  route 5.029ns (86.291%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.213ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.456     0.213    core/ctrl/debug_clk
    SLICE_X45Y102        FDCE                                         r  core/ctrl/FUS_reg[2][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDCE (Prop_fdce_C_Q)         0.223     0.436 f  core/ctrl/FUS_reg[2][28]/Q
                         net (fo=16, routed)          0.522     0.959    core/ctrl/p_0_in28_in
    SLICE_X45Y104        LUT6 (Prop_lut6_I1_O)        0.043     1.002 r  core/ctrl/rs1_data_reg[31]_i_6/O
                         net (fo=5, routed)           0.541     1.542    core/ctrl/rs1_data_reg[31]_i_6_n_0
    SLICE_X45Y107        LUT5 (Prop_lut5_I0_O)        0.043     1.585 r  core/ctrl/FUS[4][28]_i_2/O
                         net (fo=13, routed)          0.353     1.938    core/ctrl/FUS_reg[1][28]_0
    SLICE_X44Y105        LUT5 (Prop_lut5_I0_O)        0.043     1.981 r  core/ctrl/rs2_data_reg[31]_i_20/O
                         net (fo=257, routed)         0.916     2.897    core/register/rs2_addr_ctrl[1]
    SLICE_X30Y97         LUT6 (Prop_lut6_I2_O)        0.043     2.940 r  core/register/rs2_data_reg[16]_i_11/O
                         net (fo=1, routed)           0.000     2.940    core/register/rs2_data_reg[16]_i_11_n_0
    SLICE_X30Y97         MUXF7 (Prop_muxf7_I1_O)      0.108     3.048 r  core/register/rs2_data_reg_reg[16]_i_4/O
                         net (fo=2, routed)           0.550     3.598    core/register/rs2_data_reg_reg[16]_i_4_n_0
    SLICE_X42Y98         LUT6 (Prop_lut6_I3_O)        0.124     3.722 r  core/register/rs2_data_reg[16]_i_1/O
                         net (fo=5, routed)           0.622     4.344    core/register/FUS_reg[2][20][16]
    SLICE_X52Y94         LUT6 (Prop_lut6_I0_O)        0.043     4.387 r  core/register/data_buf_reg_0_3_12_17_i_87/O
                         net (fo=1, routed)           0.543     4.930    core/ctrl/data_buf_reg_0_3_12_17_i_12_1
    SLICE_X57Y97         LUT5 (Prop_lut5_I4_O)        0.043     4.973 r  core/ctrl/data_buf_reg_0_3_12_17_i_34/O
                         net (fo=1, routed)           0.312     5.285    vga/U12/data_buf_reg_0_3_12_17_i_6_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.043     5.328 r  vga/U12/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.359     5.687    vga/U12/debug_data[16]
    SLICE_X57Y98         LUT2 (Prop_lut2_I1_O)        0.043     5.730 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.311     6.041    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X56Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.197    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[1][27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 0.987ns (16.950%)  route 4.836ns (83.050%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.213ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.456     0.213    core/ctrl/debug_clk
    SLICE_X45Y104        FDCE                                         r  core/ctrl/FUS_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.223     0.436 f  core/ctrl/FUS_reg[1][27]/Q
                         net (fo=67, routed)          0.659     1.095    core/ctrl/p_0_in31_in
    SLICE_X46Y106        LUT6 (Prop_lut6_I1_O)        0.043     1.138 r  core/ctrl/i__i_1/O
                         net (fo=45, routed)          0.493     1.631    core/ctrl/FUS_reg[1][28]_1
    SLICE_X42Y108        LUT6 (Prop_lut6_I0_O)        0.043     1.674 r  core/ctrl/rs1_data_reg[31]_i_20/O
                         net (fo=3, routed)           0.243     1.917    core/ctrl/rs1_data_reg[31]_i_20_n_0
    SLICE_X43Y108        LUT5 (Prop_lut5_I4_O)        0.043     1.960 r  core/ctrl/rs1_data_reg[23]_i_12/O
                         net (fo=96, routed)          0.597     2.556    core/register/rs1_data_reg[23]_i_3_0
    SLICE_X41Y116        LUT6 (Prop_lut6_I2_O)        0.043     2.599 r  core/register/rs1_data_reg[20]_i_6/O
                         net (fo=1, routed)           0.531     3.131    core/register/rs1_data_reg[20]_i_6_n_0
    SLICE_X40Y113        LUT6 (Prop_lut6_I3_O)        0.043     3.174 r  core/register/rs1_data_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     3.174    core/register/rs1_data_reg[20]_i_2_n_0
    SLICE_X40Y113        MUXF7 (Prop_muxf7_I0_O)      0.107     3.281 r  core/register/rs1_data_reg_reg[20]_i_1/O
                         net (fo=6, routed)           0.401     3.682    core/mux_imm_ALU_RO_A/A_reg[31]_1[15]
    SLICE_X42Y108        LUT6 (Prop_lut6_I4_O)        0.124     3.806 r  core/mux_imm_ALU_RO_A/A[20]_i_1/O
                         net (fo=2, routed)           0.507     4.313    vga/U12/ALUA[15]
    SLICE_X49Y109        LUT6 (Prop_lut6_I1_O)        0.043     4.356 r  vga/U12/data_buf_reg_0_3_18_23_i_68/O
                         net (fo=1, routed)           0.000     4.356    vga/U12/data_buf_reg_0_3_18_23_i_68_n_0
    SLICE_X49Y109        MUXF7 (Prop_muxf7_I1_O)      0.108     4.464 r  vga/U12/data_buf_reg_0_3_18_23_i_26/O
                         net (fo=1, routed)           0.708     5.172    vga/U12/data_buf_reg_0_3_18_23_i_26_n_0
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.124     5.296 r  vga/U12/data_buf_reg_0_3_18_23_i_10/O
                         net (fo=1, routed)           0.297     5.592    vga/U12/debug_data[20]
    SLICE_X66Y105        LUT2 (Prop_lut2_I1_O)        0.043     5.635 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.401     6.036    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X58Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.198    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 core/ctrl/FUS_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 0.653ns (11.222%)  route 5.166ns (88.778%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 8.355 - 10.000 ) 
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.458     0.215    core/ctrl/debug_clk
    SLICE_X40Y103        FDCE                                         r  core/ctrl/FUS_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.223     0.438 r  core/ctrl/FUS_reg[2][6]/Q
                         net (fo=33, routed)          0.818     1.256    core/ctrl/FUS_reg_n_0_[2][6]
    SLICE_X41Y105        LUT6 (Prop_lut6_I0_O)        0.043     1.299 f  core/ctrl/FUS[2][29]_i_16/O
                         net (fo=1, routed)           0.190     1.489    core/ctrl/FUS[2][29]_i_16_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.532 r  core/ctrl/FUS[2][29]_i_11/O
                         net (fo=1, routed)           0.524     2.056    core/ctrl/FUS[2][29]_i_11_n_0
    SLICE_X41Y102        LUT6 (Prop_lut6_I2_O)        0.043     2.099 r  core/ctrl/FUS[2][29]_i_6/O
                         net (fo=3, routed)           0.353     2.452    core/ctrl/FUS[2][29]_i_6_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.043     2.495 r  core/ctrl/FUS[2][29]_i_2/O
                         net (fo=80, routed)          0.801     3.296    core/ctrl/FUS[2][0]_i_1_n_0
    SLICE_X49Y96         LUT5 (Prop_lut5_I0_O)        0.043     3.339 r  core/ctrl/register[1][31]_i_20/O
                         net (fo=27, routed)          0.949     4.288    core/ctrl/register[1][31]_i_20_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.043     4.331 r  core/ctrl/register[1][24]_i_2/O
                         net (fo=2, routed)           0.240     4.571    core/ctrl/register[1][24]_i_2_n_0
    SLICE_X55Y107        LUT6 (Prop_lut6_I5_O)        0.043     4.614 r  core/ctrl/data_buf_reg_0_3_24_29_i_47/O
                         net (fo=1, routed)           0.232     4.845    vga/U12/data_buf_reg_0_3_24_29_i_8_1
    SLICE_X55Y107        LUT6 (Prop_lut6_I1_O)        0.043     4.888 r  vga/U12/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=1, routed)           0.319     5.208    vga/U12/data_buf_reg_0_3_24_29_i_17_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I2_O)        0.043     5.251 r  vga/U12/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.323     5.574    vga/U12/debug_data[24]
    SLICE_X53Y109        LUT2 (Prop_lut2_I1_O)        0.043     5.617 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.418     6.034    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.261     8.355    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.832     7.524    
                         clock uncertainty           -0.215     7.309    
    SLICE_X54Y104        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.213    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.230ns (27.197%)  route 0.616ns (72.803%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.649     0.533    core/reg_WB_ALU/debug_clk
    SLICE_X50Y98         FDCE                                         r  core/reg_WB_ALU/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.118     0.651 r  core/reg_WB_ALU/Q_reg[10]/Q
                         net (fo=2, routed)           0.146     0.797    core/ctrl/register_reg[30][31]_0[10]
    SLICE_X50Y98         LUT6 (Prop_lut6_I3_O)        0.028     0.825 r  core/ctrl/data_buf_reg_0_3_6_11_i_82/O
                         net (fo=1, routed)           0.219     1.044    vga/U12/data_buf_reg_0_3_6_11_i_12_1
    SLICE_X62Y99         LUT6 (Prop_lut6_I1_O)        0.028     1.072 r  vga/U12/data_buf_reg_0_3_6_11_i_33/O
                         net (fo=1, routed)           0.054     1.126    vga/U12/data_buf_reg_0_3_6_11_i_33_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I2_O)        0.028     1.154 r  vga/U12/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=1, routed)           0.052     1.206    vga/U12/debug_data[10]
    SLICE_X62Y99         LUT2 (Prop_lut2_I1_O)        0.028     1.234 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.144     1.378    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.039    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.212ns (22.866%)  route 0.715ns (77.134%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.594     0.478    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X64Y105        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.100     0.578 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][21]/Q
                         net (fo=2, routed)           0.325     0.903    core/du/data_buf_reg_0_3_30_31_i_5[12]
    SLICE_X61Y101        LUT6 (Prop_lut6_I1_O)        0.028     0.931 r  core/du/data_buf_reg_0_3_18_23_i_57/O
                         net (fo=1, routed)           0.092     1.023    vga/U12/data_buf_reg_0_3_18_23_i_9_2
    SLICE_X61Y101        LUT6 (Prop_lut6_I5_O)        0.028     1.051 r  vga/U12/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=1, routed)           0.049     1.100    vga/U12/data_buf_reg_0_3_18_23_i_21_n_0
    SLICE_X61Y101        LUT6 (Prop_lut6_I2_O)        0.028     1.128 r  vga/U12/data_buf_reg_0_3_18_23_i_9/O
                         net (fo=1, routed)           0.115     1.242    vga/U12/debug_data[21]
    SLICE_X61Y101        LUT2 (Prop_lut2_I1_O)        0.028     1.270 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.135     1.405    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.025    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.232ns (24.964%)  route 0.697ns (75.036%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.480    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X58Y102        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.118     0.598 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][9]/Q
                         net (fo=2, routed)           0.238     0.836    core/du/data_buf_reg_0_3_30_31_i_5[2]
    SLICE_X64Y99         LUT6 (Prop_lut6_I1_O)        0.028     0.864 r  core/du/data_buf_reg_0_3_6_11_i_57/O
                         net (fo=1, routed)           0.086     0.950    vga/U12/data_buf_reg_0_3_6_11_i_9_2
    SLICE_X64Y99         LUT6 (Prop_lut6_I5_O)        0.028     0.978 r  vga/U12/data_buf_reg_0_3_6_11_i_21/O
                         net (fo=1, routed)           0.164     1.141    vga/U12/data_buf_reg_0_3_6_11_i_21_n_0
    SLICE_X61Y99         LUT6 (Prop_lut6_I2_O)        0.028     1.169 r  vga/U12/data_buf_reg_0_3_6_11_i_9/O
                         net (fo=1, routed)           0.115     1.284    vga/U12/debug_data[9]
    SLICE_X61Y99         LUT2 (Prop_lut2_I1_O)        0.030     1.314 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.095     1.409    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.074    -0.016    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.426ns  (arrival time - required time)
  Source:                 core/register/register_reg[5][0]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.987ns  (logic 0.325ns (32.942%)  route 0.662ns (67.059%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.608ns = ( 49.392 - 50.000 ) 
    Source Clock Delay      (SCD):    0.516ns = ( 50.516 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.632    50.516    core/register/debug_clk
    SLICE_X38Y100        FDCE                                         r  core/register/register_reg[5][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDCE (Prop_fdce_C_Q)         0.123    50.639 r  core/register/register_reg[5][0]/Q
                         net (fo=3, routed)           0.142    50.781    core/register/register_reg[5]_169[0]
    SLICE_X37Y99         LUT6 (Prop_lut6_I3_O)        0.028    50.809 r  core/register/data_buf_reg_0_3_0_5_i_152/O
                         net (fo=1, routed)           0.000    50.809    core/register/data_buf_reg_0_3_0_5_i_152_n_0
    SLICE_X37Y99         MUXF7 (Prop_muxf7_I1_O)      0.059    50.868 r  core/register/data_buf_reg_0_3_0_5_i_87/O
                         net (fo=1, routed)           0.000    50.868    core/register/data_buf_reg_0_3_0_5_i_87_n_0
    SLICE_X37Y99         MUXF8 (Prop_muxf8_I0_O)      0.017    50.885 r  core/register/data_buf_reg_0_3_0_5_i_32/O
                         net (fo=1, routed)           0.246    51.131    core/ctrl/data_buf_reg_0_3_0_5_i_3_2
    SLICE_X40Y97         LUT6 (Prop_lut6_I5_O)        0.070    51.201 r  core/ctrl/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=1, routed)           0.120    51.321    vga/U12/data_buf_reg_0_3_0_5[0]
    SLICE_X40Y97         LUT2 (Prop_lut2_I1_O)        0.028    51.349 r  vga/U12/data_buf_reg_0_3_0_5_i_3/O
                         net (fo=1, routed)           0.153    51.502    vga/data_buf_reg_0_3_0_5/DIA0
    SLICE_X42Y100        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.850    49.392    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X42Y100        RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.339    49.730    
                         clock uncertainty            0.215    49.945    
    SLICE_X42Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131    50.076    vga/data_buf_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                        -50.076    
                         arrival time                          51.502    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.437ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.212ns (21.727%)  route 0.764ns (78.273%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.594     0.478    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X64Y104        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.100     0.578 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][17]/Q
                         net (fo=2, routed)           0.286     0.864    core/du/data_buf_reg_0_3_30_31_i_5[8]
    SLICE_X54Y99         LUT6 (Prop_lut6_I1_O)        0.028     0.892 r  core/du/data_buf_reg_0_3_12_17_i_75/O
                         net (fo=1, routed)           0.095     0.987    vga/U12/data_buf_reg_0_3_12_17_i_11_2
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.028     1.015 r  vga/U12/data_buf_reg_0_3_12_17_i_29/O
                         net (fo=1, routed)           0.164     1.179    vga/U12/data_buf_reg_0_3_12_17_i_29_n_0
    SLICE_X54Y99         LUT6 (Prop_lut6_I2_O)        0.028     1.207 r  vga/U12/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=1, routed)           0.123     1.329    vga/U12/debug_data[17]
    SLICE_X54Y99         LUT2 (Prop_lut2_I1_O)        0.028     1.357 r  vga/U12/data_buf_reg_0_3_12_17_i_5/O
                         net (fo=1, routed)           0.096     1.454    vga/data_buf_reg_0_3_12_17/DIC1
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X56Y100        RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X56Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.016    vga/data_buf_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.230ns (23.464%)  route 0.750ns (76.536%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.480    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X58Y102        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.118     0.598 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][11]/Q
                         net (fo=2, routed)           0.417     1.015    core/du/data_buf_reg_0_3_30_31_i_5[4]
    SLICE_X56Y98         LUT6 (Prop_lut6_I1_O)        0.028     1.043 r  core/du/data_buf_reg_0_3_6_11_i_75/O
                         net (fo=1, routed)           0.052     1.095    vga/U12/data_buf_reg_0_3_6_11_i_11_2
    SLICE_X56Y98         LUT6 (Prop_lut6_I5_O)        0.028     1.123 r  vga/U12/data_buf_reg_0_3_6_11_i_29/O
                         net (fo=1, routed)           0.082     1.205    vga/U12/data_buf_reg_0_3_6_11_i_29_n_0
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.028     1.233 r  vga/U12/data_buf_reg_0_3_6_11_i_11/O
                         net (fo=1, routed)           0.099     1.331    vga/U12/debug_data[11]
    SLICE_X59Y98         LUT2 (Prop_lut2_I1_O)        0.028     1.359 r  vga/U12/data_buf_reg_0_3_6_11_i_5/O
                         net (fo=1, routed)           0.101     1.460    vga/data_buf_reg_0_3_6_11/DIC1
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.016    vga/data_buf_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.230ns (22.819%)  route 0.778ns (77.181%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.596     0.480    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X58Y102        FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_fdre_C_Q)         0.118     0.598 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][8]/Q
                         net (fo=2, routed)           0.324     0.922    core/du/data_buf_reg_0_3_30_31_i_5[1]
    SLICE_X64Y100        LUT6 (Prop_lut6_I1_O)        0.028     0.950 r  core/du/data_buf_reg_0_3_6_11_i_66/O
                         net (fo=1, routed)           0.167     1.117    vga/U12/data_buf_reg_0_3_6_11_i_10_2
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.028     1.145 r  vga/U12/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.055     1.199    vga/U12/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I2_O)        0.028     1.227 r  vga/U12/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.057     1.284    vga/U12/debug_data[8]
    SLICE_X64Y100        LUT2 (Prop_lut2_I1_O)        0.028     1.312 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.176     1.488    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X58Y100        RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.042    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.230ns (22.702%)  route 0.783ns (77.298%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.593     0.477    core/reg_WB_ALU/debug_clk
    SLICE_X52Y112        FDCE                                         r  core/reg_WB_ALU/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDCE (Prop_fdce_C_Q)         0.118     0.595 r  core/reg_WB_ALU/Q_reg[22]/Q
                         net (fo=2, routed)           0.274     0.869    core/ctrl/register_reg[30][31]_0[22]
    SLICE_X53Y109        LUT6 (Prop_lut6_I3_O)        0.028     0.897 r  core/ctrl/data_buf_reg_0_3_18_23_i_82/O
                         net (fo=1, routed)           0.196     1.093    vga/U12/data_buf_reg_0_3_18_23_i_12_1
    SLICE_X58Y108        LUT6 (Prop_lut6_I1_O)        0.028     1.121 r  vga/U12/data_buf_reg_0_3_18_23_i_33/O
                         net (fo=1, routed)           0.054     1.174    vga/U12/data_buf_reg_0_3_18_23_i_33_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I2_O)        0.028     1.202 r  vga/U12/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.052     1.255    vga/U12/debug_data[22]
    SLICE_X58Y108        LUT2 (Prop_lut2_I1_O)        0.028     1.283 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.207     1.490    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.815    -0.643    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X58Y101        RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.305    
                         clock uncertainty            0.215    -0.090    
    SLICE_X58Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.039    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 core/register/register_reg[28][26]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.031ns  (logic 0.301ns (29.186%)  route 0.730ns (70.814%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.644ns = ( 49.356 - 50.000 ) 
    Source Clock Delay      (SCD):    0.472ns = ( 50.472 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    49.535    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    49.563 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    49.858    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.884 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.588    50.472    core/register/debug_clk
    SLICE_X51Y119        FDCE                                         r  core/register/register_reg[28][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y119        FDCE (Prop_fdce_C_Q)         0.107    50.579 r  core/register/register_reg[28][26]/Q
                         net (fo=3, routed)           0.153    50.732    core/register/register_reg[28]_192[26]
    SLICE_X53Y117        LUT6 (Prop_lut6_I5_O)        0.028    50.760 r  core/register/data_buf_reg_0_3_24_29_i_129/O
                         net (fo=1, routed)           0.000    50.760    core/register/data_buf_reg_0_3_24_29_i_129_n_0
    SLICE_X53Y117        MUXF7 (Prop_muxf7_I1_O)      0.051    50.811 r  core/register/data_buf_reg_0_3_24_29_i_71/O
                         net (fo=1, routed)           0.000    50.811    core/register/data_buf_reg_0_3_24_29_i_71_n_0
    SLICE_X53Y117        MUXF8 (Prop_muxf8_I1_O)      0.017    50.828 r  core/register/data_buf_reg_0_3_24_29_i_27/O
                         net (fo=1, routed)           0.243    51.071    vga/U12/data_buf_reg_0_3_24_29_i_4_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I4_O)        0.070    51.141 r  vga/U12/data_buf_reg_0_3_24_29_i_10/O
                         net (fo=1, routed)           0.115    51.256    vga/U12/debug_data[26]
    SLICE_X53Y110        LUT2 (Prop_lut2_I1_O)        0.028    51.284 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.219    51.503    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.814    49.356    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X54Y104        RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    49.694    
                         clock uncertainty            0.215    49.909    
    SLICE_X54Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.041    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                        -50.041    
                         arrival time                          51.503    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 core/reg_WB_ALU/Q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.230ns (22.281%)  route 0.802ns (77.719%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.781ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.728    -0.465    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.028    -0.437 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.295    -0.142    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.116 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.591     0.475    core/reg_WB_ALU/debug_clk
    SLICE_X56Y114        FDCE                                         r  core/reg_WB_ALU/Q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y114        FDCE (Prop_fdce_C_Q)         0.118     0.593 r  core/reg_WB_ALU/Q_reg[30]/Q
                         net (fo=2, routed)           0.179     0.772    core/ctrl/register_reg[30][31]_0[30]
    SLICE_X57Y110        LUT6 (Prop_lut6_I3_O)        0.028     0.800 r  core/ctrl/data_buf_reg_0_3_30_31_i_22/O
                         net (fo=1, routed)           0.117     0.916    vga/U12/data_buf_reg_0_3_30_31_i_4_1
    SLICE_X57Y110        LUT6 (Prop_lut6_I1_O)        0.028     0.944 r  vga/U12/data_buf_reg_0_3_30_31_i_9/O
                         net (fo=1, routed)           0.189     1.133    vga/U12/data_buf_reg_0_3_30_31_i_9_n_0
    SLICE_X51Y112        LUT6 (Prop_lut6_I2_O)        0.028     1.161 r  vga/U12/data_buf_reg_0_3_30_31_i_4/O
                         net (fo=1, routed)           0.115     1.276    vga/U12/debug_data[30]
    SLICE_X51Y112        LUT2 (Prop_lut2_I1_O)        0.028     1.304 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.203     1.507    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.813    -0.645    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X52Y110        RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.307    
                         clock uncertainty            0.215    -0.092    
    SLICE_X52Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.039    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  1.468    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.541ns  (logic 1.843ns (52.043%)  route 1.698ns (47.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.090    30.705    vga/U12/DO[0]
    SLICE_X37Y125        LUT4 (Prop_lut4_I1_O)        0.043    30.748 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.608    31.356    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.022    37.350    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -31.356    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.363ns  (logic 1.854ns (55.130%)  route 1.509ns (44.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.901    30.515    vga/U12/DO[0]
    SLICE_X37Y125        LUT5 (Prop_lut5_I3_O)        0.054    30.569 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.608    31.177    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)       -0.125    37.247    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -31.177    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.366ns  (logic 1.854ns (55.080%)  route 1.512ns (44.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.901    30.515    vga/U12/DO[0]
    SLICE_X37Y125        LUT5 (Prop_lut5_I3_O)        0.054    30.569 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.611    31.180    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y124        FDRE (Setup_fdre_C_D)       -0.116    37.256    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                         -31.180    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.096ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.431ns  (logic 1.843ns (53.717%)  route 1.588ns (46.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.090    30.705    vga/U12/DO[0]
    SLICE_X37Y125        LUT4 (Prop_lut4_I1_O)        0.043    30.748 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.497    31.245    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.031    37.341    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                         -31.245    
  -------------------------------------------------------------------
                         slack                                  6.096    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.244ns  (logic 1.850ns (57.033%)  route 1.394ns (42.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.090    30.705    vga/U12/DO[0]
    SLICE_X37Y125        LUT2 (Prop_lut2_I1_O)        0.050    30.755 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.303    31.058    vga/U12/R[3]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)       -0.116    37.256    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.256    
                         arrival time                         -31.058    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.309ns  (logic 1.843ns (55.693%)  route 1.466ns (44.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.901    30.515    vga/U12/DO[0]
    SLICE_X37Y125        LUT5 (Prop_lut5_I3_O)        0.043    30.558 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.566    31.124    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.019    37.353    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.353    
                         arrival time                         -31.124    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.078ns  (logic 1.849ns (60.070%)  route 1.229ns (39.930%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.648    30.262    vga/U12/DO[0]
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.049    30.311 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.581    30.892    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.112    37.260    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.260    
                         arrival time                         -30.892    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.118ns  (logic 1.843ns (59.111%)  route 1.275ns (40.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.648    30.262    vga/U12/DO[0]
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.043    30.305 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.627    30.932    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.031    37.341    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.341    
                         arrival time                         -30.932    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.960ns  (logic 1.843ns (62.253%)  route 1.117ns (37.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.648    30.262    vga/U12/DO[0]
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.043    30.305 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.470    30.775    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X36Y125        FDRE (Setup_fdre_C_D)       -0.022    37.350    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.350    
                         arrival time                         -30.775    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.940ns  (logic 1.850ns (62.915%)  route 1.090ns (37.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.405 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.186ns = ( 27.814 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         1.409    27.814    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.614 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           1.090    30.705    vga/U12/DO[0]
    SLICE_X37Y125        LUT2 (Prop_lut2_I1_O)        0.050    30.755 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.000    30.755    vga/U12/R[3]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.311    38.405    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.574    
                         clock uncertainty           -0.201    37.372    
    SLICE_X37Y125        FDRE (Setup_fdre_C_D)        0.040    37.412    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.412    
                         arrival time                         -30.755    
  -------------------------------------------------------------------
                         slack                                  6.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.128ns (17.922%)  route 0.586ns (82.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.349    -0.122    vga/U12/flag
    SLICE_X37Y125        LUT4 (Prop_lut4_I1_O)        0.028    -0.094 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.237     0.143    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.040    -0.041    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.986%)  route 0.626ns (83.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.358    -0.113    vga/U12/flag
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.028    -0.085 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.267     0.182    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X37Y125        FDRE (Hold_fdre_C_D)         0.038    -0.043    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.475%)  route 0.649ns (83.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.358    -0.113    vga/U12/flag
    SLICE_X37Y125        LUT5 (Prop_lut5_I1_O)        0.028    -0.085 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.291     0.205    vga/U12/B[2]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.041    -0.040    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.883%)  route 0.678ns (84.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.358    -0.113    vga/U12/flag
    SLICE_X37Y125        LUT4 (Prop_lut4_I0_O)        0.028    -0.085 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.320     0.234    vga/U12/G[1]_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X37Y125        FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X37Y125        FDRE (Hold_fdre_C_D)         0.040    -0.041    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.128ns (15.811%)  route 0.682ns (84.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.349    -0.122    vga/U12/flag
    SLICE_X37Y125        LUT4 (Prop_lut4_I1_O)        0.028    -0.094 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.332     0.238    vga/U12/B[1]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.038    -0.043    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.131ns (16.629%)  route 0.657ns (83.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.349    -0.122    vga/U12/flag
    SLICE_X37Y125        LUT4 (Prop_lut4_I2_O)        0.031    -0.091 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.307     0.216    vga/U12/B[3]_i_1_n_0
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y125        FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y125        FDRE (Hold_fdre_C_D)         0.002    -0.079    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.133ns (16.446%)  route 0.676ns (83.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.358    -0.113    vga/U12/flag
    SLICE_X37Y125        LUT5 (Prop_lut5_I0_O)        0.033    -0.080 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.317     0.237    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)        -0.003    -0.084    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.133ns (16.384%)  route 0.679ns (83.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.621    -0.572    vga/CLK_OUT1
    SLICE_X37Y127        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.100    -0.472 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.358    -0.113    vga/U12/flag
    SLICE_X37Y125        LUT5 (Prop_lut5_I0_O)        0.033    -0.080 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.320     0.240    vga/U12/G[3]_i_1_n_0
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)        -0.001    -0.082    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.585ns (59.012%)  route 0.406ns (40.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.616    -0.577    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.008 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.406     0.414    vga/U12/DO[0]
    SLICE_X36Y124        FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)         0.041    -0.040    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.585ns (54.273%)  route 0.493ns (45.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=105, routed)         0.616    -0.577    vga/FONT_8X16/CLK_OUT1
    RAMB18_X2Y50         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.008 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.493     0.501    vga/U12/DO[0]
    SLICE_X36Y124        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.837    -0.621    vga/U12/CLK_OUT3
    SLICE_X36Y124        FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.283    
                         clock uncertainty            0.201    -0.081    
    SLICE_X36Y124        FDRE (Hold_fdre_C_D)         0.043    -0.038    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.539    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.182ns  (logic 0.308ns (9.681%)  route 2.874ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.969   101.277    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.277    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.182ns  (logic 0.308ns (9.681%)  route 2.874ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.969   101.277    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.277    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.025ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.182ns  (logic 0.308ns (9.681%)  route 2.874ns (90.319%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.969   101.277    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.277    
  -------------------------------------------------------------------
                         slack                                 16.025    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.071ns  (logic 0.308ns (10.029%)  route 2.763ns (89.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.859   101.167    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X4Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.167    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.071ns  (logic 0.308ns (10.029%)  route 2.763ns (89.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.859   101.167    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X4Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.167    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.135ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        3.071ns  (logic 0.308ns (10.029%)  route 2.763ns (89.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 118.642 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.859   101.167    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.548   118.642    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y77          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism             -0.832   117.811    
                         clock uncertainty           -0.215   117.596    
    SLICE_X4Y77          FDRE (Setup_fdre_C_CE)      -0.294   117.302    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                        117.302    
                         arrival time                        -101.167    
  -------------------------------------------------------------------
                         slack                                 16.135    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.908ns  (logic 0.308ns (10.592%)  route 2.600ns (89.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 118.645 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.696   101.004    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.551   118.645    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
                         clock pessimism             -0.832   117.814    
                         clock uncertainty           -0.215   117.599    
    SLICE_X4Y79          FDRE (Setup_fdre_C_CE)      -0.294   117.305    DISPLAY/P2S_LED/buff_reg[0]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -101.004    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.908ns  (logic 0.308ns (10.592%)  route 2.600ns (89.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 118.645 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.904   100.259    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y88          LUT5 (Prop_lut5_I4_O)        0.049   100.308 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.696   101.004    DISPLAY/P2S_LED/buff_0
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.551   118.645    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y79          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism             -0.832   117.814    
                         clock uncertainty           -0.215   117.599    
    SLICE_X4Y79          FDRE (Setup_fdre_C_CE)      -0.294   117.305    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -101.004    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.314ns (12.130%)  route 2.275ns (87.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.617    99.972    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.055   100.027 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.657   100.685    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[14]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X3Y77          FDSE (Setup_fdse_C_S)       -0.398   117.199    DISPLAY/P2S_SEG/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.199    
                         arrival time                        -100.685    
  -------------------------------------------------------------------
                         slack                                 16.515    

Slack (MET) :             16.515ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.589ns  (logic 0.314ns (12.130%)  route 2.275ns (87.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 118.643 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.904ns = ( 98.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    98.096    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    98.355 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.617    99.972    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y80          LUT5 (Prop_lut5_I0_O)        0.055   100.027 r  DISPLAY/P2S_SEG/buff[63]_i_1/O
                         net (fo=15, routed)          0.657   100.685    DISPLAY/P2S_SEG/buff[63]_i_1_n_0
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.549   118.643    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y77          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
                         clock pessimism             -0.832   117.812    
                         clock uncertainty           -0.215   117.597    
    SLICE_X3Y77          FDSE (Setup_fdse_C_S)       -0.398   117.199    DISPLAY/P2S_SEG/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.199    
                         arrival time                        -100.685    
  -------------------------------------------------------------------
                         slack                                 16.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.118ns (16.308%)  route 0.606ns (83.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.606     0.253    DISPLAY/P2S_LED/rst_all
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y89          FDRE                                         r  DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X3Y89          FDRE (Hold_fdre_C_R)        -0.014     0.047    DISPLAY/P2S_LED/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.118ns (13.422%)  route 0.761ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.761     0.409    DISPLAY/rst_all
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X1Y83          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.118ns (13.422%)  route 0.761ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.761     0.409    DISPLAY/rst_all
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X1Y83          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.118ns (13.422%)  route 0.761ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.761     0.409    DISPLAY/rst_all
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X1Y83          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.118ns (13.422%)  route 0.761ns (86.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.761     0.409    DISPLAY/rst_all
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.961    -0.497    DISPLAY/CLK_OUT3
    SLICE_X1Y83          FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism              0.339    -0.159    
                         clock uncertainty            0.215     0.056    
    SLICE_X1Y83          FDRE (Hold_fdre_C_R)        -0.014     0.042    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.118ns (13.081%)  route 0.784ns (86.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.784     0.432    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X2Y79          FDRE (Hold_fdre_C_R)         0.006     0.058    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.118ns (13.081%)  route 0.784ns (86.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.784     0.432    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.957    -0.501    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y79          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.163    
                         clock uncertainty            0.215     0.052    
    SLICE_X2Y79          FDRE (Hold_fdre_C_R)         0.006     0.058    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.734%)  route 0.809ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.809     0.456    DISPLAY/rst_all
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X1Y84          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.734%)  route 0.809ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.809     0.456    DISPLAY/rst_all
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X1Y84          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.118ns (12.734%)  route 0.809ns (87.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 r  rst_all_reg/Q
                         net (fo=1602, routed)        0.809     0.456    DISPLAY/rst_all
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/CLK_OUT3
    SLICE_X1Y84          FDRE                                         r  DISPLAY/clk_count_reg[6]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X1Y84          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.413    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       44.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.364ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[30][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 0.259ns (3.685%)  route 6.769ns (96.315%))
  Logic Levels:           0  
  Clock Path Skew:        1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.480ns = ( 50.480 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.769     5.124    core/register/rst_all
    SLICE_X41Y106        FDCE                                         f  core/register/register_reg[30][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.323    50.480    core/register/debug_clk
    SLICE_X41Y106        FDCE                                         r  core/register/register_reg[30][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.791    
                         clock uncertainty           -0.095    49.697    
    SLICE_X41Y106        FDCE (Recov_fdce_C_CLR)     -0.208    49.489    core/register/register_reg[30][9]
  -------------------------------------------------------------------
                         required time                         49.489    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                 44.364    

Slack (MET) :             44.376ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.259ns (3.694%)  route 6.752ns (96.306%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.752     5.107    core/register/rst_all
    SLICE_X43Y111        FDCE                                         f  core/register/register_reg[25][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.318    50.475    core/register/debug_clk
    SLICE_X43Y111        FDCE                                         r  core/register/register_reg[25][13]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X43Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.484    core/register/register_reg[25][13]
  -------------------------------------------------------------------
                         required time                         49.484    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 44.376    

Slack (MET) :             44.376ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.259ns (3.694%)  route 6.752ns (96.306%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.752     5.107    core/register/rst_all
    SLICE_X43Y111        FDCE                                         f  core/register/register_reg[25][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.318    50.475    core/register/debug_clk
    SLICE_X43Y111        FDCE                                         r  core/register/register_reg[25][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X43Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.484    core/register/register_reg[25][22]
  -------------------------------------------------------------------
                         required time                         49.484    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 44.376    

Slack (MET) :             44.376ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.259ns (3.694%)  route 6.752ns (96.306%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.752     5.107    core/register/rst_all
    SLICE_X43Y111        FDCE                                         f  core/register/register_reg[25][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.318    50.475    core/register/debug_clk
    SLICE_X43Y111        FDCE                                         r  core/register/register_reg[25][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X43Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.484    core/register/register_reg[25][31]
  -------------------------------------------------------------------
                         required time                         49.484    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 44.376    

Slack (MET) :             44.400ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.259ns (3.694%)  route 6.752ns (96.306%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.475ns = ( 50.475 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.752     5.107    core/register/rst_all
    SLICE_X42Y111        FDCE                                         f  core/register/register_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.318    50.475    core/register/debug_clk
    SLICE_X42Y111        FDCE                                         r  core/register/register_reg[1][31]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.786    
                         clock uncertainty           -0.095    49.692    
    SLICE_X42Y111        FDCE (Recov_fdce_C_CLR)     -0.184    49.508    core/register/register_reg[1][31]
  -------------------------------------------------------------------
                         required time                         49.508    
                         arrival time                          -5.107    
  -------------------------------------------------------------------
                         slack                                 44.400    

Slack (MET) :             44.405ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.259ns (3.708%)  route 6.726ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 50.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.726     5.080    core/register/rst_all
    SLICE_X40Y111        FDCE                                         f  core/register/register_reg[22][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.320    50.477    core/register/debug_clk
    SLICE_X40Y111        FDCE                                         r  core/register/register_reg[22][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.788    
                         clock uncertainty           -0.095    49.694    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.486    core/register/register_reg[22][10]
  -------------------------------------------------------------------
                         required time                         49.486    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 44.405    

Slack (MET) :             44.405ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][15]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.259ns (3.708%)  route 6.726ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 50.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.726     5.080    core/register/rst_all
    SLICE_X40Y111        FDCE                                         f  core/register/register_reg[22][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.320    50.477    core/register/debug_clk
    SLICE_X40Y111        FDCE                                         r  core/register/register_reg[22][15]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.788    
                         clock uncertainty           -0.095    49.694    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.486    core/register/register_reg[22][15]
  -------------------------------------------------------------------
                         required time                         49.486    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 44.405    

Slack (MET) :             44.405ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.259ns (3.708%)  route 6.726ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 50.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.726     5.080    core/register/rst_all
    SLICE_X40Y111        FDCE                                         f  core/register/register_reg[22][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.320    50.477    core/register/debug_clk
    SLICE_X40Y111        FDCE                                         r  core/register/register_reg[22][29]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.788    
                         clock uncertainty           -0.095    49.694    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.486    core/register/register_reg[22][29]
  -------------------------------------------------------------------
                         required time                         49.486    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 44.405    

Slack (MET) :             44.405ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.259ns (3.708%)  route 6.726ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 50.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.726     5.080    core/register/rst_all
    SLICE_X40Y111        FDCE                                         f  core/register/register_reg[22][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.320    50.477    core/register/debug_clk
    SLICE_X40Y111        FDCE                                         r  core/register/register_reg[22][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.788    
                         clock uncertainty           -0.095    49.694    
    SLICE_X40Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.486    core/register/register_reg[22][9]
  -------------------------------------------------------------------
                         required time                         49.486    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 44.405    

Slack (MET) :             44.407ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.259ns (3.709%)  route 6.723ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.477ns = ( 50.477 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.904ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.690    -1.904    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.259    -1.645 f  rst_all_reg/Q
                         net (fo=1602, routed)        6.723     5.078    core/register/rst_all
    SLICE_X41Y111        FDCE                                         f  core/register/register_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.543    49.074    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.157 f  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.320    50.477    core/register/debug_clk
    SLICE_X41Y111        FDCE                                         r  core/register/register_reg[7][13]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.788    
                         clock uncertainty           -0.095    49.694    
    SLICE_X41Y111        FDCE (Recov_fdce_C_CLR)     -0.208    49.486    core/register/register_reg[7][13]
  -------------------------------------------------------------------
                         required time                         49.486    
                         arrival time                          -5.078    
  -------------------------------------------------------------------
                         slack                                 44.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.206ns (8.739%)  route 2.151ns (91.261%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.396ns
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.554    -1.352    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.206    -1.146 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.151     1.006    core/ctrl/rst_all
    SLICE_X24Y94         FDCE                                         f  core/ctrl/FUS_reg[5][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.639     0.396    core/ctrl/debug_clk
    SLICE_X24Y94         FDCE                                         r  core/ctrl/FUS_reg[5][23]/C
                         clock pessimism              0.689     1.085    
    SLICE_X24Y94         FDCE (Remov_fdce_C_CLR)     -0.140     0.945    core/ctrl/FUS_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.206ns (8.739%)  route 2.151ns (91.261%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.396ns
    Source Clock Delay      (SCD):    -1.352ns
    Clock Pessimism Removal (CPR):    -0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     1.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -5.325 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    -2.989    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -2.906 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.554    -1.352    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.206    -1.146 f  rst_all_reg/Q
                         net (fo=1602, routed)        2.151     1.006    core/ctrl/rst_all
    SLICE_X24Y94         FDCE                                         f  core/ctrl/FUS_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.629    -1.336    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.243 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        1.639     0.396    core/ctrl/debug_clk
    SLICE_X24Y94         FDCE                                         r  core/ctrl/FUS_reg[5][26]/C
                         clock pessimism              0.689     1.085    
    SLICE_X24Y94         FDCE (Remov_fdce_C_CLR)     -0.140     0.945    core/ctrl/FUS_reg[5][26]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.118ns (7.156%)  route 1.531ns (92.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.531     1.178    core/ctrl/rst_all
    SLICE_X25Y95         FDCE                                         f  core/ctrl/FUS_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/ctrl/FUS_reg[5][22]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[5][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.118ns (7.156%)  route 1.531ns (92.844%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.531     1.178    core/ctrl/rst_all
    SLICE_X25Y95         FDCE                                         f  core/ctrl/FUS_reg[5][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/ctrl/FUS_reg[5][25]/C
                         clock pessimism              0.266     1.115    
    SLICE_X25Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[5][25]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.533     1.181    core/ctrl/rst_all
    SLICE_X24Y95         FDCE                                         f  core/ctrl/FUS_reg[4][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X24Y95         FDCE                                         r  core/ctrl/FUS_reg[4][22]/C
                         clock pessimism              0.266     1.115    
    SLICE_X24Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[4][22]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.533     1.181    core/ctrl/rst_all
    SLICE_X24Y95         FDCE                                         f  core/ctrl/FUS_reg[4][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X24Y95         FDCE                                         r  core/ctrl/FUS_reg[4][24]/C
                         clock pessimism              0.266     1.115    
    SLICE_X24Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[4][24]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.533     1.181    core/ctrl/rst_all
    SLICE_X24Y95         FDCE                                         f  core/ctrl/FUS_reg[4][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X24Y95         FDCE                                         r  core/ctrl/FUS_reg[4][25]/C
                         clock pessimism              0.266     1.115    
    SLICE_X24Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[4][25]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/FUS_reg[4][26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.118ns (7.147%)  route 1.533ns (92.853%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.533     1.181    core/ctrl/rst_all
    SLICE_X24Y95         FDCE                                         f  core/ctrl/FUS_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X24Y95         FDCE                                         r  core/ctrl/FUS_reg[4][26]/C
                         clock pessimism              0.266     1.115    
    SLICE_X24Y95         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/FUS_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[5][12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.118ns (6.995%)  route 1.569ns (93.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.569     1.216    core/ctrl/rst_all
    SLICE_X27Y94         FDCE                                         f  core/ctrl/IMM_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y94         FDCE                                         r  core/ctrl/IMM_reg[5][12]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y94         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/IMM_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ctrl/IMM_reg[5][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.687ns  (logic 0.118ns (6.995%)  route 1.569ns (93.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.722    -0.471    clk_cpu
    SLICE_X6Y83          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.118    -0.353 f  rst_all_reg/Q
                         net (fo=1602, routed)        1.569     1.216    core/ctrl/rst_all
    SLICE_X27Y94         FDCE                                         f  core/ctrl/IMM_reg[5][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.967    -0.491    BTN_SCAN/CLK_OUT4
    SLICE_X80Y192        LUT3 (Prop_lut3_I2_O)        0.035    -0.456 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.346    -0.111    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.081 r  data_reg[126][7]_i_3/O
                         net (fo=6316, routed)        0.930     0.849    core/ctrl/debug_clk
    SLICE_X27Y94         FDCE                                         r  core/ctrl/IMM_reg[5][22]/C
                         clock pessimism              0.266     1.115    
    SLICE_X27Y94         FDCE (Remov_fdce_C_CLR)     -0.069     1.046    core/ctrl/IMM_reg[5][22]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.171    





