# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../lab_11_test.srcs/sources_1/ip/clk_wiz_0" \
"LED_test_func_synth.v" \
"../../../../../lab_11_test.srcs/sources_1/new/clock_5khz.v" \
"../../../../../lab_11_test.srcs/sources_1/new/LED_test.v" \

# Do not sort compile order
nosort
