<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MainPage1.twx MainPage1.ncd -o MainPage1.twr MainPage1.pcf
-ucf list1.ucf

</twCmdLine><twDesign>MainPage1.ncd</twDesign><twDesignPath>MainPage1.ncd</twDesignPath><twPCF>MainPage1.pcf</twPCF><twPcfPath>MainPage1.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twConstName><twItemCnt>107</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/fr1 (SLICE_X48Y70.SR), 7 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.880</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>5.091</twTotPathDel><twClkSkew dest = "0.010" src = "0.039">0.029</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>2.463</twRouteDel><twTotDel>5.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.093</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>4.875</twTotPathDel><twClkSkew dest = "0.010" src = "0.042">0.032</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_4</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y82.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>2.247</twRouteDel><twTotDel>4.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.126</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/fr1</twDest><twTotPathDel>4.842</twTotPathDel><twClkSkew dest = "0.010" src = "0.042">0.032</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/fr1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp><twBEL>XLXI_6/XLXI_11/fr1_not0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.748</twDelInfo><twComp>XLXI_6/XLXI_11/fr1_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/fr1</twComp><twBEL>XLXI_6/XLXI_11/fr1</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>2.874</twRouteDel><twTotDel>4.842</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.468</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>4.529</twTotPathDel><twClkSkew dest = "0.005" src = "0.008">0.003</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000020</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and000020</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>4.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.046</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>3.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.068</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_1 (SLICE_X35Y80.SR), 8 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.468</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>4.529</twTotPathDel><twClkSkew dest = "0.005" src = "0.008">0.003</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000020</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and000020</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>4.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.046</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>3.954</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.326</twRouteDel><twTotDel>3.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>46.068</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_1</twDest><twTotPathDel>3.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y81.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y81.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp><twBEL>XLXI_6/XLXI_11/tik1_and00008</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and00008</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y83.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp><twBEL>XLXI_6/XLXI_11/tik1_and000021</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>XLXI_6/XLXI_11/tik1_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_1</twBEL></twPathDel><twLogDel>2.628</twLogDel><twRouteDel>1.304</twRouteDel><twTotDel>3.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_0 (SLICE_X35Y80.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.406</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_0</twDest><twTotPathDel>1.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_0</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y80.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y80.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y80.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;0&gt;</twComp><twBEL>XLXI_6/XLXI_11/Mcount_tik1_lut&lt;0&gt;_INV_0</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;0&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>1.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>78.7</twPctLog><twPctRoute>21.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_2 (SLICE_X35Y81.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.456</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_2</twDest><twTotPathDel>1.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_2</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y81.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y81.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.349</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y81.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;2&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;2&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;2&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_2</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>1.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_6/XLXI_11/tik1_6 (SLICE_X35Y83.F2), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.499</twSlack><twSrc BELType="FF">XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType="FF">XLXI_6/XLXI_11/tik1_6</twDest><twTotPathDel>1.499</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_6/XLXI_11/tik1_6</twSrc><twDest BELType='FF'>XLXI_6/XLXI_11/tik1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X35Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y83.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.392</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y83.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>XLXI_6/XLXI_11/tik1&lt;6&gt;</twComp><twBEL>XLXI_6/XLXI_11/tik1&lt;6&gt;_rt</twBEL><twBEL>XLXI_6/XLXI_11/Mcount_tik1_xor&lt;6&gt;</twBEL><twBEL>XLXI_6/XLXI_11/tik1_6</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.392</twRouteDel><twTotDel>1.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">F20MHz_IBUFG</twDestClk><twPctLog>73.8</twPctLog><twPctRoute>26.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmpfx" slack="12.558" period="15.625" constraintValue="15.625" deviceLimit="3.067" freqLimit="326.052" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="XLXI_6/XLXI_12/CLKFX_BUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="30.000" period="50.000" constraintValue="25.000" deviceLimit="10.000" physResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" logResource="XLXI_6/XLXI_12/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="F20MHz_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;</twConstName><twItemCnt>3790</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>452</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.732</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/start (SLICE_X17Y71.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.634</twSlack><twSrc BELType="FF">XLXI_318/fs1_r</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew dest = "0.065" src = "0.084">0.019</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs1_r</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y83.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X24Y83.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_318/fs1_r</twComp><twBEL>XLXI_318/fs1_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y70.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.343</twDelInfo><twComp>XLXI_318/fs1_r</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.021</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>5.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>44.737</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_1</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>5.263</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_1</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;0&gt;</twComp><twBEL>XLXI_318/sch_adr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>XLXI_318/sch_adr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or0000141</twBEL><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.965</twLogDel><twRouteDel>2.298</twRouteDel><twTotDel>5.263</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>45.023</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_8</twSrc><twDest BELType="FF">XLXI_318/start</twDest><twTotPathDel>4.965</twTotPathDel><twClkSkew dest = "0.010" src = "0.022">0.012</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_8</twSrc><twDest BELType='FF'>XLXI_318/start</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp><twBEL>XLXI_318/sch_adr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y70.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>XLXI_318/sch_adr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y70.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_318/start_or000014</twComp><twBEL>XLXI_318/start_or000014_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y70.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>XLXI_318/start_or000014</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y70.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_318/start_or0000</twComp><twBEL>XLXI_318/start_or000043</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y71.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/start_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y71.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/start</twComp><twBEL>XLXI_318/start</twBEL></twPathDel><twLogDel>2.667</twLogDel><twRouteDel>2.298</twRouteDel><twTotDel>4.965</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/w_reg (SLICE_X12Y67.SR), 9 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.815</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_3</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.184</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_3</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>XLXI_318/sch_adr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.946</twLogDel><twRouteDel>2.238</twRouteDel><twTotDel>5.184</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_718</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.934</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_4</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.065</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_4</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y69.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp><twBEL>XLXI_318/sch_adr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>XLXI_318/sch_adr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.949</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>5.065</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_718</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.958</twSlack><twSrc BELType="FF">XLXI_318/sch_adr_2</twSrc><twDest BELType="FF">XLXI_318/w_reg</twDest><twTotPathDel>5.041</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>25.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/sch_adr_2</twSrc><twDest BELType='FF'>XLXI_318/w_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp><twBEL>XLXI_318/sch_adr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y69.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.548</twDelInfo><twComp>XLXI_318/sch_adr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y69.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp><twBEL>XLXI_318/w_reg_cmp_eq0000171</twBEL><twBEL>XLXI_318/w_reg_cmp_eq000017_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>XLXI_318/w_reg_cmp_eq000017</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp><twBEL>XLXI_318/w_reg_cmp_eq000033_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y67.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.983</twDelInfo><twComp>XLXI_318/w_reg_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y67.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_318/w_reg</twComp><twBEL>XLXI_318/w_reg</twBEL></twPathDel><twLogDel>2.949</twLogDel><twRouteDel>2.092</twRouteDel><twTotDel>5.041</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="25.000">XLXN_718</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.094</twSlack><twSrc BELType="FF">XLXI_220/sch_7</twSrc><twDest BELType="RAM">XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twTotPathDel>3.906</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='FF'>XLXI_220/sch_7</twSrc><twDest BELType='RAM'>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X21Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_220/sch&lt;6&gt;</twComp><twBEL>XLXI_220/sch_7</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y4.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">3.067</twDelInfo><twComp>XLXI_220/sch&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X0Y4.CLKA</twSite><twDelType>Tback</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>3.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_1 (SLICE_X25Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.844</twSlack><twSrc BELType="FF">XLXI_318/fs_fr_0</twSrc><twDest BELType="FF">XLXI_318/fs_fr_1</twDest><twTotPathDel>0.844</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/fs_fr_0</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X25Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.355</twDelInfo><twComp>XLXI_318/fs_fr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.355</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_6 (SLICE_X13Y70.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.947</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_6</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "0.005" src = "0.004">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y70.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;6&gt;</twComp><twBEL>XLXI_318/sch_adr_6</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/sch_adr_7 (SLICE_X13Y70.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.947</twSlack><twSrc BELType="FF">XLXI_318/flag_z</twSrc><twDest BELType="FF">XLXI_318/sch_adr_7</twDest><twTotPathDel>0.948</twTotPathDel><twClkSkew dest = "0.005" src = "0.004">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_318/flag_z</twSrc><twDest BELType='FF'>XLXI_318/sch_adr_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twSrcClk><twPathDel><twSite>SLICE_X13Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_318/flag_z</twComp><twBEL>XLXI_318/flag_z</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y70.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.468</twDelInfo><twComp>XLXI_318/flag_z</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y70.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>XLXI_318/sch_adr&lt;6&gt;</twComp><twBEL>XLXI_318/sch_adr_7</twBEL></twPathDel><twLogDel>0.480</twLogDel><twRouteDel>0.468</twRouteDel><twTotDel>0.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">XLXN_718</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;
        TS_F20MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="60" type="MINHIGHPULSE" name="Tbpwh" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA" logResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA" locationPin="RAMB16_X0Y4.CLKA" clockNet="XLXN_718"/><twPinLimit anchorID="61" type="MINLOWPULSE" name="Tbpwl" slack="47.236" period="50.000" constraintValue="25.000" deviceLimit="1.382" physResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB" logResource="XLXI_346/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="XLXN_718"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;</twConstName><twItemCnt>7956</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>642</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.136</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_7 (SLICE_X19Y78.CIN), 18 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.932</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.654</twTotPathDel><twClkSkew dest = "1.930" src = "6.344">4.414</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB16</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>XLXN_517&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>1.325</twRouteDel><twTotDel>5.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>76.6</twPctLog><twPctRoute>23.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.955</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.631</twTotPathDel><twClkSkew dest = "1.930" src = "6.344">4.414</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.535</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>5.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.961</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_7</twDest><twTotPathDel>5.625</twTotPathDel><twClkSkew dest = "1.930" src = "6.344">4.414</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y78.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;6&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;6&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;7&gt;</twBEL><twBEL>XLXI_220/crc_7</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>1.193</twRouteDel><twTotDel>5.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_5 (SLICE_X19Y77.CIN), 12 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.057</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.528</twTotPathDel><twClkSkew dest = "1.929" src = "6.344">4.415</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.432</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>5.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.063</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.522</twTotPathDel><twClkSkew dest = "1.929" src = "6.344">4.415</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB8</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>XLXN_517&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>1.193</twRouteDel><twTotDel>5.522</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>78.4</twPctLog><twPctRoute>21.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.201</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_5</twDest><twTotPathDel>5.384</twTotPathDel><twClkSkew dest = "1.929" src = "6.344">4.415</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;4&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;4&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;5&gt;</twBEL><twBEL>XLXI_220/crc_5</twBEL></twPathDel><twLogDel>4.292</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>5.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>79.7</twPctLog><twPctRoute>20.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_220/crc_3 (SLICE_X19Y76.CIN), 6 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.160</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>5.425</twTotPathDel><twClkSkew dest = "1.929" src = "6.344">4.415</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.096</twDelInfo><twComp>XLXN_517&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;0&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.329</twLogDel><twRouteDel>1.096</twRouteDel><twTotDel>5.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>79.8</twPctLog><twPctRoute>20.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.304</twSlack><twSrc BELType="RAM">XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>5.281</twTotPathDel><twClkSkew dest = "1.929" src = "6.344">4.415</twClkSkew><twDelConst>25.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB16_X0Y9.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twSrcClk><twPathDel><twSite>RAMB16_X0Y9.DOB1</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram</twComp><twBEL>XLXI_345/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>XLXN_517&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>4.189</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>47.098</twSlack><twSrc BELType="FF">XLXI_220/crc_1</twSrc><twDest BELType="FF">XLXI_220/crc_3</twDest><twTotPathDel>2.901</twTotPathDel><twClkSkew dest = "0.002" src = "0.003">0.001</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>XLXI_220/crc_1</twSrc><twDest BELType='FF'>XLXI_220/crc_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X19Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/crc_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y75.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>XLXI_220/crc&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y75.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>XLXI_220/crc&lt;0&gt;</twComp><twBEL>XLXI_220/Maccum_crc_lut&lt;1&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>XLXI_220/Maccum_crc_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y76.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>XLXI_220/crc&lt;2&gt;</twComp><twBEL>XLXI_220/Maccum_crc_cy&lt;2&gt;</twBEL><twBEL>XLXI_220/Maccum_crc_xor&lt;3&gt;</twBEL><twBEL>XLXI_220/crc_3</twBEL></twPathDel><twLogDel>2.254</twLogDel><twRouteDel>0.647</twRouteDel><twTotDel>2.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_1 (SLICE_X25Y51.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">XLXI_222/tick_0</twSrc><twDest BELType="FF">XLXI_222/tick_1</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_0</twSrc><twDest BELType='FF'>XLXI_222/tick_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X25Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>XLXI_222/tick&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/tick_2 (SLICE_X24Y51.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.915</twSlack><twSrc BELType="FF">XLXI_222/tick_1</twSrc><twDest BELType="FF">XLXI_222/tick_2</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/tick_1</twSrc><twDest BELType='FF'>XLXI_222/tick_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X25Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp><twBEL>XLXI_222/tick_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.372</twDelInfo><twComp>XLXI_222/tick&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_222/tick&lt;2&gt;</twComp><twBEL>XLXI_222/tick_2</twBEL></twPathDel><twLogDel>0.543</twLogDel><twRouteDel>0.372</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>59.3</twPctLog><twPctRoute>40.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_222/d_code_6 (SLICE_X19Y43.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.151</twSlack><twSrc BELType="FF">XLXI_222/d_code_6</twSrc><twDest BELType="FF">XLXI_222/d_code_6</twDest><twTotPathDel>1.151</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/d_code_6</twSrc><twDest BELType='FF'>XLXI_222/d_code_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X19Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_222/d_code&lt;7&gt;</twComp><twBEL>XLXI_222/d_code_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>XLXI_222/d_code&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y43.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.448</twDelInfo><twComp>XLXI_222/d_code&lt;7&gt;</twComp><twBEL>XLXI_222/d_code_mux0000&lt;1&gt;1</twBEL><twBEL>XLXI_222/d_code_6</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>1.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;
        TS_F20MHz PHASE 25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/data_len&lt;1&gt;/CLK" logResource="XLXI_222/data_len_1/CK" locationPin="SLICE_X30Y42.CLK" clockNet="XLXN_715"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tch" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/data_len&lt;1&gt;/CLK" logResource="XLXI_222/data_len_1/CK" locationPin="SLICE_X30Y42.CLK" clockNet="XLXN_715"/><twPinLimit anchorID="90" type="MINLOWPULSE" name="Tcl" slack="48.562" period="50.000" constraintValue="25.000" deviceLimit="0.719" physResource="XLXI_222/flag1/CLK" logResource="XLXI_222/flag1/CK" locationPin="SLICE_X20Y36.CLK" clockNet="XLXN_715"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_F20MHz = PERIOD &quot;F20MHz&quot; 50 ns HIGH 50%;" ScopeName="">TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;</twConstName><twItemCnt>16313</twItemCnt><twErrCntSetup>76</twErrCntSetup><twErrCntEndPt>76</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1536</twEndPtCnt><twPathErrCnt>129</twPathErrCnt><twMinPer>20.950</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="2" sType="EndPoint">Paths for end point XLXI_12/r_ms_0 (SLICE_X53Y19.SR), 43 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.065</twSlack><twSrc BELType="FF">XLXI_222/end_prgrm_flag</twSrc><twDest BELType="FF">XLXI_12/r_ms_0</twDest><twTotPathDel>4.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/end_prgrm_flag</twSrc><twDest BELType='FF'>XLXI_12/r_ms_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X52Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp><twBEL>XLXI_222/end_prgrm_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_F</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_0</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>4.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.009</twSlack><twSrc BELType="FF">XLXI_222/end_prgrm_flag</twSrc><twDest BELType="FF">XLXI_12/r_ms_0</twDest><twTotPathDel>4.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/end_prgrm_flag</twSrc><twDest BELType='FF'>XLXI_12/r_ms_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X52Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp><twBEL>XLXI_222/end_prgrm_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_G</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_0</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>1.773</twRouteDel><twTotDel>4.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.336</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_0</twSrc><twDest BELType="FF">XLXI_12/r_ms_0</twDest><twTotPathDel>8.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/front_t1us_0</twSrc><twDest BELType='FF'>XLXI_12/r_ms_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X49Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.339</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp><twBEL>XLXI_12/r_ms_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_F</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_0</twBEL></twPathDel><twLogDel>2.917</twLogDel><twRouteDel>5.372</twRouteDel><twTotDel>8.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43" iCriticalPaths="2" sType="EndPoint">Paths for end point XLXI_12/r_ms_1 (SLICE_X53Y19.SR), 43 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.065</twSlack><twSrc BELType="FF">XLXI_222/end_prgrm_flag</twSrc><twDest BELType="FF">XLXI_12/r_ms_1</twDest><twTotPathDel>4.190</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/end_prgrm_flag</twSrc><twDest BELType='FF'>XLXI_12/r_ms_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X52Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp><twBEL>XLXI_222/end_prgrm_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.G4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_F</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_1</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>1.829</twRouteDel><twTotDel>4.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.009</twSlack><twSrc BELType="FF">XLXI_222/end_prgrm_flag</twSrc><twDest BELType="FF">XLXI_12/r_ms_1</twDest><twTotPathDel>4.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/end_prgrm_flag</twSrc><twDest BELType='FF'>XLXI_12/r_ms_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X52Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp><twBEL>XLXI_222/end_prgrm_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.789</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_G</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_1</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>1.773</twRouteDel><twTotDel>4.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.336</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_0</twSrc><twDest BELType="FF">XLXI_12/r_ms_1</twDest><twTotPathDel>8.289</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/front_t1us_0</twSrc><twDest BELType='FF'>XLXI_12/r_ms_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X49Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.339</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp><twBEL>XLXI_12/r_ms_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y22.G1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y22.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp><twBEL>XLXI_12/r_ms_or0000_F</twBEL><twBEL>XLXI_12/r_ms_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y19.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>XLXI_12/r_ms_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y19.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_ms&lt;0&gt;</twComp><twBEL>XLXI_12/r_ms_1</twBEL></twPathDel><twLogDel>2.917</twLogDel><twRouteDel>5.372</twRouteDel><twTotDel>8.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33" iCriticalPaths="1" sType="EndPoint">Paths for end point XLXI_12/r_us_0 (SLICE_X53Y14.SR), 33 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.982</twSlack><twSrc BELType="FF">XLXI_222/end_prgrm_flag</twSrc><twDest BELType="FF">XLXI_12/r_us_0</twDest><twTotPathDel>4.107</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.125</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_222/end_prgrm_flag</twSrc><twDest BELType='FF'>XLXI_12/r_us_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="75.000">XLXN_715</twSrcClk><twPathDel><twSite>SLICE_X52Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp><twBEL>XLXI_222/end_prgrm_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>XLXI_222/end_prgrm_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y19.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp><twBEL>XLXI_12/r_us_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_us&lt;0&gt;</twComp><twBEL>XLXI_12/r_us_0</twBEL></twPathDel><twLogDel>2.060</twLogDel><twRouteDel>2.047</twRouteDel><twTotDel>4.107</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="78.125">XLXN_697</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.686</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_0</twSrc><twDest BELType="FF">XLXI_12/r_us_0</twDest><twTotPathDel>8.939</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/front_t1us_0</twSrc><twDest BELType='FF'>XLXI_12/r_us_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X49Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp><twBEL>XLXI_12/front_t1us_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y25.F3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.339</twDelInfo><twComp>XLXI_12/front_t1us&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp><twBEL>XLXI_12/r_ms_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y18.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_12/r_ms_or0000250</twComp><twBEL>XLXI_12/r_ms_or0000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_12/r_ms_or0000250</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp><twBEL>XLXI_12/r_us_or000011</twBEL><twBEL>XLXI_12/r_us_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_us&lt;0&gt;</twComp><twBEL>XLXI_12/r_us_0</twBEL></twPathDel><twLogDel>3.577</twLogDel><twRouteDel>5.362</twRouteDel><twTotDel>8.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.885</twSlack><twSrc BELType="FF">XLXI_12/front_t1us_1</twSrc><twDest BELType="FF">XLXI_12/r_us_0</twDest><twTotPathDel>7.740</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.625</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_12/front_t1us_1</twSrc><twDest BELType='FF'>XLXI_12/r_us_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X49Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp><twBEL>XLXI_12/front_t1us_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y25.F1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.137</twDelInfo><twComp>XLXI_12/front_t1us&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y25.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp><twBEL>XLXI_12/r_ms_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y18.F3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>XLXI_12/r_us_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y18.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>XLXI_12/r_ms_or0000250</twComp><twBEL>XLXI_12/r_ms_or0000250</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y19.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>XLXI_12/r_ms_or0000250</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y19.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp><twBEL>XLXI_12/r_us_or000011</twBEL><twBEL>XLXI_12/r_us_or00001_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>XLXI_12/r_us_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y14.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>XLXI_12/r_us&lt;0&gt;</twComp><twBEL>XLXI_12/r_us_0</twBEL></twPathDel><twLogDel>3.580</twLogDel><twRouteDel>4.160</twRouteDel><twTotDel>7.740</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/control (SLICE_X50Y56.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.871</twSlack><twSrc BELType="FF">XLXI_300/tnp_end</twSrc><twDest BELType="FF">XLXI_300/control</twDest><twTotPathDel>0.871</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tnp_end</twSrc><twDest BELType='FF'>XLXI_300/control</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X51Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>XLXI_300/tnp_end</twComp><twBEL>XLXI_300/tnp_end</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>XLXI_300/tnp_end</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y56.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/control</twComp><twBEL>XLXI_300/control</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.871</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/flag1 (SLICE_X53Y57.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.895</twSlack><twSrc BELType="FF">XLXI_300/control</twSrc><twDest BELType="FF">XLXI_300/flag1</twDest><twTotPathDel>0.900</twTotPathDel><twClkSkew dest = "0.019" src = "0.014">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/control</twSrc><twDest BELType='FF'>XLXI_300/flag1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y56.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X50Y56.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>XLXI_300/control</twComp><twBEL>XLXI_300/control</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y57.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.329</twDelInfo><twComp>XLXI_300/control</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X53Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_300/flag1</twComp><twBEL>XLXI_300/flag1</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>0.329</twRouteDel><twTotDel>0.900</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.437">XLXN_697</twDestClk><twPctLog>63.4</twPctLog><twPctRoute>36.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_300/tick1_1 (SLICE_X52Y37.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.910</twSlack><twSrc BELType="FF">XLXI_300/tick1_0</twSrc><twDest BELType="FF">XLXI_300/tick1_1</twDest><twTotPathDel>0.910</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>XLXI_300/tick1_0</twSrc><twDest BELType='FF'>XLXI_300/tick1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X52Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twSrcClk><twPathDel><twSite>SLICE_X52Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y37.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_300/tick1&lt;0&gt;</twComp><twBEL>XLXI_300/tick1_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.910</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.625">XLXN_697</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;
        TS_F20MHz / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X21Y7.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="118" type="MINHIGHPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_0/SR" locationPin="SLICE_X21Y7.SR" clockNet="XLXI_333/a&lt;0&gt;"/><twPinLimit anchorID="119" type="MINLOWPULSE" name="Trpw" slack="12.849" period="15.625" constraintValue="7.812" deviceLimit="1.388" physResource="XLXI_344/clock_counter&lt;0&gt;/SR" logResource="XLXI_344/clock_counter_1/SR" locationPin="SLICE_X21Y7.SR" clockNet="XLXI_333/a&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="OFFSETINDELAY" ><twConstHead uID="5"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>7.266</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X25Y82.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstOffIn anchorID="122" twDataPathType="twDataPathMaxDelay"><twSlack>42.734</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>3.668</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">9.072</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>9.072</twRouteDel><twTotDel>10.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.413</twRouteDel><twTotDel>3.668</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X44Y24.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="123"><twConstOffIn anchorID="124" twDataPathType="twDataPathMaxDelay"><twSlack>46.266</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.002</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.855</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y24.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>1.855</twRouteDel><twTotDel>3.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>199</twFanCnt><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.911</twLogDel><twRouteDel>0.913</twRouteDel><twTotDel>0.002</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_12/r_sync_0 (SLICE_X44Y24.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffIn anchorID="126" twDataPathType="twDataPathMinDelay"><twSlack>2.060</twSlack><twSrc BELType="PAD">T_5MIN_sinhro</twSrc><twDest BELType="FF">XLXI_12/r_sync_0</twDest><twClkDel>0.878</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_12/r_sync&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>T_5MIN_sinhro</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>T_5MIN_sinhro</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P43.PAD</twSrcSite><twPathDel><twSite>P43.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>T_5MIN_sinhro</twComp><twBEL>T_5MIN_sinhro</twBEL><twBEL>XLXI_6/XLXI_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.484</twDelInfo><twComp>XLXN_550</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_12/r_sync&lt;1&gt;</twComp><twBEL>XLXI_12/r_sync_0</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>1.484</twRouteDel><twTotDel>2.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_697</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_12/r_sync_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y24.CLK</twSite><twDelType>net</twDelType><twFanCnt>199</twFanCnt><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>XLXN_697</twComp></twPathDel><twLogDel>-0.256</twLogDel><twRouteDel>1.134</twRouteDel><twTotDel>0.878</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/fs_fr_0 (SLICE_X25Y82.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="127"><twConstOffIn anchorID="128" twDataPathType="twDataPathMinDelay"><twSlack>3.420</twSlack><twSrc BELType="PAD">data_ppi8</twSrc><twDest BELType="FF">XLXI_318/fs_fr_0</twDest><twClkDel>5.276</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/fs_fr&lt;1&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi8</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi8</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P184.PAD</twSrcSite><twPathDel><twSite>P184.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi8</twComp><twBEL>data_ppi8</twBEL><twBEL>XLXI_76</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">7.257</twDelInfo><twComp>XLXN_403</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>XLXI_318/fs_fr&lt;1&gt;</twComp><twBEL>XLXI_318/fs_fr_0</twBEL></twPathDel><twLogDel>1.439</twLogDel><twRouteDel>7.257</twRouteDel><twTotDel>8.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/fs_fr_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.075</twRouteDel><twTotDel>5.276</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="129" twConstType="OFFSETINDELAY" ><twConstHead uID="6"><twConstName UCFConstName="OFFSET = IN 50 ns VALID 50 ns BEFORE &quot;F20MHz&quot; RISING;" ScopeName="">TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>8.734</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_4 (SLICE_X11Y89.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstOffIn anchorID="131" twDataPathType="twDataPathMaxDelay"><twSlack>41.266</twSlack><twSrc BELType="PAD">data_ppi&lt;4&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_4</twDest><twClkDel>3.669</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;4&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;4&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>P199.PAD</twSrcSite><twPathDel><twSite>P199.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;4&gt;</twComp><twBEL>data_ppi&lt;4&gt;</twBEL><twBEL>XLXI_72/I_36_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">10.541</twDelInfo><twComp>XLXN_206&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y89.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_4</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>10.541</twRouteDel><twTotDel>12.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.414</twRouteDel><twTotDel>3.669</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_6 (SLICE_X12Y82.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstOffIn anchorID="133" twDataPathType="twDataPathMaxDelay"><twSlack>41.884</twSlack><twSrc BELType="PAD">data_ppi&lt;6&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_6</twDest><twClkDel>3.664</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;7&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;6&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;6&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>P196.PAD</twSrcSite><twPathDel><twSite>P196.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;6&gt;</twComp><twBEL>data_ppi&lt;6&gt;</twBEL><twBEL>XLXI_72/I_36_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">9.899</twDelInfo><twComp>XLXN_206&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y82.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>XLXI_318/data_reg&lt;7&gt;</twComp><twBEL>XLXI_318/data_reg_6</twBEL></twPathDel><twLogDel>1.881</twLogDel><twRouteDel>9.899</twRouteDel><twTotDel>11.780</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>16.0</twPctLog><twPctRoute>84.0</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y82.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.409</twRouteDel><twTotDel>3.664</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_0 (SLICE_X3Y84.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstOffIn anchorID="135" twDataPathType="twDataPathMaxDelay"><twSlack>41.892</twSlack><twSrc BELType="PAD">data_ppi&lt;0&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_0</twDest><twClkDel>3.691</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;1&gt;</twClkDest><twOff>50.000</twOff><twOffSrc>data_ppi&lt;0&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;0&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>P205.PAD</twSrcSite><twPathDel><twSite>P205.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.548</twDelInfo><twComp>data_ppi&lt;0&gt;</twComp><twBEL>data_ppi&lt;0&gt;</twBEL><twBEL>XLXI_72/I_36_37</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">9.937</twDelInfo><twComp>XLXN_206&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y84.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>XLXI_318/data_reg&lt;1&gt;</twComp><twBEL>XLXI_318/data_reg_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>9.937</twRouteDel><twTotDel>11.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.533</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.399</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.477</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>0.255</twLogDel><twRouteDel>3.436</twRouteDel><twTotDel>3.691</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_3 (SLICE_X2Y84.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstOffIn anchorID="137" twDataPathType="twDataPathMinDelay"><twSlack>1.513</twSlack><twSrc BELType="PAD">data_ppi&lt;3&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_3</twDest><twClkDel>5.304</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;3&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;3&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>P200.PAD</twSrcSite><twPathDel><twSite>P200.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;3&gt;</twComp><twBEL>data_ppi&lt;3&gt;</twBEL><twBEL>XLXI_72/I_36_34</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.379</twDelInfo><twComp>XLXN_206&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_3</twBEL></twPathDel><twLogDel>1.438</twLogDel><twRouteDel>5.379</twRouteDel><twTotDel>6.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.103</twRouteDel><twTotDel>5.304</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_2 (SLICE_X2Y84.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstOffIn anchorID="139" twDataPathType="twDataPathMinDelay"><twSlack>1.535</twSlack><twSrc BELType="PAD">data_ppi&lt;2&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_2</twDest><twClkDel>5.304</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;2&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="15"><twSrc BELType='PAD'>data_ppi&lt;2&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>P202.PAD</twSrcSite><twPathDel><twSite>P202.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;2&gt;</twComp><twBEL>data_ppi&lt;2&gt;</twBEL><twBEL>XLXI_72/I_36_35</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.385</twDelInfo><twComp>XLXN_206&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y84.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.132</twDelInfo><twComp>XLXI_318/data_reg&lt;3&gt;</twComp><twBEL>XLXI_318/data_reg_2</twBEL></twPathDel><twLogDel>1.454</twLogDel><twRouteDel>5.385</twRouteDel><twTotDel>6.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>21.3</twPctLog><twPctRoute>78.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.170</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.103</twRouteDel><twTotDel>5.304</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point XLXI_318/data_reg_5 (SLICE_X11Y89.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffIn anchorID="141" twDataPathType="twDataPathMinDelay"><twSlack>1.536</twSlack><twSrc BELType="PAD">data_ppi&lt;5&gt;</twSrc><twDest BELType="FF">XLXI_318/data_reg_5</twDest><twClkDel>5.278</twClkDel><twClkSrc>F20MHz</twClkSrc><twClkDest>XLXI_318/data_reg&lt;5&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>data_ppi&lt;5&gt;</twOffSrc><twOffDest>F20MHz</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="16"><twSrc BELType='PAD'>data_ppi&lt;5&gt;</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>P197.PAD</twSrcSite><twPathDel><twSite>P197.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.322</twDelInfo><twComp>data_ppi&lt;5&gt;</twComp><twBEL>data_ppi&lt;5&gt;</twBEL><twBEL>XLXI_72/I_36_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">5.412</twDelInfo><twComp>XLXN_206&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y89.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>XLXI_318/data_reg&lt;5&gt;</twComp><twBEL>XLXI_318/data_reg_5</twBEL></twPathDel><twLogDel>1.402</twLogDel><twRouteDel>5.412</twRouteDel><twTotDel>6.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">XLXN_718</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16"><twSrc BELType='PAD'>F20MHz</twSrc><twDest BELType='FF'>XLXI_318/data_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>P180.PAD</twSrcSite><twPathDel><twSite>P180.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>F20MHz</twComp><twBEL>F20MHz</twBEL><twBEL>F20MHz_IBUFG</twBEL></twPathDel><twPathDel><twSite>DCM_X1Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>F20MHz_IBUFG1</twComp></twPathDel><twPathDel><twSite>DCM_X1Y1.CLK0</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.261</twDelInfo><twComp>XLXI_6/XLXI_12/DCM_SP_INST</twComp><twBEL>XLXI_6/XLXI_12/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.353</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_12/CLK0_BUFG_INST</twComp><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_12/CLK0_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>XLXI_6/XLXN_35</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X1Y0.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>XLXI_6/XLXI_19</twComp><twBEL>XLXI_6/XLXI_19.GCLKMUX</twBEL><twBEL>XLXI_6/XLXI_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y89.CLK</twSite><twDelType>net</twDelType><twFanCnt>90</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>XLXN_718</twComp></twPathDel><twLogDel>1.201</twLogDel><twRouteDel>4.077</twRouteDel><twTotDel>5.278</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="142"><twConstRollup name="TS_F20MHz" fullName="TS_F20MHz = PERIOD TIMEGRP &quot;F20MHz&quot; 50 ns HIGH 50%;" type="origin" depth="0" requirement="50.000" prefType="period" actual="20.000" actualRollup="67.040" errors="0" errorRollup="76" items="107" itemsRollup="28059"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK0_BUF" fullName="TS_XLXI_6_XLXI_12_CLK0_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK0_BUF&quot;         TS_F20MHz HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="10.732" actualRollup="N/A" errors="0" errorRollup="0" items="3790" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLK180_BUF" fullName="TS_XLXI_6_XLXI_12_CLK180_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLK180_BUF&quot;         TS_F20MHz PHASE 25 ns HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="20.136" actualRollup="N/A" errors="0" errorRollup="0" items="7956" itemsRollup="0"/><twConstRollup name="TS_XLXI_6_XLXI_12_CLKFX_BUF" fullName="TS_XLXI_6_XLXI_12_CLKFX_BUF = PERIOD TIMEGRP &quot;XLXI_6_XLXI_12_CLKFX_BUF&quot;         TS_F20MHz / 3.2 HIGH 50%;" type="child" depth="1" requirement="15.625" prefType="period" actual="20.950" actualRollup="N/A" errors="76" errorRollup="0" items="16313" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="143">1</twUnmetConstCnt><twDataSheet anchorID="144" twNameLen="15"><twSUH2ClkList anchorID="145" twDestWidth="13" twPhaseWidth="8"><twDest>F20MHz</twDest><twSUH2Clk ><twSrc>T_5MIN_sinhro</twSrc><twSUHTime twInternalClk ="XLXN_697" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.060</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi8</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.420</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.449</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.922</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.535</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.894</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.513</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.594</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.911</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHTime twInternalClk ="XLXN_718" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.078</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.471</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="146" twDestWidth="6"><twDest>F20MHz</twDest><twClk2SU><twSrc>F20MHz</twSrc><twRiseRise>10.551</twRiseRise><twFallRise>5.366</twFallRise><twRiseFall>7.625</twRiseFall><twFallFall>8.470</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="147" twDestWidth="13" twWorstWindow="5.206" twWorstSetup="7.266" twWorstHold="-2.060" twWorstSetupSlack="42.734" twWorstHoldSlack="2.060" ><twConstName>OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>T_5MIN_sinhro</twSrc><twSUHSlackTime twSetupSlack = "46.266" twHoldSlack = "2.060" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.060</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi8</twSrc><twSUHSlackTime twSetupSlack = "42.734" twHoldSlack = "3.420" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">7.266</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-3.420</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="148" twDestWidth="11" twWorstWindow="7.221" twWorstSetup="8.734" twWorstHold="-1.513" twWorstSetupSlack="41.266" twWorstHoldSlack="1.513" ><twConstName>TIMEGRP &quot;ppi&quot; OFFSET = IN 50 ns VALID 50 ns BEFORE COMP &quot;F20MHz&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>data_ppi&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.892" twHoldSlack = "4.084" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.108</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.084</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "43.936" twHoldSlack = "2.449" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.064</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.449</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "45.078" twHoldSlack = "1.535" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.922</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.535</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "45.106" twHoldSlack = "1.513" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.894</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.513</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.266" twHoldSlack = "4.594" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.734</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.594</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "45.089" twHoldSlack = "1.536" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.911</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.536</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "41.884" twHoldSlack = "4.101" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">8.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-4.101</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>data_ppi&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "43.922" twHoldSlack = "2.471" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">6.078</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.471</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="149"><twErrCnt>76</twErrCnt><twScore>34487</twScore><twSetupScore>34487</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>28176</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3569</twConnCnt></twConstCov><twStats anchorID="150"><twMinPer>20.950</twMinPer><twFootnote number="1" /><twMaxFreq>47.733</twMaxFreq><twMinInBeforeClk>8.734</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Nov 08 17:18:56 2013 </twTimestamp></twFoot><twClientInfo anchorID="151"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 186 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
