TimeQuest Timing Analyzer report for sisa
Fri May 12 11:05:52 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter_div_clk[2]'
 12. Slow Model Setup: 'vga_controller:vga|clk_25mhz'
 13. Slow Model Setup: 'CLOCK_50'
 14. Slow Model Setup: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 15. Slow Model Hold: 'counter_div_clk[2]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 18. Slow Model Hold: 'vga_controller:vga|clk_25mhz'
 19. Slow Model Recovery: 'counter_div_clk[2]'
 20. Slow Model Recovery: 'vga_controller:vga|clk_25mhz'
 21. Slow Model Recovery: 'CLOCK_50'
 22. Slow Model Removal: 'counter_div_clk[2]'
 23. Slow Model Removal: 'CLOCK_50'
 24. Slow Model Removal: 'vga_controller:vga|clk_25mhz'
 25. Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 26. Slow Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow Model Minimum Pulse Width: 'SW[9]'
 28. Slow Model Minimum Pulse Width: 'counter_div_clk[2]'
 29. Slow Model Minimum Pulse Width: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Fast Model Setup Summary
 39. Fast Model Hold Summary
 40. Fast Model Recovery Summary
 41. Fast Model Removal Summary
 42. Fast Model Minimum Pulse Width Summary
 43. Fast Model Setup: 'counter_div_clk[2]'
 44. Fast Model Setup: 'vga_controller:vga|clk_25mhz'
 45. Fast Model Setup: 'CLOCK_50'
 46. Fast Model Setup: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 47. Fast Model Hold: 'counter_div_clk[2]'
 48. Fast Model Hold: 'CLOCK_50'
 49. Fast Model Hold: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 50. Fast Model Hold: 'vga_controller:vga|clk_25mhz'
 51. Fast Model Recovery: 'counter_div_clk[2]'
 52. Fast Model Recovery: 'vga_controller:vga|clk_25mhz'
 53. Fast Model Recovery: 'CLOCK_50'
 54. Fast Model Removal: 'counter_div_clk[2]'
 55. Fast Model Removal: 'CLOCK_50'
 56. Fast Model Removal: 'vga_controller:vga|clk_25mhz'
 57. Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'
 58. Fast Model Minimum Pulse Width: 'CLOCK_50'
 59. Fast Model Minimum Pulse Width: 'SW[9]'
 60. Fast Model Minimum Pulse Width: 'counter_div_clk[2]'
 61. Fast Model Minimum Pulse Width: 'controlador_IO:io|interruptores:sw0|current_interrupt'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Multicorner Timing Analysis Summary
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Setup Transfers
 76. Hold Transfers
 77. Recovery Transfers
 78. Removal Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sisa                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; Clock Name                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                   ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+
; CLOCK_50                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                              ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { controlador_IO:io|interruptores:sw0|current_interrupt } ;
; counter_div_clk[2]                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter_div_clk[2] }                                    ;
; SW[9]                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[9] }                                                 ;
; vga_controller:vga|clk_25mhz                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vga_controller:vga|clk_25mhz }                          ;
+-------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------+


+--------------------------------------------------------------------+
; Slow Model Fmax Summary                                            ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 13.94 MHz  ; 13.94 MHz       ; counter_div_clk[2]           ;      ;
; 148.52 MHz ; 148.52 MHz      ; CLOCK_50                     ;      ;
; 178.09 MHz ; 178.09 MHz      ; vga_controller:vga|clk_25mhz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; counter_div_clk[2]                                    ; -70.718 ; -12310.524    ;
; vga_controller:vga|clk_25mhz                          ; -69.346 ; -14997.341    ;
; CLOCK_50                                              ; -66.505 ; -6229.343     ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; -0.097  ; -0.097        ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                        ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; counter_div_clk[2]                                    ; -3.000 ; -30.232       ;
; CLOCK_50                                              ; -2.690 ; -5.372        ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; -0.197 ; -0.197        ;
; vga_controller:vga|clk_25mhz                          ; 0.445  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.758 ; -1.023        ;
; vga_controller:vga|clk_25mhz ; -0.140 ; -2.794        ;
; CLOCK_50                     ; 0.291  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Slow Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.357 ; -8.131        ;
; CLOCK_50                     ; -0.039 ; -0.039        ;
; vga_controller:vga|clk_25mhz ; 0.391  ; 0.000         ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz                          ; -2.064 ; -1807.736     ;
; CLOCK_50                                              ; -1.631 ; -1064.771     ;
; SW[9]                                                 ; -1.631 ; -1.631        ;
; counter_div_clk[2]                                    ; -0.611 ; -465.582      ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.500  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter_div_clk[2]'                                                                                                                                             ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -70.718 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.985     ;
; -70.713 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.980     ;
; -70.676 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.943     ;
; -70.671 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.938     ;
; -70.476 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.743     ;
; -70.471 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.738     ;
; -70.461 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.966      ; 72.465     ;
; -70.456 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.966      ; 72.460     ;
; -70.332 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 71.361     ;
; -70.329 ; proc:pro0|unidad_control:c0|ir[12]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.596     ;
; -70.327 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 71.356     ;
; -70.326 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.016     ; 71.348     ;
; -70.324 ; proc:pro0|unidad_control:c0|ir[12]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.229      ; 72.591     ;
; -70.321 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.016     ; 71.343     ;
; -70.266 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 71.295     ;
; -70.261 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 71.290     ;
; -70.116 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.374     ;
; -70.115 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.373     ;
; -70.074 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.332     ;
; -70.073 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.331     ;
; -70.060 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 72.337     ;
; -70.045 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.321     ;
; -70.045 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.321     ;
; -70.044 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.320     ;
; -70.044 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.320     ;
; -70.020 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 71.053     ;
; -70.018 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 72.295     ;
; -70.015 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 71.048     ;
; -70.014 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 71.050     ;
; -70.009 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 71.045     ;
; -70.003 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.279     ;
; -70.003 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.279     ;
; -70.002 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.278     ;
; -70.002 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.278     ;
; -69.994 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.277     ;
; -69.994 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.277     ;
; -69.955 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~113 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 72.227     ;
; -69.955 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.244      ; 72.237     ;
; -69.954 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~65  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 72.226     ;
; -69.952 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.235     ;
; -69.952 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.235     ;
; -69.913 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~113 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 72.185     ;
; -69.913 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.244      ; 72.195     ;
; -69.912 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~65  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 72.184     ;
; -69.874 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.132     ;
; -69.873 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.131     ;
; -69.859 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.957      ; 71.854     ;
; -69.858 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.957      ; 71.853     ;
; -69.854 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.219      ; 72.111     ;
; -69.852 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.110     ;
; -69.850 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.219      ; 72.107     ;
; -69.845 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.128     ;
; -69.844 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.009      ; 70.891     ;
; -69.841 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.124     ;
; -69.839 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.009      ; 70.886     ;
; -69.827 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.103     ;
; -69.818 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 72.095     ;
; -69.812 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~98  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.219      ; 72.069     ;
; -69.810 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~130 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 72.068     ;
; -69.808 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~114 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.219      ; 72.065     ;
; -69.803 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.976      ; 71.817     ;
; -69.803 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.079     ;
; -69.803 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.079     ;
; -69.803 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.086     ;
; -69.802 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.078     ;
; -69.802 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.078     ;
; -69.799 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.082     ;
; -69.793 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 70.818     ;
; -69.791 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.067     ;
; -69.789 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.065     ;
; -69.788 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.975      ; 71.801     ;
; -69.788 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.975      ; 71.801     ;
; -69.788 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.013     ; 70.813     ;
; -69.787 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.975      ; 71.800     ;
; -69.787 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.975      ; 71.800     ;
; -69.785 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.061     ;
; -69.783 ; proc:pro0|unidad_control:c0|ir[13]        ; proc:pro0|datapath:e0|regfile:reg0|br~140 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 72.060     ;
; -69.752 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.035     ;
; -69.752 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.245      ; 72.035     ;
; -69.749 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.025     ;
; -69.747 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.238      ; 72.023     ;
; -69.741 ; proc:pro0|unidad_control:c0|ir[14]        ; proc:pro0|datapath:e0|regfile:reg0|br~140 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 72.018     ;
; -69.737 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.982      ; 71.757     ;
; -69.737 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.982      ; 71.757     ;
; -69.730 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.750     ;
; -69.729 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.018     ; 70.749     ;
; -69.727 ; proc:pro0|unidad_control:c0|ir[12]        ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 71.985     ;
; -69.726 ; proc:pro0|unidad_control:c0|ir[12]        ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.220      ; 71.984     ;
; -69.724 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.025     ; 70.737     ;
; -69.723 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.025     ; 70.736     ;
; -69.713 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~113 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 71.985     ;
; -69.713 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.244      ; 71.995     ;
; -69.712 ; proc:pro0|unidad_control:c0|ir[15]        ; proc:pro0|datapath:e0|regfile:reg0|br~65  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.234      ; 71.984     ;
; -69.698 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~113 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.971      ; 71.707     ;
; -69.698 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.981      ; 71.717     ;
; -69.697 ; proc:pro0|unidad_control:c0|ir[0]         ; proc:pro0|datapath:e0|regfile:reg0|br~65  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.971      ; 71.706     ;
; -69.693 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 70.726     ;
; -69.688 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 70.721     ;
; -69.674 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 70.713     ;
; -69.671 ; proc:pro0|unidad_control:c0|ir[12]        ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 1.239      ; 71.948     ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                     ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                           ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -69.346 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.561      ; 70.867     ;
; -69.318 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.577      ; 70.855     ;
; -69.318 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.566      ; 70.844     ;
; -69.317 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.582      ; 70.859     ;
; -69.314 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.859     ;
; -69.304 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.572      ; 70.836     ;
; -69.304 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.561      ; 70.825     ;
; -69.300 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.568      ; 70.828     ;
; -69.276 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.577      ; 70.813     ;
; -69.276 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.566      ; 70.802     ;
; -69.275 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.582      ; 70.817     ;
; -69.272 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.817     ;
; -69.262 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.572      ; 70.794     ;
; -69.258 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.568      ; 70.786     ;
; -69.104 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.561      ; 70.625     ;
; -69.089 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.298      ; 70.347     ;
; -69.076 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.577      ; 70.613     ;
; -69.076 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.566      ; 70.602     ;
; -69.075 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.582      ; 70.617     ;
; -69.072 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.617     ;
; -69.062 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.572      ; 70.594     ;
; -69.061 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.314      ; 70.335     ;
; -69.061 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.303      ; 70.324     ;
; -69.060 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.319      ; 70.339     ;
; -69.058 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.568      ; 70.586     ;
; -69.057 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.322      ; 70.339     ;
; -69.047 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.309      ; 70.316     ;
; -69.043 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.305      ; 70.308     ;
; -68.974 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.569      ; 70.503     ;
; -68.970 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.555      ; 70.485     ;
; -68.962 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.565      ; 70.487     ;
; -68.960 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.677     ; 69.243     ;
; -68.958 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.574      ; 70.492     ;
; -68.957 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.561      ; 70.478     ;
; -68.954 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.684     ; 69.230     ;
; -68.951 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.573      ; 70.484     ;
; -68.935 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.570      ; 70.465     ;
; -68.932 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.661     ; 69.231     ;
; -68.932 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.672     ; 69.220     ;
; -68.932 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.569      ; 70.461     ;
; -68.931 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.656     ; 69.235     ;
; -68.929 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.562      ; 70.451     ;
; -68.929 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.577      ; 70.466     ;
; -68.929 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.566      ; 70.455     ;
; -68.928 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.582      ; 70.470     ;
; -68.928 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.653     ; 69.235     ;
; -68.928 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.555      ; 70.443     ;
; -68.926 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.668     ; 69.218     ;
; -68.926 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.679     ; 69.207     ;
; -68.925 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.663     ; 69.222     ;
; -68.925 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.470     ;
; -68.922 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.660     ; 69.222     ;
; -68.920 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.565      ; 70.445     ;
; -68.918 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.666     ; 69.212     ;
; -68.916 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.574      ; 70.450     ;
; -68.915 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.572      ; 70.447     ;
; -68.914 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.670     ; 69.204     ;
; -68.912 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.673     ; 69.199     ;
; -68.911 ; proc:pro0|unidad_control:c0|ir[12]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.568      ; 70.439     ;
; -68.909 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.573      ; 70.442     ;
; -68.908 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.677     ; 69.191     ;
; -68.894 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.677     ; 69.177     ;
; -68.893 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.570      ; 70.423     ;
; -68.887 ; proc:pro0|unidad_control:c0|ir[14]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.562      ; 70.409     ;
; -68.866 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.661     ; 69.165     ;
; -68.866 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.672     ; 69.154     ;
; -68.865 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.656     ; 69.169     ;
; -68.862 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.653     ; 69.169     ;
; -68.852 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.666     ; 69.146     ;
; -68.848 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.670     ; 69.138     ;
; -68.732 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.569      ; 70.261     ;
; -68.728 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.555      ; 70.243     ;
; -68.720 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.565      ; 70.245     ;
; -68.717 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.306      ; 69.983     ;
; -68.716 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.574      ; 70.250     ;
; -68.713 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.292      ; 69.965     ;
; -68.709 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.573      ; 70.242     ;
; -68.705 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.302      ; 69.967     ;
; -68.701 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.311      ; 69.972     ;
; -68.694 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.310      ; 69.964     ;
; -68.693 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.570      ; 70.223     ;
; -68.687 ; proc:pro0|unidad_control:c0|ir[15]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.562      ; 70.209     ;
; -68.678 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.307      ; 69.945     ;
; -68.672 ; proc:pro0|unidad_control:c0|ir[0]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.299      ; 69.931     ;
; -68.648 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.673     ; 68.935     ;
; -68.642 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.670     ; 68.932     ;
; -68.633 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.582      ; 70.175     ;
; -68.633 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg6 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.178     ;
; -68.621 ; proc:pro0|unidad_control:c0|ir[13]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_address_reg4 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; 0.585      ; 70.166     ;
; -68.620 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.657     ; 68.923     ;
; -68.620 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.668     ; 68.912     ;
; -68.619 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.652     ; 68.927     ;
; -68.616 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.649     ; 68.927     ;
; -68.614 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.654     ; 68.920     ;
; -68.614 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.665     ; 68.909     ;
; -68.613 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.649     ; 68.924     ;
; -68.610 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.646     ; 68.924     ;
; -68.606 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.662     ; 68.904     ;
; -68.602 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.666     ; 68.896     ;
; -68.600 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg       ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.659     ; 68.901     ;
+---------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -66.505 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.923      ; 68.466     ;
; -66.463 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.923      ; 68.424     ;
; -66.263 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.923      ; 68.224     ;
; -66.248 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.660      ; 67.946     ;
; -66.119 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 66.842     ;
; -66.116 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.923      ; 68.077     ;
; -66.113 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 66.829     ;
; -66.053 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 66.776     ;
; -65.807 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 66.534     ;
; -65.801 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.308     ; 66.531     ;
; -65.631 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 66.372     ;
; -65.580 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.319     ; 66.299     ;
; -65.480 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 66.207     ;
; -65.413 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 66.140     ;
; -65.408 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.313     ; 66.133     ;
; -65.323 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.888      ; 67.249     ;
; -65.288 ; proc:pro0|datapath:e0|regfile:reg0|br~135           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.318     ; 66.008     ;
; -65.284 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 66.007     ;
; -65.216 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.306     ; 65.948     ;
; -65.201 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 65.942     ;
; -65.192 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 65.919     ;
; -65.183 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.314     ; 65.907     ;
; -65.172 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.615      ; 66.825     ;
; -65.162 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 65.903     ;
; -65.113 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 65.854     ;
; -65.092 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.296     ; 65.834     ;
; -65.092 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 65.815     ;
; -64.940 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 65.656     ;
; -64.883 ; proc:pro0|datapath:e0|regfile:reg0|br~58            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.319     ; 65.602     ;
; -64.716 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.323     ; 65.431     ;
; -64.631 ; proc:pro0|datapath:e0|regfile:reg0|br~103           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.296     ; 65.373     ;
; -64.630 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.313     ; 65.355     ;
; -64.588 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.313     ; 65.313     ;
; -64.586 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.310     ; 65.314     ;
; -64.537 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 65.264     ;
; -64.457 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.323     ; 65.172     ;
; -64.449 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.305     ; 65.182     ;
; -64.427 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 65.150     ;
; -64.420 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 65.136     ;
; -64.411 ; proc:pro0|datapath:e0|regfile:reg0|br~128           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 65.152     ;
; -64.394 ; proc:pro0|datapath:e0|regfile:reg0|br~26            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 65.117     ;
; -64.361 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 65.088     ;
; -64.219 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.323     ; 64.934     ;
; -64.201 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 64.917     ;
; -64.192 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.915     ;
; -64.153 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.876     ;
; -64.143 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.866     ;
; -64.108 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.830     ;
; -64.077 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.800     ;
; -64.076 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.799     ;
; -64.007 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.729     ;
; -64.004 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.727     ;
; -64.002 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.319     ; 64.721     ;
; -63.951 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.310     ; 64.679     ;
; -63.949 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.672     ;
; -63.899 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.306     ; 64.631     ;
; -63.883 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 64.606     ;
; -63.798 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 64.525     ;
; -63.792 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.514     ;
; -63.786 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 64.513     ;
; -63.736 ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 64.463     ;
; -63.731 ; proc:pro0|datapath:e0|regfile:reg0|br~134           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.453     ;
; -63.677 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.318     ; 64.397     ;
; -63.656 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 64.372     ;
; -63.639 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 64.355     ;
; -63.630 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 64.346     ;
; -63.624 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.306     ; 64.356     ;
; -63.623 ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.345     ;
; -63.621 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.343     ;
; -63.619 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.341     ;
; -63.617 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 64.333     ;
; -63.606 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.296     ; 64.348     ;
; -63.579 ; proc:pro0|datapath:e0|regfile:reg0|br~132           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.306     ; 64.311     ;
; -63.561 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.319     ; 64.280     ;
; -63.466 ; proc:pro0|datapath:e0|regfile:reg0|br~133           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 64.188     ;
; -63.456 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.323     ; 64.171     ;
; -63.449 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.305     ; 64.182     ;
; -63.360 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 64.101     ;
; -63.350 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.305     ; 64.083     ;
; -63.344 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.321     ; 64.061     ;
; -63.337 ; proc:pro0|datapath:e0|regfile:reg0|br~74            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 64.064     ;
; -63.334 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 64.075     ;
; -63.313 ; proc:pro0|datapath:e0|regfile:reg0|br~93            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.296     ; 64.055     ;
; -63.271 ; proc:pro0|datapath:e0|regfile:reg0|br~57            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.312     ; 63.997     ;
; -63.263 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.297     ; 64.004     ;
; -63.238 ; proc:pro0|datapath:e0|regfile:reg0|br~127           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.296     ; 63.980     ;
; -63.215 ; proc:pro0|datapath:e0|regfile:reg0|br~105           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.318     ; 63.935     ;
; -63.212 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 63.934     ;
; -63.165 ; proc:pro0|datapath:e0|regfile:reg0|br~59            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 63.881     ;
; -63.150 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.305     ; 63.883     ;
; -63.127 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 63.843     ;
; -63.126 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 63.849     ;
; -63.125 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.315     ; 63.848     ;
; -63.091 ; proc:pro0|unidad_control:c0|ir[4]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.643      ; 64.772     ;
; -63.089 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.322     ; 63.805     ;
; -63.088 ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.313     ; 63.813     ;
; -63.036 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.319     ; 63.755     ;
; -63.016 ; proc:pro0|datapath:e0|regfile:reg0|br~139           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 63.738     ;
; -63.012 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.316     ; 63.734     ;
; -62.972 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.311     ; 63.699     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                          ; Launch Clock       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.097 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 1.000        ; 1.518      ; 1.408      ;
; -0.010 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 1.000        ; 1.518      ; 1.321      ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                          ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+
; -3.000 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.168      ; 0.731      ;
; -2.500 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.168      ; 0.731      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.848 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.167      ; 1.882      ;
; -1.772 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.169      ; 1.960      ;
; -1.736 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.162      ; 1.989      ;
; -1.724 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.155      ; 1.994      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.348 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.167      ; 1.882      ;
; -1.272 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.169      ; 1.960      ;
; -1.236 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.162      ; 1.989      ;
; -1.224 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.155      ; 1.994      ;
; -0.912 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                             ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.162      ; 2.813      ;
; -0.751 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.950      ; 1.485      ;
; -0.493 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.950      ; 1.743      ;
; -0.491 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.950      ; 1.745      ;
; -0.468 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.950      ; 1.768      ;
; -0.429 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.588      ; 1.445      ;
; -0.412 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                             ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.162      ; 2.813      ;
; -0.380 ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.667      ; 1.573      ;
; -0.379 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.588      ; 1.495      ;
; -0.250 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|state[1]~_emulated                                                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.347      ; 1.383      ;
; -0.250 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|state[0]~_emulated                                                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.347      ; 1.383      ;
; -0.250 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|state[2]~_emulated                                                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.347      ; 1.383      ;
; -0.250 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|state[3]~_emulated                                                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.347      ; 1.383      ;
; -0.065 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.950      ; 2.171      ;
; -0.046 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.676      ; 1.916      ;
; 0.034  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.588      ; 1.908      ;
; 0.041  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.676      ; 2.003      ;
; 0.147  ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt                                              ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 0.158      ; 0.591      ;
; 0.181  ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                               ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 3.155      ; 3.899      ;
; 0.218  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.327      ; 1.831      ;
; 0.218  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.327      ; 1.831      ;
; 0.257  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.959      ; 2.502      ;
; 0.272  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.959      ; 2.517      ;
; 0.337  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.667      ; 2.290      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; proc:pro0|unidad_control:c0|new_pc[0]                                                                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.466  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.334      ; 2.086      ;
; 0.477  ; controlador_IO:io|interruptores:sw0|state[0]~1                                                                ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ; SW[9]                                                 ; counter_div_clk[2] ; -0.500       ; 0.330      ; 0.593      ;
; 0.577  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                           ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.340      ; 2.203      ;
; 0.603  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.959      ; 2.848      ;
; 0.614  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.900      ;
; 0.624  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|timer_5usec_count[7]                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.910      ;
; 0.636  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.959      ; 2.881      ;
; 0.645  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.647  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.933      ;
; 0.651  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.959      ; 2.896      ;
; 0.651  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.655  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.941      ;
; 0.663  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.667      ; 2.616      ;
; 0.681  ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                               ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 3.155      ; 3.899      ;
; 0.723  ; controlador_IO:io|interruptores:sw0|state[6]~25                                                               ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ; SW[9]                                                 ; counter_div_clk[2] ; -0.500       ; 0.295      ; 0.804      ;
; 0.812  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                          ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.597      ; 2.695      ;
; 0.848  ; controlador_IO:io|pulsadores:key0|state[1]~5                                                                  ; controlador_IO:io|pulsadores:key0|state[1]~_emulated                                                          ; SW[9]                                                 ; counter_div_clk[2] ; -0.500       ; 0.334      ; 0.968      ;
; 0.850  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.136      ;
; 0.859  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.145      ;
; 0.866  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.152      ;
; 0.875  ; controlador_IO:io|interruptores:sw0|state[5]~21                                                               ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ; SW[9]                                                 ; counter_div_clk[2] ; -0.500       ; 0.298      ; 0.959      ;
; 0.878  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.164      ;
; 0.881  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 1.167      ;
; 0.897  ; controlador_IO:io|interruptores:sw0|state[4]~17                                                               ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ; SW[9]                                                 ; counter_div_clk[2] ; -0.500       ; 0.295      ; 0.978      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
; 0.919  ; controlador_IO:io|keyboard_controller:keyboard|state                                                          ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.658      ; 2.863      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                     ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -2.690 ; vga_controller:vga|clk_25mhz                                ; vga_controller:vga|clk_25mhz                ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 2.858      ; 0.731      ;
; -2.682 ; counter_div_clk[2]                                          ; counter_div_clk[2]                          ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 2.850      ; 0.731      ;
; -2.190 ; vga_controller:vga|clk_25mhz                                ; vga_controller:vga|clk_25mhz                ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 2.858      ; 0.731      ;
; -2.182 ; counter_div_clk[2]                                          ; counter_div_clk[2]                          ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 2.850      ; 0.731      ;
; 0.445  ; counter_div_clk[0]                                          ; counter_div_clk[0]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; counter_div_clk[1]                                          ; counter_div_clk[1]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|contador_milisegundos[0]                  ; controlador_IO:io|contador_milisegundos[0]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|br_io[16][0]                              ; controlador_IO:io|br_io[16][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; controlador_IO:io|bit_clear_char                            ; controlador_IO:io|bit_clear_char            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.624  ; counter_div_clk[0]                                          ; counter_div_clk[2]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625  ; controlador_IO:io|contador_ciclos[15]                       ; controlador_IO:io|contador_ciclos[15]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.628  ; counter_div_clk[0]                                          ; counter_div_clk[1]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; controlador_IO:io|contador_milisegundos[15]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; controlador_IO:io|contador_ciclos[10]                       ; controlador_IO:io|br_io[20][10]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.635  ; controlador_IO:io|contador_ciclos[3]                        ; controlador_IO:io|br_io[20][3]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.640  ; controlador_IO:io|contador_ciclos[11]                       ; controlador_IO:io|br_io[20][11]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.907  ; controlador_IO:io|br_io[49][5]                              ; controlador_IO:io|rd_io[5]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.193      ;
; 0.913  ; controlador_IO:io|br_io[49][7]                              ; controlador_IO:io|rd_io[7]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.199      ;
; 0.923  ; controlador_IO:io|br_io[49][2]                              ; controlador_IO:io|rd_io[2]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.209      ;
; 0.931  ; controlador_IO:io|keyboard_controller:keyboard|read_char[7] ; controlador_IO:io|br_io[15][7]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.318     ; 0.899      ;
; 0.938  ; controlador_IO:io|contador_ciclos[9]                        ; controlador_IO:io|contador_ciclos[9]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.224      ;
; 0.939  ; controlador_IO:io|keyboard_controller:keyboard|read_char[5] ; controlador_IO:io|br_io[15][5]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.318     ; 0.907      ;
; 0.942  ; controlador_IO:io|keyboard_controller:keyboard|read_char[4] ; controlador_IO:io|br_io[15][4]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.318     ; 0.910      ;
; 0.943  ; controlador_IO:io|keyboard_controller:keyboard|read_char[1] ; controlador_IO:io|br_io[15][1]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.318     ; 0.911      ;
; 0.945  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.231      ;
; 0.946  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.232      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[7]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.947  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.233      ;
; 0.962  ; counter_div_clk[1]                                          ; counter_div_clk[2]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.248      ;
; 0.968  ; controlador_IO:io|contador_ciclos[4]                        ; controlador_IO:io|contador_ciclos[4]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.254      ;
; 0.972  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|contador_ciclos[14]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.976  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; controlador_IO:io|contador_milisegundos[14]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.263      ;
; 0.979  ; controlador_IO:io|contador_ciclos[12]                       ; controlador_IO:io|br_io[20][12]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.265      ;
; 0.987  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.273      ;
; 0.996  ; controlador_IO:io|contador_milisegundos[5]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.282      ;
; 1.005  ; controlador_IO:io|contador_ciclos[0]                        ; controlador_IO:io|br_io[20][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.291      ;
; 1.009  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|contador_ciclos[8]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.295      ;
; 1.010  ; controlador_IO:io|contador_ciclos[6]                        ; controlador_IO:io|contador_ciclos[6]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.018  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.304      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[12]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.019  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.305      ;
; 1.029  ; controlador_IO:io|contador_ciclos[1]                        ; controlador_IO:io|br_io[20][1]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.315      ;
; 1.035  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|br_io[21][2]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.322      ;
; 1.072  ; controlador_IO:io|br_io[50][1]                              ; controlador_IO:io|rd_io[1]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.358      ;
; 1.218  ; controlador_IO:io|contador_ciclos[9]                        ; controlador_IO:io|br_io[20][9]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.505      ;
; 1.275  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|br_io[20][8]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.562      ;
; 1.279  ; controlador_IO:io|keyboard_controller:keyboard|read_char[2] ; controlador_IO:io|br_io[15][2]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.318     ; 1.247      ;
; 1.306  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|br_io[21][3]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.593      ;
; 1.310  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|br_io[21][4]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.597      ;
; 1.313  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|br_io[21][1]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.600      ;
; 1.315  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|br_io[21][9]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.602      ;
; 1.319  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|br_io[21][6]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.606      ;
; 1.335  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|br_io[21][11]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.005      ; 1.626      ;
; 1.344  ; controlador_IO:io|contador_ciclos[13]                       ; controlador_IO:io|br_io[20][13]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.642      ;
; 1.349  ; controlador_IO:io|contador_milisegundos[7]                  ; controlador_IO:io|br_io[21][7]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.636      ;
; 1.356  ; controlador_IO:io|contador_milisegundos[0]                  ; controlador_IO:io|br_io[21][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.651      ;
; 1.358  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|br_io[20][14]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.021      ; 1.665      ;
; 1.404  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|contador_ciclos[15]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.407  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.694      ;
; 1.409  ; controlador_IO:io|contador_milisegundos[14]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.695      ;
; 1.409  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.695      ;
; 1.439  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|contador_ciclos[9]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.725      ;
; 1.448  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.449  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; controlador_IO:io|contador_milisegundos[12]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.449  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.454  ; controlador_IO:io|br_io[49][13]                             ; controlador_IO:io|rd_io[13]                 ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.734      ;
; 1.458  ; controlador_IO:io|contador_milisegundos[5]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.744      ;
; 1.480  ; controlador_IO:io|contador_ciclos[4]                        ; controlador_IO:io|contador_ciclos[6]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.766      ;
; 1.487  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.774      ;
; 1.488  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.774      ;
; 1.489  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.775      ;
; 1.489  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.775      ;
; 1.489  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.775      ;
; 1.501  ; controlador_IO:io|contador_ciclos[6]                        ; controlador_IO:io|br_io[20][6]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.009      ; 1.796      ;
; 1.510  ; controlador_IO:io|contador_milisegundos[7]                  ; controlador_IO:io|contador_milisegundos[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.796      ;
; 1.528  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.814      ;
; 1.529  ; controlador_IO:io|contador_milisegundos[12]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.815      ;
; 1.529  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.815      ;
; 1.529  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.815      ;
; 1.538  ; controlador_IO:io|contador_milisegundos[5]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.824      ;
; 1.547  ; controlador_IO:io|contador_ciclos[5]                        ; controlador_IO:io|br_io[20][5]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.839      ;
; 1.561  ; controlador_IO:io|br_io[48][5]                              ; controlador_IO:io|rd_io[5]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.848      ;
; 1.562  ; controlador_IO:io|contador_ciclos[7]                        ; controlador_IO:io|br_io[20][7]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.862      ;
; 1.567  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.854      ;
; 1.568  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.854      ;
; 1.569  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.569  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.855      ;
; 1.590  ; controlador_IO:io|contador_milisegundos[7]                  ; controlador_IO:io|contador_milisegundos[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.876      ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                          ; Launch Clock       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.197 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.000        ; 1.518      ; 1.321      ;
; -0.110 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.000        ; 1.518      ; 1.408      ;
+--------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.731      ;
; 0.986 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.272      ;
; 0.989 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.275      ;
; 0.990 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.276      ;
; 1.035 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.321      ;
; 1.054 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.340      ;
; 1.057 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.343      ;
; 1.159 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.445      ;
; 1.160 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.446      ;
; 1.211 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.497      ;
; 1.395 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 1.680      ;
; 1.422 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.708      ;
; 1.427 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.018     ; 1.695      ;
; 1.427 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.713      ;
; 1.428 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.018     ; 1.696      ;
; 1.468 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.754      ;
; 1.487 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.773      ;
; 1.487 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.773      ;
; 1.498 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.784      ;
; 1.507 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.793      ;
; 1.522 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.808      ;
; 1.538 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.824      ;
; 1.539 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.825      ;
; 1.567 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.853      ;
; 1.578 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.864      ;
; 1.602 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.888      ;
; 1.628 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 1.915      ;
; 1.628 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.914      ;
; 1.629 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 1.916      ;
; 1.634 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.920      ;
; 1.661 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.947      ;
; 1.708 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 1.994      ;
; 1.741 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.027      ;
; 1.741 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.027      ;
; 1.762 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.048      ;
; 1.792 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.061      ;
; 1.813 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.109      ; 2.172      ;
; 1.821 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.107      ;
; 1.827 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.181      ;
; 1.834 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.188      ;
; 1.840 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.119      ; 2.209      ;
; 1.842 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.128      ;
; 1.864 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.150      ;
; 1.871 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.225      ;
; 1.897 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.018     ; 2.165      ;
; 1.901 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.187      ;
; 1.913 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.104      ; 2.267      ;
; 1.958 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.244      ;
; 1.959 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.245      ;
; 1.972 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.325      ;
; 1.981 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.267      ;
; 1.981 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.267      ;
; 1.982 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.108      ; 2.340      ;
; 1.986 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.273      ;
; 1.987 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.274      ;
; 1.987 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.340      ;
; 1.988 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.257      ;
; 1.996 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.349      ;
; 2.028 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.381      ;
; 2.050 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.403      ;
; 2.057 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.343      ;
; 2.061 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.347      ;
; 2.093 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.018     ; 2.361      ;
; 2.097 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.383      ;
; 2.098 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.384      ;
; 2.104 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.390      ;
; 2.105 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.391      ;
; 2.108 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.103      ; 2.461      ;
; 2.109 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.395      ;
; 2.150 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.419      ;
; 2.157 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.426      ;
; 2.159 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.428      ;
; 2.160 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.017     ; 2.429      ;
; 2.160 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.444      ;
; 2.161 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 2.445      ;
; 2.176 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.121      ; 2.547      ;
; 2.182 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.124      ; 2.556      ;
; 2.187 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.473      ;
; 2.195 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.109      ; 2.554      ;
; 2.203 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.126      ; 2.579      ;
; 2.206 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.097      ; 2.553      ;
; 2.211 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.107      ; 2.568      ;
; 2.214 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.127      ; 2.591      ;
; 2.215 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.111      ; 2.576      ;
; 2.219 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.111      ; 2.580      ;
; 2.222 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 2.508      ;
; 2.223 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.097      ; 2.570      ;
; 2.227 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.131      ; 2.608      ;
; 2.229 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.114      ; 2.593      ;
; 2.232 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.116      ; 2.598      ;
; 2.235 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.522      ;
; 2.236 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 2.523      ;
; 2.238 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.114      ; 2.602      ;
; 2.240 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.116      ; 2.606      ;
; 2.246 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.112      ; 2.608      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter_div_clk[2]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.758 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.828      ; 3.124      ;
; -0.265 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 2.290      ; 3.093      ;
; -0.258 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.828      ; 3.124      ;
; 0.198  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.168      ; 3.508      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.210  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.167      ; 3.495      ;
; 0.235  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 2.290      ; 3.093      ;
; 0.589  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.175      ; 3.124      ;
; 0.589  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.175      ; 3.124      ;
; 0.589  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.175      ; 3.124      ;
; 0.589  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.175      ; 3.124      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.169      ; 3.098      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.170      ; 3.099      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.170      ; 3.099      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.174      ; 3.103      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.170      ; 3.099      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.169      ; 3.098      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.162      ; 3.091      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.156      ; 3.085      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.172      ; 3.101      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.174      ; 3.103      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.174      ; 3.103      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.169      ; 3.098      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.162      ; 3.091      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.165      ; 3.094      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.156      ; 3.085      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.172      ; 3.101      ;
; 0.609  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.169      ; 3.098      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.155      ; 3.084      ;
; 0.609  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 3.162      ; 3.091      ;
; 0.698  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.168      ; 3.508      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 0.710  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.167      ; 3.495      ;
; 1.089  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.175      ; 3.124      ;
; 1.089  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.175      ; 3.124      ;
; 1.089  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.175      ; 3.124      ;
; 1.089  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.175      ; 3.124      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.169      ; 3.098      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.170      ; 3.099      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.170      ; 3.099      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.174      ; 3.103      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.170      ; 3.099      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.169      ; 3.098      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.162      ; 3.091      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.156      ; 3.085      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.172      ; 3.101      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.174      ; 3.103      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.174      ; 3.103      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.169      ; 3.098      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.162      ; 3.091      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.165      ; 3.094      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.156      ; 3.085      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.172      ; 3.101      ;
; 1.109  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.169      ; 3.098      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.155      ; 3.084      ;
; 1.109  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 3.162      ; 3.091      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.429      ; 3.107      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.140 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.412      ; 3.090      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.430      ; 3.107      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.430      ; 3.107      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.414      ; 3.091      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.414      ; 3.091      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.414      ; 3.091      ;
; -0.139 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 2.414      ; 3.091      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.429      ; 3.107      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.360  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.412      ; 3.090      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.430      ; 3.107      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.430      ; 3.107      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.414      ; 3.091      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.414      ; 3.091      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.414      ; 3.091      ;
; 0.361  ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 2.414      ; 3.091      ;
+--------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                        ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.500        ; 2.858      ; 3.105      ;
; 0.791 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 1.000        ; 2.858      ; 3.105      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter_div_clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.169      ; 3.098      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.170      ; 3.099      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.170      ; 3.099      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.174      ; 3.103      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.170      ; 3.099      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.169      ; 3.098      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.162      ; 3.091      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.156      ; 3.085      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.172      ; 3.101      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.174      ; 3.103      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.174      ; 3.103      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.169      ; 3.098      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.162      ; 3.091      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.165      ; 3.094      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.156      ; 3.085      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.172      ; 3.101      ;
; -0.357 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.169      ; 3.098      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.155      ; 3.084      ;
; -0.357 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.162      ; 3.091      ;
; -0.337 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.175      ; 3.124      ;
; -0.337 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.175      ; 3.124      ;
; -0.337 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.175      ; 3.124      ;
; -0.337 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.175      ; 3.124      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.042  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.167      ; 3.495      ;
; 0.054  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 3.168      ; 3.508      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.169      ; 3.098      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.170      ; 3.099      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.170      ; 3.099      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.174      ; 3.103      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.170      ; 3.099      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.169      ; 3.098      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.162      ; 3.091      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.156      ; 3.085      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.172      ; 3.101      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.174      ; 3.103      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.174      ; 3.103      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.169      ; 3.098      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.162      ; 3.091      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.165      ; 3.094      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.156      ; 3.085      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.172      ; 3.101      ;
; 0.143  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.169      ; 3.098      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.155      ; 3.084      ;
; 0.143  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.162      ; 3.091      ;
; 0.163  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.175      ; 3.124      ;
; 0.163  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.175      ; 3.124      ;
; 0.163  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.175      ; 3.124      ;
; 0.163  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.175      ; 3.124      ;
; 0.517  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 2.290      ; 3.093      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.542  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.167      ; 3.495      ;
; 0.554  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 3.168      ; 3.508      ;
; 1.010  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.828      ; 3.124      ;
; 1.017  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 2.290      ; 3.093      ;
; 1.510  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.828      ; 3.124      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                          ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.039 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.000        ; 2.858      ; 3.105      ;
; 0.461  ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; -0.500       ; 2.858      ; 3.105      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.430      ; 3.107      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.430      ; 3.107      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.414      ; 3.091      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.414      ; 3.091      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.414      ; 3.091      ;
; 0.391 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.414      ; 3.091      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.429      ; 3.107      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.392 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 2.412      ; 3.090      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.430      ; 3.107      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.430      ; 3.107      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.414      ; 3.091      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.414      ; 3.091      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.414      ; 3.091      ;
; 0.891 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.414      ; 3.091      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.429      ; 3.107      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
; 0.892 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 2.412      ; 3.090      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|sw0|current_interrupt|regout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|sw0|current_interrupt|regout                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; 6.400  ; 6.400  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 6.354  ; 6.354  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 6.400  ; 6.400  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 6.287  ; 6.287  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.942  ; 5.942  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 2.745  ; 2.745  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 1.326  ; 1.326  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.649  ; 1.649  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.509  ; 1.509  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.687  ; 1.687  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 2.745  ; 2.745  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.763  ; 1.763  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.538  ; 1.538  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 1.695  ; 1.695  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.832  ; 0.832  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 7.847  ; 7.847  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 7.518  ; 7.518  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 7.721  ; 7.721  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 7.658  ; 7.658  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 7.847  ; 7.847  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 4.506  ; 4.506  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 4.320  ; 4.320  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.938 ; 10.938 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 7.375  ; 7.375  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.017  ; 8.017  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 7.463  ; 7.463  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 7.941  ; 7.941  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 7.302  ; 7.302  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 7.801  ; 7.801  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.566  ; 7.566  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.644  ; 9.644  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 8.905  ; 8.905  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 8.179  ; 8.179  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.641  ; 8.641  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.072  ; 9.072  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.575  ; 9.575  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.938 ; 10.938 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.300  ; 9.300  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.712 ; 10.712 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.115  ; 4.115  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 2.514  ; 2.514  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 2.743  ; 2.743  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 2.515  ; 2.515  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 2.953  ; 2.953  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 4.115  ; 4.115  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 2.977  ; 2.977  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 2.643  ; 2.643  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 2.886  ; 2.886  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 1.596  ; 1.596  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 2.961  ; 2.961  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; -5.133 ; -5.133 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -5.347 ; -5.347 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -5.353 ; -5.353 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -5.292 ; -5.292 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -5.133 ; -5.133 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; -0.024 ; -0.024 ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; -0.308 ; -0.308 ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; -0.590 ; -0.590 ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; -0.498 ; -0.498 ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; -0.885 ; -0.885 ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; -1.743 ; -1.743 ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; -0.747 ; -0.747 ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; -0.484 ; -0.484 ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; -0.679 ; -0.679 ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; -0.024 ; -0.024 ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -4.429 ; -4.429 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -4.582 ; -4.582 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -4.485 ; -4.485 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -4.564 ; -4.564 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -4.429 ; -4.429 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -4.258 ; -4.258 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -4.072 ; -4.072 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -5.263 ; -5.263 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -5.708 ; -5.708 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -6.716 ; -6.716 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -6.020 ; -6.020 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -6.772 ; -6.772 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -6.167 ; -6.167 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -6.151 ; -6.151 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -5.411 ; -5.411 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -5.263 ; -5.263 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -5.709 ; -5.709 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -5.594 ; -5.594 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -6.005 ; -6.005 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -6.084 ; -6.084 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -7.003 ; -7.003 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -6.279 ; -6.279 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -5.748 ; -5.748 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -6.142 ; -6.142 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.380  ; 0.380  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 0.209  ; 0.209  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.131  ; 0.131  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.233  ; 0.233  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; -0.187 ; -0.187 ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; -0.067 ; -0.067 ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; -0.160 ; -0.160 ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.212  ; 0.212  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.380  ; 0.380  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; -0.050 ; -0.050 ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -1.518 ; -1.518 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 10.683 ; 10.683 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.632 ; 10.632 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.683 ; 10.683 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 10.577 ; 10.577 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 10.495 ; 10.495 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.915  ; 9.915  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.907  ; 9.907  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.440 ; 11.440 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 10.043 ; 10.043 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.023 ; 11.023 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.194 ; 11.194 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.690 ; 10.690 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 10.723 ; 10.723 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 11.440 ; 11.440 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.525 ; 11.525 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.175 ; 11.175 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 11.813 ; 11.813 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 11.148 ; 11.148 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.380 ; 11.380 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.790 ; 11.790 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.006 ; 11.006 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 10.763 ; 10.763 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.006 ; 11.006 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.936 ; 10.936 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 10.261 ; 10.261 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 10.831 ; 10.831 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 10.673 ; 10.673 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.448 ; 10.448 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.844  ; 8.844  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.462  ; 8.462  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.715  ; 8.715  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.565  ; 8.565  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 10.528 ; 10.528 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.927  ; 8.927  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.194  ; 9.194  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.452  ; 9.452  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.086  ; 9.086  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 8.889  ; 8.889  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 10.528 ; 10.528 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 10.093 ; 10.093 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 10.089 ; 10.089 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.929  ; 9.929  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.691  ; 9.691  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.096  ; 9.096  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 10.819 ; 10.819 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.870 ; 75.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 75.659 ; 75.659 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 75.870 ; 75.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.630 ; 75.630 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.582 ; 75.582 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 75.581 ; 75.581 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 75.468 ; 75.468 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 75.568 ; 75.568 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 75.653 ; 75.653 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.720 ; 74.720 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 74.666 ; 74.666 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.164 ; 74.164 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 74.526 ; 74.526 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 73.190 ; 73.190 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 74.492 ; 74.492 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 74.595 ; 74.595 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 18.144 ; 18.144 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 14.045 ; 14.045 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 13.951 ; 13.951 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.003 ; 15.003 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 13.841 ; 13.841 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.805 ; 14.805 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 13.085 ; 13.085 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 13.300 ; 13.300 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.346 ; 13.346 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 16.006 ; 16.006 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 18.144 ; 18.144 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.342 ; 16.342 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 16.638 ; 16.638 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.420 ; 16.420 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 15.775 ; 15.775 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 15.615 ; 15.615 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 15.471 ; 15.471 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 75.541 ; 75.541 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 75.253 ; 75.253 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 76.916 ; 76.916 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 30.926 ; 30.926 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 30.289 ; 30.289 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 30.926 ; 30.926 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 30.243 ; 30.243 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 30.908 ; 30.908 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 31.228 ; 31.228 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 30.848 ; 30.848 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.228 ; 31.228 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.152 ; 31.152 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 30.663 ; 30.663 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 11.299 ; 11.299 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 31.308 ; 31.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 30.844 ; 30.844 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 31.050 ; 31.050 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 30.592 ; 30.592 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 31.308 ; 31.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 10.791 ; 10.791 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 8.081  ; 8.081  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 9.410  ; 9.410  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 9.464  ; 9.464  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 9.100  ; 9.100  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 9.033  ; 9.033  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.088  ; 9.088  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 8.081  ; 8.081  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.109  ; 9.109  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 9.168  ; 9.168  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 9.465  ; 9.465  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 9.252  ; 9.252  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 9.422  ; 9.422  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 9.168  ; 9.168  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 9.282  ; 9.282  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 9.288  ; 9.288  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 9.663  ; 9.663  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 8.130  ; 8.130  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 8.130  ; 8.130  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 9.689  ; 9.689  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 9.742  ; 9.742  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 10.265 ; 10.265 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 10.488 ; 10.488 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 10.710 ; 10.710 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 8.879  ; 8.879  ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 9.319  ; 9.319  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 9.615  ; 9.615  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 9.893  ; 9.893  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.575 ; 10.575 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 9.683  ; 9.683  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 9.668  ; 9.668  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 9.510  ; 9.510  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 9.319  ; 9.319  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.844  ; 8.844  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.462  ; 8.462  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.715  ; 8.715  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.565  ; 8.565  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 8.889  ; 8.889  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.927  ; 8.927  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.194  ; 9.194  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.452  ; 9.452  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.086  ; 9.086  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 8.889  ; 8.889  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 10.528 ; 10.528 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 10.093 ; 10.093 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 10.089 ; 10.089 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.929  ; 9.929  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.691  ; 9.691  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.096  ; 9.096  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 9.685  ; 9.685  ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 9.076  ; 9.076  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 10.875 ; 10.875 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 10.503 ; 10.503 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 9.649  ; 9.649  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 11.262 ; 11.262 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 12.149 ; 12.149 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 11.605 ; 11.605 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 11.255 ; 11.255 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 10.548 ; 10.548 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 9.713  ; 9.713  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 10.917 ; 10.917 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 9.076  ; 9.076  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 9.423  ; 9.423  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 11.662 ; 11.662 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 11.024 ; 11.024 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 10.166 ; 10.166 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 9.258  ; 9.258  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 10.529 ; 10.529 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 11.603 ; 11.603 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 12.416 ; 12.416 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 10.424 ; 10.424 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 12.157 ; 12.157 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 9.687  ; 9.687  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 10.215 ; 10.215 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 10.432 ; 10.432 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 10.547 ; 10.547 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 9.258  ; 9.258  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 11.182 ; 11.182 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 11.568 ; 11.568 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 11.170 ; 11.170 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 9.771  ; 9.771  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 10.523 ; 10.523 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 10.883 ; 10.883 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 9.594  ; 9.594  ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 9.352  ; 9.352  ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 12.487 ; 12.487 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 9.479  ; 9.479  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 9.525  ; 9.525  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 10.410 ; 10.410 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 9.479  ; 9.479  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 10.392 ; 10.392 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 10.041 ; 10.041 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 10.041 ; 10.041 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 10.658 ; 10.658 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 10.345 ; 10.345 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 10.093 ; 10.093 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 9.989  ; 9.989  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 9.825  ; 9.825  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 10.077 ; 10.077 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 10.287 ; 10.287 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 9.825  ; 9.825  ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 10.545 ; 10.545 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 9.050  ; 9.050  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.381  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.660  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.670  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.655  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.665  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.381  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.381  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.947  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.957  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.425  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.425  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.570  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.415  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.456  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.580  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.580  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.566  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 74.993 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 75.272 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 75.282 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 75.267 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 75.277 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 74.993 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 74.993 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 75.559 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 75.569 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 75.034 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 75.034 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 75.179 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 75.024 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 75.065 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 75.189 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 75.189 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 75.175 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.381 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.660 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.670 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.655 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.665 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.381 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.381 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.947 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.957 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.425 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.425 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.570 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.415 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.456 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.580 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.580 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.566 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 9.012 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 9.291 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 9.301 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 9.286 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 9.296 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.012 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.012 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.578 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.588 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.063 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.063 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 9.208 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.053 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.094 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 9.218 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.218 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 9.204 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.660     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.670     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.655     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.665     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.947     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.957     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.425     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.425     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.570     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.415     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.456     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.580     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.580     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.566     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 74.993    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 75.272    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 75.282    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 75.267    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 75.277    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 74.993    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 74.993    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 75.559    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 75.569    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 75.034    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 75.034    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 75.179    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 75.024    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 75.065    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 75.189    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 75.189    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 75.175    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 9.660     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 9.670     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 9.655     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 9.665     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 9.381     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 9.947     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 9.957     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 9.425     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 9.425     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 9.570     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 9.415     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 9.456     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 9.580     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 9.580     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 9.566     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 9.012     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 9.291     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 9.301     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 9.286     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 9.296     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 9.012     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 9.012     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 9.578     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.588     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 9.063     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 9.063     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 9.208     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.053     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.094     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 9.218     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.218     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 9.204     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; counter_div_clk[2]                                    ; -25.547 ; -4339.564     ;
; vga_controller:vga|clk_25mhz                          ; -25.159 ; -5305.179     ;
; CLOCK_50                                              ; -23.929 ; -1685.181     ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.469   ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                        ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; counter_div_clk[2]                                    ; -1.738 ; -26.252       ;
; CLOCK_50                                              ; -1.720 ; -3.433        ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.069  ; 0.000         ;
; vga_controller:vga|clk_25mhz                          ; 0.215  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Recovery Summary                           ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.578 ; -0.928        ;
; vga_controller:vga|clk_25mhz ; 0.111  ; 0.000         ;
; CLOCK_50                     ; 0.408  ; 0.000         ;
+------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast Model Removal Summary                            ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; counter_div_clk[2]           ; -0.053 ; -1.179        ;
; CLOCK_50                     ; -0.028 ; -0.028        ;
; vga_controller:vga|clk_25mhz ; 0.268  ; 0.000         ;
+------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                         ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; vga_controller:vga|clk_25mhz                          ; -1.627 ; -1425.728     ;
; CLOCK_50                                              ; -1.380 ; -871.380      ;
; SW[9]                                                 ; -1.380 ; -1.380        ;
; counter_div_clk[2]                                    ; -0.500 ; -381.000      ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.500  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter_div_clk[2]'                                                                                                                                             ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                   ; Launch Clock       ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+
; -25.547 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.941     ; 25.638     ;
; -25.536 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.554     ;
; -25.533 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.551     ;
; -25.532 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.629     ;
; -25.524 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.621     ;
; -25.521 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.545     ;
; -25.518 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.542     ;
; -25.513 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.537     ;
; -25.510 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.008     ; 26.534     ;
; -25.482 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.941     ; 25.573     ;
; -25.467 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.564     ;
; -25.459 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.556     ;
; -25.414 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.941     ; 25.505     ;
; -25.399 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.496     ;
; -25.391 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.935     ; 25.488     ;
; -25.379 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.929     ; 25.482     ;
; -25.373 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.938     ; 25.467     ;
; -25.368 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 26.398     ;
; -25.365 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.002     ; 26.395     ;
; -25.364 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.931     ; 25.465     ;
; -25.362 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 26.383     ;
; -25.359 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.011     ; 26.380     ;
; -25.353 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 26.381     ;
; -25.350 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 26.378     ;
; -25.314 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.020     ; 26.326     ;
; -25.314 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.929     ; 25.417     ;
; -25.312 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.020     ; 26.324     ;
; -25.308 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.938     ; 25.402     ;
; -25.305 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[0]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.850     ; 25.487     ;
; -25.299 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.931     ; 25.400     ;
; -25.299 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.317     ;
; -25.298 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[4]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.836     ; 25.494     ;
; -25.297 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.315     ;
; -25.291 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~144 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.309     ;
; -25.290 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[0]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.844     ; 25.478     ;
; -25.289 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~128 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.014     ; 26.307     ;
; -25.286 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.318     ;
; -25.285 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.921     ; 25.396     ;
; -25.283 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[4]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.830     ; 25.485     ;
; -25.282 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.314     ;
; -25.282 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[0]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.844     ; 25.470     ;
; -25.279 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 26.305     ;
; -25.275 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[4]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.830     ; 25.477     ;
; -25.274 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.312     ;
; -25.273 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.300     ;
; -25.271 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.309     ;
; -25.271 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.309     ;
; -25.267 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|unidad_control:c0|ir[2]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.819     ; 25.480     ;
; -25.267 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.305     ;
; -25.264 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.296     ;
; -25.263 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.290     ;
; -25.263 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.290     ;
; -25.263 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~92  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.301     ;
; -25.261 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 26.287     ;
; -25.260 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 26.286     ;
; -25.260 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.931     ; 25.361     ;
; -25.259 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.286     ;
; -25.259 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~124 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.297     ;
; -25.258 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.291     ;
; -25.257 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.284     ;
; -25.256 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~28  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.288     ;
; -25.253 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~140 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.005     ; 26.280     ;
; -25.252 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|unidad_control:c0|ir[2]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.813     ; 25.471     ;
; -25.250 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~81  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.283     ;
; -25.249 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 26.277     ;
; -25.248 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.281     ;
; -25.248 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.281     ;
; -25.246 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.004     ; 26.274     ;
; -25.246 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.929     ; 25.349     ;
; -25.246 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.278     ;
; -25.245 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.277     ;
; -25.244 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|unidad_control:c0|ir[2]         ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.813     ; 25.463     ;
; -25.244 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.277     ;
; -25.242 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.275     ;
; -25.241 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.933     ; 25.340     ;
; -25.240 ; proc:pro0|unidad_control:c0|ir[6]         ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.938     ; 25.334     ;
; -25.240 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~48  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.273     ;
; -25.240 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~80  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.273     ;
; -25.238 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.270     ;
; -25.238 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~32  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.270     ;
; -25.238 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~140 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.271     ;
; -25.237 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.269     ;
; -25.237 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~96  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.000      ; 26.269     ;
; -25.236 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~76  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.269     ;
; -25.234 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~44  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.267     ;
; -25.231 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; proc:pro0|unidad_control:c0|ir[13]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.931     ; 25.332     ;
; -25.230 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 26.256     ;
; -25.230 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~140 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.001      ; 26.263     ;
; -25.227 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; proc:pro0|datapath:e0|regfile:reg0|br~33  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.006     ; 26.253     ;
; -25.223 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.261     ;
; -25.222 ; proc:pro0|unidad_control:c0|ir[9]         ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.260     ;
; -25.220 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; proc:pro0|unidad_control:c0|ir[12]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.921     ; 25.331     ;
; -25.215 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~129 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.253     ;
; -25.214 ; proc:pro0|unidad_control:c0|ir[10]        ; proc:pro0|datapath:e0|regfile:reg0|br~97  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; 0.006      ; 26.252     ;
; -25.212 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~65  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 26.235     ;
; -25.212 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~113 ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.009     ; 26.235     ;
; -25.212 ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.937     ; 25.307     ;
; -25.206 ; proc:pro0|unidad_control:c0|ir[7]         ; proc:pro0|datapath:e0|regfile:reg0|br~64  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.001     ; 26.237     ;
; -25.201 ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; proc:pro0|datapath:e0|regfile:reg0|br~49  ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.010     ; 26.223     ;
; -25.200 ; proc:pro0|datapath:e0|regfile:reg0|br~36  ; proc:pro0|unidad_control:c0|ir[14]        ; counter_div_clk[2] ; counter_div_clk[2] ; 1.000        ; -0.931     ; 25.301     ;
+---------+-------------------------------------------+-------------------------------------------+--------------------+--------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                      ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                                                                                            ; Launch Clock       ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+
; -25.159 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.267     ; 25.891     ;
; -25.144 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.261     ; 25.882     ;
; -25.140 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.263     ; 25.876     ;
; -25.136 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.261     ; 25.874     ;
; -25.134 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.249     ; 25.884     ;
; -25.134 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.245     ; 25.888     ;
; -25.128 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.252     ; 25.875     ;
; -25.128 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.870     ;
; -25.125 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.867     ;
; -25.124 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.260     ; 25.863     ;
; -25.119 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.243     ; 25.875     ;
; -25.119 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.239     ; 25.879     ;
; -25.117 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.859     ;
; -25.113 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.246     ; 25.866     ;
; -25.113 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.861     ;
; -25.111 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.243     ; 25.867     ;
; -25.111 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.239     ; 25.871     ;
; -25.109 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.254     ; 25.854     ;
; -25.105 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.246     ; 25.858     ;
; -25.105 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.853     ;
; -25.101 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.254     ; 25.846     ;
; -25.000 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.258     ; 25.741     ;
; -24.996 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.271     ; 25.724     ;
; -24.995 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.264     ; 25.730     ;
; -24.991 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.255     ; 25.735     ;
; -24.987 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.729     ;
; -24.985 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.256     ; 25.728     ;
; -24.985 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.264     ; 25.720     ;
; -24.985 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.252     ; 25.732     ;
; -24.981 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.265     ; 25.715     ;
; -24.980 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.258     ; 25.721     ;
; -24.977 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.252     ; 25.724     ;
; -24.976 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.718     ;
; -24.973 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.265     ; 25.707     ;
; -24.972 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.720     ;
; -24.972 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.258     ; 25.713     ;
; -24.972 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.720     ;
; -24.970 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.266     ; 25.703     ;
; -24.970 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.250     ; 25.719     ;
; -24.966 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.708     ;
; -24.966 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.260     ; 25.705     ;
; -24.966 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.237     ; 25.728     ;
; -24.966 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.233     ; 25.732     ;
; -24.964 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.712     ;
; -24.962 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.250     ; 25.711     ;
; -24.960 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.246     ; 25.713     ;
; -24.960 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.242     ; 25.717     ;
; -24.960 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.240     ; 25.719     ;
; -24.960 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.245     ; 25.714     ;
; -24.957 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.253     ; 25.703     ;
; -24.956 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.248     ; 25.707     ;
; -24.955 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.260     ; 25.694     ;
; -24.954 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.249     ; 25.704     ;
; -24.954 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.254     ; 25.699     ;
; -24.951 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.239     ; 25.711     ;
; -24.951 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.235     ; 25.715     ;
; -24.951 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.699     ;
; -24.950 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.692     ;
; -24.947 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.260     ; 25.686     ;
; -24.945 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.242     ; 25.702     ;
; -24.945 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.247     ; 25.697     ;
; -24.943 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.251     ; 25.691     ;
; -24.941 ; proc:pro0|datapath:e0|regfile:reg0|br~51  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.250     ; 25.690     ;
; -24.897 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.247     ; 25.649     ;
; -24.878 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.243     ; 25.634     ;
; -24.872 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.229     ; 25.642     ;
; -24.872 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.225     ; 25.646     ;
; -24.872 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.614     ;
; -24.866 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.232     ; 25.633     ;
; -24.866 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.237     ; 25.628     ;
; -24.862 ; proc:pro0|datapath:e0|regfile:reg0|br~119 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.240     ; 25.621     ;
; -24.853 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.253     ; 25.599     ;
; -24.853 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.259     ; 25.593     ;
; -24.851 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.267     ; 25.583     ;
; -24.847 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.239     ; 25.607     ;
; -24.847 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.235     ; 25.611     ;
; -24.841 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.242     ; 25.598     ;
; -24.841 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.247     ; 25.593     ;
; -24.840 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.263     ; 25.576     ;
; -24.837 ; proc:pro0|datapath:e0|regfile:reg0|br~42  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.250     ; 25.586     ;
; -24.836 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.261     ; 25.574     ;
; -24.835 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.260     ; 25.574     ;
; -24.834 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.262     ; 25.571     ;
; -24.834 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.255     ; 25.578     ;
; -24.833 ; proc:pro0|unidad_control:c0|ir[7]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.259     ; 25.573     ;
; -24.832 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.246     ; 25.585     ;
; -24.828 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.241     ; 25.586     ;
; -24.828 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.237     ; 25.590     ;
; -24.828 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.259     ; 25.568     ;
; -24.828 ; proc:pro0|unidad_control:c0|ir[10]        ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.261     ; 25.566     ;
; -24.827 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.252     ; 25.574     ;
; -24.826 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.255     ; 25.570     ;
; -24.825 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.257     ; 25.567     ;
; -24.824 ; proc:pro0|datapath:e0|regfile:reg0|br~135 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.263     ; 25.560     ;
; -24.822 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.268     ; 25.553     ;
; -24.822 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.244     ; 25.577     ;
; -24.822 ; proc:pro0|datapath:e0|regfile:reg0|br~24  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.249     ; 25.572     ;
; -24.821 ; proc:pro0|unidad_control:c0|ir[6]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.261     ; 25.559     ;
; -24.820 ; proc:pro0|unidad_control:c0|ir[9]         ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a7~porta_address_reg11 ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.254     ; 25.565     ;
; -24.819 ; proc:pro0|datapath:e0|regfile:reg0|br~118 ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~porta_we_reg        ; counter_div_clk[2] ; vga_controller:vga|clk_25mhz ; 1.000        ; -0.245     ; 25.573     ;
+---------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                           ; To Node                                          ; Launch Clock       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+
; -23.929 ; proc:pro0|unidad_control:c0|ir[7]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 24.933     ;
; -23.914 ; proc:pro0|unidad_control:c0|ir[9]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.924     ;
; -23.906 ; proc:pro0|unidad_control:c0|ir[10]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.916     ;
; -23.761 ; proc:pro0|datapath:e0|regfile:reg0|br~118           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.016     ; 24.777     ;
; -23.755 ; proc:pro0|unidad_control:c0|ir[6]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.025     ; 24.762     ;
; -23.746 ; proc:pro0|datapath:e0|regfile:reg0|br~51            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 24.760     ;
; -23.667 ; proc:pro0|datapath:e0|regfile:reg0|br~119           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.008     ; 24.691     ;
; -23.642 ; proc:pro0|datapath:e0|regfile:reg0|br~42            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 24.656     ;
; -23.623 ; proc:pro0|datapath:e0|regfile:reg0|br~24            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.020     ; 24.635     ;
; -23.594 ; proc:pro0|datapath:e0|regfile:reg0|br~135           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.024     ; 24.602     ;
; -23.582 ; proc:pro0|datapath:e0|regfile:reg0|br~36            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 24.596     ;
; -23.556 ; proc:pro0|datapath:e0|regfile:reg0|br~37            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 24.575     ;
; -23.550 ; proc:pro0|unidad_control:c0|ir[8]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 24.575     ;
; -23.548 ; proc:pro0|unidad_control:c0|ir[13]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.913      ; 25.493     ;
; -23.548 ; proc:pro0|datapath:e0|regfile:reg0|br~35            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.558     ;
; -23.534 ; proc:pro0|unidad_control:c0|ir[14]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.913      ; 25.479     ;
; -23.514 ; proc:pro0|datapath:e0|regfile:reg0|br~117           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.021     ; 24.525     ;
; -23.503 ; proc:pro0|datapath:e0|regfile:reg0|br~131           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.008     ; 24.527     ;
; -23.498 ; proc:pro0|unidad_control:c0|ir[11]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 24.523     ;
; -23.486 ; proc:pro0|datapath:e0|regfile:reg0|br~39            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 24.500     ;
; -23.468 ; proc:pro0|datapath:e0|regfile:reg0|br~87            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 24.493     ;
; -23.460 ; proc:pro0|datapath:e0|regfile:reg0|br~58            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.025     ; 24.467     ;
; -23.458 ; proc:pro0|unidad_control:c0|ir[15]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.913      ; 25.403     ;
; -23.456 ; proc:pro0|datapath:e0|regfile:reg0|br~38            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.465     ;
; -23.438 ; proc:pro0|datapath:e0|regfile:reg0|br~120           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 24.442     ;
; -23.428 ; proc:pro0|unidad_control:c0|ir[0]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.822      ; 25.282     ;
; -23.411 ; proc:pro0|unidad_control:c0|ir[12]                  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.913      ; 25.356     ;
; -23.388 ; proc:pro0|datapath:e0|regfile:reg0|br~25            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.029     ; 24.391     ;
; -23.322 ; proc:pro0|datapath:e0|regfile:reg0|br~84            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 24.335     ;
; -23.309 ; proc:pro0|datapath:e0|regfile:reg0|br~103           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 24.334     ;
; -23.309 ; proc:pro0|datapath:e0|regfile:reg0|br~116           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 24.322     ;
; -23.292 ; proc:pro0|datapath:e0|regfile:reg0|br~88            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 24.296     ;
; -23.290 ; proc:pro0|datapath:e0|regfile:reg0|br~26            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.300     ;
; -23.267 ; proc:pro0|datapath:e0|regfile:reg0|br~55            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 24.280     ;
; -23.266 ; proc:pro0|datapath:e0|regfile:reg0|br~20            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.017     ; 24.281     ;
; -23.259 ; proc:pro0|unidad_control:c0|ir[5]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.029     ; 24.262     ;
; -23.252 ; proc:pro0|datapath:e0|regfile:reg0|br~23            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.262     ;
; -23.249 ; proc:pro0|datapath:e0|regfile:reg0|br~104           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 24.268     ;
; -23.234 ; proc:pro0|datapath:e0|regfile:reg0|br~128           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.008     ; 24.258     ;
; -23.221 ; proc:pro0|datapath:e0|regfile:reg0|br~83            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 24.235     ;
; -23.209 ; proc:pro0|datapath:e0|regfile:reg0|br~86            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.219     ;
; -23.179 ; proc:pro0|datapath:e0|regfile:reg0|br~40            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.188     ;
; -23.177 ; proc:pro0|datapath:e0|regfile:reg0|br~85            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.187     ;
; -23.167 ; proc:pro0|datapath:e0|regfile:reg0|br~121           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.029     ; 24.170     ;
; -23.165 ; proc:pro0|datapath:e0|regfile:reg0|br~72            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.174     ;
; -23.144 ; proc:pro0|datapath:e0|regfile:reg0|br~99            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.154     ;
; -23.129 ; proc:pro0|datapath:e0|regfile:reg0|br~21            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.139     ;
; -23.126 ; proc:pro0|datapath:e0|regfile:reg0|br~122           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 24.130     ;
; -23.107 ; proc:pro0|unidad_control:c0|ir[1]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.893      ; 25.032     ;
; -23.097 ; proc:pro0|datapath:e0|regfile:reg0|br~70            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.106     ;
; -23.094 ; proc:pro0|datapath:e0|regfile:reg0|br~102           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.103     ;
; -23.078 ; proc:pro0|datapath:e0|regfile:reg0|br~22            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 24.088     ;
; -23.078 ; proc:pro0|unidad_control:c0|ir[2]                   ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; 0.791      ; 24.901     ;
; -23.075 ; proc:pro0|datapath:e0|regfile:reg0|br~52            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.026     ; 24.081     ;
; -23.070 ; proc:pro0|datapath:e0|regfile:reg0|br~53            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 24.089     ;
; -23.026 ; proc:pro0|datapath:e0|regfile:reg0|br~41            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.017     ; 24.041     ;
; -23.023 ; proc:pro0|datapath:e0|regfile:reg0|br~67            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 24.036     ;
; -23.020 ; proc:pro0|datapath:e0|regfile:reg0|br~101           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.029     ;
; -22.999 ; proc:pro0|datapath:e0|regfile:reg0|br~134           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 24.008     ;
; -22.992 ; proc:pro0|datapath:e0|regfile:reg0|br~91            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.996     ;
; -22.979 ; proc:pro0|datapath:e0|regfile:reg0|br~54            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 23.992     ;
; -22.978 ; proc:pro0|datapath:e0|regfile:reg0|br~43            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.987     ;
; -22.974 ; proc:pro0|datapath:e0|regfile:reg0|br~90            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.978     ;
; -22.972 ; proc:pro0|datapath:e0|regfile:reg0|br~56            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.981     ;
; -22.970 ; proc:pro0|datapath:e0|regfile:reg0|br~46            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 23.984     ;
; -22.958 ; proc:pro0|datapath:e0|regfile:reg0|br~126           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.962     ;
; -22.957 ; proc:pro0|datapath:e0|regfile:reg0|br~125           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.006     ; 23.983     ;
; -22.951 ; proc:pro0|datapath:e0|regfile:reg0|br~89            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.960     ;
; -22.950 ; proc:pro0|datapath:e0|regfile:reg0|br~69            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.959     ;
; -22.937 ; proc:pro0|datapath:e0|regfile:reg0|br~100           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 23.956     ;
; -22.935 ; proc:pro0|datapath:e0|regfile:reg0|br~136           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.944     ;
; -22.924 ; proc:pro0|datapath:e0|regfile:reg0|br~132           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 23.943     ;
; -22.915 ; proc:pro0|datapath:e0|regfile:reg0|br~147           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.026     ; 23.921     ;
; -22.906 ; proc:pro0|datapath:e0|regfile:reg0|br~74            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.018     ; 23.920     ;
; -22.904 ; proc:pro0|datapath:e0|regfile:reg0|br~133           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.913     ;
; -22.892 ; proc:pro0|datapath:e0|regfile:reg0|br~137           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.029     ; 23.895     ;
; -22.887 ; proc:pro0|datapath:e0|regfile:reg0|br~123           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.891     ;
; -22.864 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 23.883     ;
; -22.861 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15] ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 23.886     ;
; -22.852 ; proc:pro0|datapath:e0|regfile:reg0|br~93            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 23.877     ;
; -22.845 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][6]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.854     ;
; -22.840 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][5]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 23.865     ;
; -22.839 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 23.858     ;
; -22.836 ; proc:pro0|datapath:e0|regfile:reg0|br~57            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 23.849     ;
; -22.828 ; proc:pro0|datapath:e0|regfile:reg0|br~138           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.027     ; 23.833     ;
; -22.796 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 23.821     ;
; -22.791 ; proc:pro0|datapath:e0|regfile:reg0|br~105           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.800     ;
; -22.788 ; proc:pro0|datapath:e0|regfile:reg0|br~59            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.792     ;
; -22.780 ; proc:pro0|datapath:e0|regfile:reg0|br~27            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.022     ; 23.790     ;
; -22.773 ; proc:pro0|datapath:e0|regfile:reg0|br~71            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.019     ; 23.786     ;
; -22.772 ; proc:pro0|datapath:e0|regfile:reg0|br~115           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.026     ; 23.778     ;
; -22.761 ; proc:pro0|datapath:e0|regfile:reg0|br~127           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.006     ; 23.787     ;
; -22.755 ; proc:pro0|datapath:e0|regfile:reg0|br~124           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.759     ;
; -22.748 ; proc:pro0|datapath:e0|regfile:reg0|br~45            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.757     ;
; -22.744 ; proc:pro0|datapath:e0|regfile:reg0|br~106           ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.748     ;
; -22.740 ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][8]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.013     ; 23.759     ;
; -22.728 ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS     ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.007     ; 23.753     ;
; -22.701 ; proc:pro0|datapath:e0|regfile:reg0|br~94            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.028     ; 23.705     ;
; -22.700 ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][2]  ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.023     ; 23.709     ;
; -22.694 ; proc:pro0|datapath:e0|regfile:reg0|br~31            ; MemoryController:mem0|SRAMController:sram|estado ; counter_div_clk[2] ; CLOCK_50    ; 1.000        ; -0.017     ; 23.709     ;
+---------+-----------------------------------------------------+--------------------------------------------------+--------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                          ; Launch Clock       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.469 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 1.000        ; 0.467      ; 0.580      ;
; 0.513 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 1.000        ; 0.467      ; 0.536      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter_div_clk[2]'                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                          ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+
; -1.738 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.812      ; 0.367      ;
; -1.285 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.801      ; 0.809      ;
; -1.282 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.807      ; 0.818      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.257 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.811      ; 0.847      ;
; -1.238 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.812      ; 0.367      ;
; -1.224 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[9]                                                              ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.813      ; 0.882      ;
; -0.995 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.807      ; 1.105      ;
; -0.785 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.801      ; 0.809      ;
; -0.782 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.807      ; 0.818      ;
; -0.776 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.229      ; 0.605      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.757 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.811      ; 0.847      ;
; -0.724 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; controlador_IO:io|interruptores:sw0|state[9]                                                              ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.813      ; 0.882      ;
; -0.684 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.229      ; 0.697      ;
; -0.680 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.229      ; 0.701      ;
; -0.672 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.229      ; 0.709      ;
; -0.649 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.124      ; 0.627      ;
; -0.627 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.079      ; 0.604      ;
; -0.621 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.079      ; 0.610      ;
; -0.598 ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt                                          ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                        ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 0.665      ; 0.219      ;
; -0.527 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.132      ; 0.757      ;
; -0.496 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.229      ; 0.885      ;
; -0.495 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.807      ; 1.105      ;
; -0.485 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|pulsadores:key0|state[1]~_emulated                                                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.001      ; 0.668      ;
; -0.485 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|pulsadores:key0|state[0]~_emulated                                                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.001      ; 0.668      ;
; -0.485 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|pulsadores:key0|state[2]~_emulated                                                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.001      ; 0.668      ;
; -0.485 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|pulsadores:key0|state[3]~_emulated                                                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.001      ; 0.668      ;
; -0.483 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.132      ; 0.801      ;
; -0.476 ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                           ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 1.802      ; 1.619      ;
; -0.435 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.079      ; 0.796      ;
; -0.431 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.235      ; 0.956      ;
; -0.401 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.235      ; 0.986      ;
; -0.390 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                  ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.124      ; 0.886      ;
; -0.379 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.983      ; 0.756      ;
; -0.359 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.983      ; 0.776      ;
; -0.314 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[3]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.235      ; 1.073      ;
; -0.311 ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt                                          ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                         ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 0.665      ; 0.506      ;
; -0.299 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[4]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.235      ; 1.088      ;
; -0.291 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[7]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.235      ; 1.096      ;
; -0.280 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.989      ; 0.861      ;
; -0.278 ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.994      ; 0.868      ;
; -0.273 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                   ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.124      ; 1.003      ;
; -0.169 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[6]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.085      ; 1.068      ;
; -0.074 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.085      ; 1.163      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.060 ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.118      ; 1.210      ;
; -0.006 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[5]                      ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                 ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.085      ; 1.231      ;
; 0.007  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH                                                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.989      ; 1.148      ;
; 0.024  ; controlador_IO:io|interruptores:sw0|current_interrupt                                                     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                           ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; -0.500       ; 1.802      ; 1.619      ;
; 0.108  ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW                                                          ; proc:pro0|datapath:e0|regfile_system:regS|bs[7][1]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.782      ; 1.042      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.133  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.411      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[4]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[6]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[7]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[1]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[2]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[5]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[3]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.177  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|read_char[0]                                               ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 1.126      ; 1.455      ;
; 0.208  ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt                                          ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS                                                           ; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2] ; 0.000        ; 0.660      ; 1.020      ;
; 0.209  ; proc:pro0|unidad_control:c0|ir[12]                                                                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][11]                                                       ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.920      ; 1.281      ;
; 0.211  ; proc:pro0|unidad_control:c0|ir[12]                                                                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][15]                                                       ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.920      ; 1.283      ;
; 0.212  ; proc:pro0|unidad_control:c0|ir[12]                                                                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][4]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.920      ; 1.284      ;
; 0.212  ; proc:pro0|unidad_control:c0|ir[12]                                                                        ; proc:pro0|datapath:e0|regfile_system:regS|bs[0][1]                                                        ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.920      ; 1.284      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                         ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; controlador_IO:io|keyboard_controller:keyboard|state                                                      ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; controlador_IO:io|pulsadores:key0|current_interrupt                                                       ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                   ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                   ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                  ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l             ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l             ; counter_div_clk[2]                                    ; counter_div_clk[2] ; 0.000        ; 0.000      ; 0.367      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                     ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; -1.720 ; vga_controller:vga|clk_25mhz                                ; vga_controller:vga|clk_25mhz                ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; 0.000        ; 1.794      ; 0.367      ;
; -1.713 ; counter_div_clk[2]                                          ; counter_div_clk[2]                          ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 1.787      ; 0.367      ;
; -1.220 ; vga_controller:vga|clk_25mhz                                ; vga_controller:vga|clk_25mhz                ; vga_controller:vga|clk_25mhz ; CLOCK_50    ; -0.500       ; 1.794      ; 0.367      ;
; -1.213 ; counter_div_clk[2]                                          ; counter_div_clk[2]                          ; counter_div_clk[2]           ; CLOCK_50    ; -0.500       ; 1.787      ; 0.367      ;
; 0.215  ; counter_div_clk[0]                                          ; counter_div_clk[0]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_div_clk[1]                                          ; counter_div_clk[1]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|contador_milisegundos[0]                  ; controlador_IO:io|contador_milisegundos[0]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|br_io[16][0]                              ; controlador_IO:io|br_io[16][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; controlador_IO:io|bit_clear_char                            ; controlador_IO:io|bit_clear_char            ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241  ; controlador_IO:io|contador_ciclos[15]                       ; controlador_IO:io|contador_ciclos[15]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; counter_div_clk[0]                                          ; counter_div_clk[2]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; controlador_IO:io|contador_milisegundos[15]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; controlador_IO:io|contador_ciclos[10]                       ; controlador_IO:io|br_io[20][10]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; counter_div_clk[0]                                          ; counter_div_clk[1]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247  ; controlador_IO:io|contador_ciclos[3]                        ; controlador_IO:io|br_io[20][3]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.250  ; controlador_IO:io|contador_ciclos[11]                       ; controlador_IO:io|br_io[20][11]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
; 0.261  ; controlador_IO:io|keyboard_controller:keyboard|read_char[7] ; controlador_IO:io|br_io[15][7]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.025     ; 0.388      ;
; 0.266  ; controlador_IO:io|keyboard_controller:keyboard|read_char[5] ; controlador_IO:io|br_io[15][5]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.025     ; 0.393      ;
; 0.269  ; controlador_IO:io|keyboard_controller:keyboard|read_char[4] ; controlador_IO:io|br_io[15][4]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.025     ; 0.396      ;
; 0.270  ; controlador_IO:io|keyboard_controller:keyboard|read_char[1] ; controlador_IO:io|br_io[15][1]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.025     ; 0.397      ;
; 0.356  ; controlador_IO:io|contador_ciclos[9]                        ; controlador_IO:io|contador_ciclos[9]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; controlador_IO:io|contador_ciclos[4]                        ; controlador_IO:io|contador_ciclos[4]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; counter_div_clk[1]                                          ; counter_div_clk[2]                          ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.358  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|contador_ciclos[14]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[1]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[7]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; controlador_IO:io|contador_milisegundos[14]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; controlador_IO:io|contador_ciclos[12]                       ; controlador_IO:io|br_io[20][12]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|contador_ciclos[8]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; controlador_IO:io|contador_ciclos[6]                        ; controlador_IO:io|contador_ciclos[6]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.371  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[8]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; controlador_IO:io|contador_milisegundos[12]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; controlador_IO:io|contador_milisegundos[5]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; controlador_IO:io|br_io[49][5]                              ; controlador_IO:io|rd_io[5]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; controlador_IO:io|br_io[49][7]                              ; controlador_IO:io|rd_io[7]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; controlador_IO:io|contador_ciclos[1]                        ; controlador_IO:io|br_io[20][1]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381  ; controlador_IO:io|keyboard_controller:keyboard|read_char[2] ; controlador_IO:io|br_io[15][2]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.025     ; 0.508      ;
; 0.384  ; controlador_IO:io|br_io[49][2]                              ; controlador_IO:io|rd_io[2]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.413  ; controlador_IO:io|contador_ciclos[0]                        ; controlador_IO:io|br_io[20][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.565      ;
; 0.430  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|br_io[21][2]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.583      ;
; 0.434  ; proc:pro0|unidad_control:c0|ir[3]                           ; controlador_IO:io|rd_io[8]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.901      ; 1.487      ;
; 0.435  ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW            ; controlador_IO:io|rd_io[8]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.758      ; 1.345      ;
; 0.435  ; controlador_IO:io|br_io[50][1]                              ; controlador_IO:io|rd_io[1]                  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.587      ;
; 0.454  ; controlador_IO:io|contador_ciclos[9]                        ; controlador_IO:io|br_io[20][9]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.607      ;
; 0.464  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[20][13]             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.890      ; 1.506      ;
; 0.464  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[20][4]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.890      ; 1.506      ;
; 0.464  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[20][14]             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.890      ; 1.506      ;
; 0.471  ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW            ; controlador_IO:io|bit_clear_char            ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.756      ; 1.379      ;
; 0.475  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|br_io[20][8]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.628      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][6]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][7]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][11]             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][9]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][12]             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.477  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[16][15]             ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.516      ;
; 0.496  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|contador_ciclos[15]       ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[2]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; controlador_IO:io|contador_milisegundos[14]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[14] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.506  ; controlador_IO:io|contador_ciclos[8]                        ; controlador_IO:io|contador_ciclos[9]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.508  ; controlador_IO:io|contador_ciclos[13]                       ; controlador_IO:io|br_io[20][13]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.012      ; 0.672      ;
; 0.511  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[9]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|contador_milisegundos[7]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; controlador_IO:io|contador_milisegundos[12]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; controlador_IO:io|contador_milisegundos[0]                  ; controlador_IO:io|br_io[21][0]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.008      ; 0.673      ;
; 0.515  ; controlador_IO:io|contador_milisegundos[5]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.667      ;
; 0.519  ; controlador_IO:io|contador_ciclos[14]                       ; controlador_IO:io|br_io[20][14]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.018      ; 0.689      ;
; 0.525  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|br_io[21][3]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.678      ;
; 0.527  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|br_io[21][4]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.680      ;
; 0.529  ; controlador_IO:io|contador_ciclos[4]                        ; controlador_IO:io|contador_ciclos[6]        ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.530  ; controlador_IO:io|keyboard_controller:keyboard|read_char[6] ; controlador_IO:io|br_io[15][6]              ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; -0.015     ; 0.667      ;
; 0.530  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|br_io[21][1]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.683      ;
; 0.532  ; proc:pro0|unidad_control:c0|ir[1]                           ; controlador_IO:io|br_io[5][0]               ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.887      ; 1.571      ;
; 0.532  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|br_io[21][11]             ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.005      ; 0.689      ;
; 0.532  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|br_io[21][9]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.685      ;
; 0.532  ; controlador_IO:io|contador_milisegundos[1]                  ; controlador_IO:io|contador_milisegundos[3]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.533  ; controlador_IO:io|contador_milisegundos[9]                  ; controlador_IO:io|contador_milisegundos[11] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; controlador_IO:io|contador_milisegundos[2]                  ; controlador_IO:io|contador_milisegundos[4]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; controlador_IO:io|contador_milisegundos[11]                 ; controlador_IO:io|contador_milisegundos[13] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; controlador_IO:io|contador_milisegundos[6]                  ; controlador_IO:io|br_io[21][6]              ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.687      ;
; 0.534  ; controlador_IO:io|contador_milisegundos[13]                 ; controlador_IO:io|contador_milisegundos[15] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; controlador_IO:io|contador_milisegundos[4]                  ; controlador_IO:io|contador_milisegundos[6]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; proc:pro0|unidad_control:c0|ir[2]                           ; controlador_IO:io|rd_io[8]                  ; counter_div_clk[2]           ; CLOCK_50    ; 0.000        ; 0.779      ; 1.466      ;
; 0.546  ; controlador_IO:io|contador_milisegundos[8]                  ; controlador_IO:io|contador_milisegundos[10] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; controlador_IO:io|contador_milisegundos[10]                 ; controlador_IO:io|contador_milisegundos[12] ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; controlador_IO:io|contador_milisegundos[3]                  ; controlador_IO:io|contador_milisegundos[5]  ; CLOCK_50                     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
+--------+-------------------------------------------------------------+---------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                          ; Launch Clock       ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.069 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state    ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.000        ; 0.467      ; 0.536      ;
; 0.113 ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_released ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ; counter_div_clk[2] ; controlador_IO:io|interruptores:sw0|current_interrupt ; 0.000        ; 0.467      ; 0.580      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                           ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.367      ;
; 0.365 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.518      ;
; 0.368 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.520      ;
; 0.382 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.534      ;
; 0.391 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.543      ;
; 0.435 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.587      ;
; 0.436 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.588      ;
; 0.443 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.595      ;
; 0.504 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.656      ;
; 0.510 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.662      ;
; 0.521 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.001     ; 0.672      ;
; 0.522 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.674      ;
; 0.531 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.683      ;
; 0.538 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.690      ;
; 0.545 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.697      ;
; 0.561 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.714      ;
; 0.563 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.715      ;
; 0.564 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.014     ; 0.702      ;
; 0.565 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.014     ; 0.703      ;
; 0.566 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.718      ;
; 0.573 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.725      ;
; 0.592 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.744      ;
; 0.596 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.748      ;
; 0.625 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.778      ;
; 0.627 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.779      ;
; 0.629 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.782      ;
; 0.630 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.783      ;
; 0.655 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.075      ; 0.868      ;
; 0.660 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.812      ;
; 0.660 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.812      ;
; 0.663 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.068      ; 0.869      ;
; 0.666 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.818      ;
; 0.671 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.873      ;
; 0.671 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.810      ;
; 0.674 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.876      ;
; 0.695 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.847      ;
; 0.698 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.900      ;
; 0.701 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.853      ;
; 0.712 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.864      ;
; 0.713 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.865      ;
; 0.715 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.867      ;
; 0.722 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.064      ; 0.924      ;
; 0.730 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.882      ;
; 0.733 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.014     ; 0.871      ;
; 0.738 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.877      ;
; 0.740 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.941      ;
; 0.745 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.898      ;
; 0.746 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.899      ;
; 0.746 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.067      ; 0.951      ;
; 0.750 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.951      ;
; 0.754 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.955      ;
; 0.757 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.909      ;
; 0.761 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.962      ;
; 0.765 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.917      ;
; 0.765 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.917      ;
; 0.776 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 0.977      ;
; 0.783 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.079      ; 1.000      ;
; 0.790 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 0.940      ;
; 0.791 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.002     ; 0.941      ;
; 0.794 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.946      ;
; 0.795 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.947      ;
; 0.797 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.077      ; 1.012      ;
; 0.798 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.950      ;
; 0.799 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.082      ; 1.019      ;
; 0.800 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.939      ;
; 0.800 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.014     ; 0.938      ;
; 0.800 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.952      ;
; 0.801 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.063      ; 1.002      ;
; 0.806 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.945      ;
; 0.807 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.946      ;
; 0.808 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.084      ; 1.030      ;
; 0.808 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; -0.013     ; 0.947      ;
; 0.811 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a2~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.068      ; 1.017      ;
; 0.811 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.963      ;
; 0.811 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.963      ;
; 0.812 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.964      ;
; 0.818 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg4 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.085      ; 1.041      ;
; 0.820 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.059      ; 1.017      ;
; 0.827 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a3~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.066      ; 1.031      ;
; 0.828 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 1.037      ;
; 0.831 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.984      ;
; 0.831 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.983      ;
; 0.832 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a6~portb_address_reg3 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.071      ; 1.041      ;
; 0.832 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.001      ; 0.985      ;
; 0.834 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg0 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.059      ; 1.031      ;
; 0.837 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a4~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.073      ; 1.048      ;
; 0.842 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.994      ;
; 0.843 ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0]                                                                             ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.000      ; 0.995      ;
; 0.844 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg2 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.074      ; 1.056      ;
; 0.845 ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a5~portb_address_reg1 ; vga_controller:vga|clk_25mhz ; vga_controller:vga|clk_25mhz ; 0.000        ; 0.074      ; 1.057      ;
+-------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter_div_clk[2]'                                                                                                                ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.578 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 0.818      ; 1.928      ;
; -0.350 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.025      ; 1.907      ;
; -0.078 ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 0.818      ; 1.928      ;
; 0.150  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.025      ; 1.907      ;
; 0.242  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.812      ; 2.102      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.245  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.811      ; 2.098      ;
; 0.423  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.819      ; 1.928      ;
; 0.423  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.819      ; 1.928      ;
; 0.423  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.819      ; 1.928      ;
; 0.423  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.819      ; 1.928      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.813      ; 1.912      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.815      ; 1.914      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.815      ; 1.914      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.818      ; 1.917      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.815      ; 1.914      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.814      ; 1.913      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.807      ; 1.906      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.803      ; 1.902      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.816      ; 1.915      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.818      ; 1.917      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.818      ; 1.917      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.813      ; 1.912      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.807      ; 1.906      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.809      ; 1.908      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.803      ; 1.902      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.816      ; 1.915      ;
; 0.433  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.813      ; 1.912      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.802      ; 1.901      ;
; 0.433  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.500        ; 1.807      ; 1.906      ;
; 0.742  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.812      ; 2.102      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.745  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.811      ; 2.098      ;
; 0.923  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.819      ; 1.928      ;
; 0.923  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.819      ; 1.928      ;
; 0.923  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.819      ; 1.928      ;
; 0.923  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.819      ; 1.928      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.813      ; 1.912      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.815      ; 1.914      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.815      ; 1.914      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.818      ; 1.917      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.815      ; 1.914      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.814      ; 1.913      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.807      ; 1.906      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.803      ; 1.902      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.816      ; 1.915      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.818      ; 1.917      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.818      ; 1.917      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.813      ; 1.912      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.807      ; 1.906      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.809      ; 1.908      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.803      ; 1.902      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.816      ; 1.915      ;
; 0.933  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.813      ; 1.912      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.802      ; 1.901      ;
; 0.933  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 1.000        ; 1.807      ; 1.906      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'vga_controller:vga|clk_25mhz'                                                                                                              ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.111 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.484      ; 1.905      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.497      ; 1.917      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.498      ; 1.918      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.498      ; 1.918      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.486      ; 1.906      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.486      ; 1.906      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.486      ; 1.906      ;
; 0.112 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.500        ; 1.486      ; 1.906      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.611 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.484      ; 1.905      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.497      ; 1.917      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.498      ; 1.918      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.498      ; 1.918      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.486      ; 1.906      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.486      ; 1.906      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.486      ; 1.906      ;
; 0.612 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 1.000        ; 1.486      ; 1.906      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                        ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.500        ; 1.794      ; 1.918      ;
; 0.908 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 1.000        ; 1.794      ; 1.918      ;
+-------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter_div_clk[2]'                                                                                                                 ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                ; Launch Clock ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.813      ; 1.912      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.815      ; 1.914      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.815      ; 1.914      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.818      ; 1.917      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.815      ; 1.914      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.814      ; 1.913      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.807      ; 1.906      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.803      ; 1.902      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.816      ; 1.915      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.818      ; 1.917      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.818      ; 1.917      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.813      ; 1.912      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.807      ; 1.906      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.809      ; 1.908      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.803      ; 1.902      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.816      ; 1.915      ;
; -0.053 ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.813      ; 1.912      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.802      ; 1.901      ;
; -0.053 ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.807      ; 1.906      ;
; -0.043 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.819      ; 1.928      ;
; -0.043 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.819      ; 1.928      ;
; -0.043 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.819      ; 1.928      ;
; -0.043 ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.819      ; 1.928      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.135  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.811      ; 2.098      ;
; 0.138  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.812      ; 2.102      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[3]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.813      ; 1.912      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[4]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.815      ; 1.914      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[5]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.815      ; 1.914      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[6]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.818      ; 1.917      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[7]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.815      ; 1.914      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[0]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.814      ; 1.913      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[12]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.807      ; 1.906      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[14]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.803      ; 1.902      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[9]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.816      ; 1.915      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[11]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.818      ; 1.917      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[13]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.818      ; 1.917      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[8]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.813      ; 1.912      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[10]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.807      ; 1.906      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[2]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.809      ; 1.908      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[15]                 ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.803      ; 1.902      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|new_pc[1]                  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.816      ; 1.915      ;
; 0.447  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[9]           ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.813      ; 1.912      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.SYS        ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.802      ; 1.901      ;
; 0.447  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.FETCH      ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.807      ; 1.906      ;
; 0.457  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[1]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.819      ; 1.928      ;
; 0.457  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[0]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.819      ; 1.928      ;
; 0.457  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[2]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.819      ; 1.928      ;
; 0.457  ; SW[9]     ; controlador_IO:io|pulsadores:key0|state[3]~_emulated   ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.819      ; 1.928      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[3]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[2]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[0]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[1]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[5]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[4]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[7]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[6]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.635  ; SW[9]     ; controlador_IO:io|interruptores:sw0|state[8]~_emulated ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.811      ; 2.098      ;
; 0.638  ; SW[9]     ; controlador_IO:io|interruptores:sw0|current_interrupt  ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.812      ; 2.102      ;
; 0.730  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 1.025      ; 1.907      ;
; 0.958  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; 0.000        ; 0.818      ; 1.928      ;
; 1.230  ; SW[9]     ; proc:pro0|unidad_control:c0|multi:m0|estado.DEMW       ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 1.025      ; 1.907      ;
; 1.458  ; SW[9]     ; controlador_IO:io|pulsadores:key0|current_interrupt    ; SW[9]        ; counter_div_clk[2] ; -0.500       ; 0.818      ; 1.928      ;
+--------+-----------+--------------------------------------------------------+--------------+--------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                          ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+
; -0.028 ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; 0.000        ; 1.794      ; 1.918      ;
; 0.472  ; SW[9]     ; vga_controller:vga|clk_25mhz ; SW[9]        ; CLOCK_50    ; -0.500       ; 1.794      ; 1.918      ;
+--------+-----------+------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'vga_controller:vga|clk_25mhz'                                                                                                               ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.497      ; 1.917      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.498      ; 1.918      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.498      ; 1.918      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.486      ; 1.906      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.486      ; 1.906      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.486      ; 1.906      ;
; 0.268 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.486      ; 1.906      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.269 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; 0.000        ; 1.484      ; 1.905      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.497      ; 1.917      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.498      ; 1.918      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|h_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.498      ; 1.918      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[6] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.486      ; 1.906      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[7] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.486      ; 1.906      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.486      ; 1.906      ;
; 0.768 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[4] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.486      ; 1.906      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[0] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[1] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[2] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[3] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[5] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
; 0.769 ; SW[9]     ; vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[9] ; SW[9]        ; vga_controller:vga|clk_25mhz ; -0.500       ; 1.484      ; 1.905      ;
+-------+-----------+-------------------------------------------------------+--------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_controller:vga|clk_25mhz'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; vga_controller:vga|clk_25mhz ; Rise       ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ram_block1a1~portb_address_reg5  ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; MemoryController:mem0|SRAMController:sram|estado ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|bit_clear_char                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][0]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][10]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][11]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][12]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][13]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][14]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][15]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][1]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][2]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][3]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][4]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][5]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][6]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][7]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][8]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[0][9]                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[10][9]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][0]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][10]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][11]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][12]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][13]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][14]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][15]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][1]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][2]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][3]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][4]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][5]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][6]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][7]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][8]                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; controlador_IO:io|br_io[11][9]                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SW[9]'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SW[9] ; Rise       ; SW[9]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; SW[9]~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[0]~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[1]~5  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[2]~9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[3]~13 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[4]~17 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[5]~21 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[6]~25 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[7]~29 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|interruptores:sw0|state[8]~33 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[0]~1    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[1]~5    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[2]~9    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Fall       ; controlador_IO:io|pulsadores:key0|state[3]~13   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[0]~1|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[1]~5|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[2]~9|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|key0|state[3]~13|datac                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[0]~1|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[1]~5|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[2]~9|datad                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[3]~13|datac                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[4]~17|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[5]~21|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[6]~25|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[7]~29|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[9] ; Rise       ; io|sw0|state[8]~33|datad                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter_div_clk[2]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock              ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interrupt_controller:int0|iid[2]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|current_interrupt                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[0]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[1]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[2]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[3]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[4]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[5]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[6]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[7]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[8]~_emulated                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|interruptores:sw0|state[9]                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|data_ready                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|bit_count[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|hold_released                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|left_shift_key                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_falling_edge_marker   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_rx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_h                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_clk_l                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_done_recovery         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_error_no_keyboard_ack ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_rising_edge_marker    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_clk_h            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m1_state.m1_tx_wait_keyboard_ack     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|m2_state                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_clk_s                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|ps2_data_s                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[0]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[10]                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[1]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[2]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[3]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[4]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[5]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[6]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[7]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[8]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|q[9]                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|right_shift_key                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[0]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[1]                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter_div_clk[2] ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|ps2_keyboard_interface:k0|rx_ascii[2]                          ;
+--------+--------------+----------------+------------------+--------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'controlador_IO:io|interruptores:sw0|current_interrupt'                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; controlador_IO:io|keyboard_controller:keyboard|current_interrupt ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt|datac                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~0|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|keyboard|current_interrupt~0|dataa                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|combout                          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Fall       ; io|keyboard|current_interrupt~1|datac                            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|sw0|current_interrupt|regout                                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; controlador_IO:io|interruptores:sw0|current_interrupt ; Rise       ; io|sw0|current_interrupt|regout                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; 2.891  ; 2.891  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 2.856  ; 2.856  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 2.891  ; 2.891  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 2.860  ; 2.860  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 2.724  ; 2.724  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.661  ; 0.661  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.083  ; 0.083  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.225  ; 0.225  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.134  ; 0.134  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 0.285  ; 0.285  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 0.661  ; 0.661  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.290  ; 0.290  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.152  ; 0.152  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.192  ; 0.192  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; -0.141 ; -0.141 ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 3.912  ; 3.912  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 3.786  ; 3.786  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 3.892  ; 3.892  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 3.839  ; 3.839  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 3.912  ; 3.912  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 2.165  ; 2.165  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 2.115  ; 2.115  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.603  ; 4.603  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 3.564  ; 3.564  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 3.524  ; 3.524  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 3.381  ; 3.381  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 3.802  ; 3.802  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 3.372  ; 3.372  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 3.461  ; 3.461  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 3.289  ; 3.289  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.065  ; 4.065  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 3.747  ; 3.747  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 3.444  ; 3.444  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 3.658  ; 3.658  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 3.891  ; 3.891  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.263  ; 4.263  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.603  ; 4.603  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.307  ; 4.307  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.487  ; 4.487  ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 1.255  ; 1.255  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 0.530  ; 0.530  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.623  ; 0.623  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.495  ; 0.495  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 0.747  ; 0.747  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 1.161  ; 1.161  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.741  ; 0.741  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.562  ; 0.562  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.641  ; 0.641  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.140  ; 0.140  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 1.255  ; 1.255  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; -2.446 ; -2.446 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.509 ; -2.509 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.527 ; -2.527 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.505 ; -2.505 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.446 ; -2.446 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.417  ; 0.417  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.269  ; 0.269  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.147  ; 0.147  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.215  ; 0.215  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; -0.009 ; -0.009 ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; -0.319 ; -0.319 ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.060  ; 0.060  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.206  ; 0.206  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.161  ; 0.161  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.417  ; 0.417  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -2.165 ; -2.165 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -2.200 ; -2.200 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -2.183 ; -2.183 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -2.206 ; -2.206 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -2.165 ; -2.165 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -2.045 ; -2.045 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -1.995 ; -1.995 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.556 ; -2.556 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.947 ; -2.947 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.580 ; -2.580 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.006 ; -3.006 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.681 ; -2.681 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.776 ; -2.776 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.395 ; -2.395 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.501 ; -2.501 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.496 ; -2.496 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.651 ; -2.651 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.651 ; -2.651 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.022 ; -3.022 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -2.788 ; -2.788 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.567 ; -2.567 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.729 ; -2.729 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.578  ; 0.578  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 0.485  ; 0.485  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.440  ; 0.440  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.500  ; 0.500  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 0.264  ; 0.264  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 0.339  ; 0.339  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.320  ; 0.320  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.482  ; 0.482  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.578  ; 0.578  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.438  ; 0.438  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.392 ; -0.392 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 5.101  ; 5.101  ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 5.061  ; 5.061  ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 5.101  ; 5.101  ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 5.057  ; 5.057  ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 5.032  ; 5.032  ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.831  ; 4.831  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 5.003  ; 5.003  ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.848  ; 4.848  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 5.390  ; 5.390  ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.889  ; 4.889  ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 5.207  ; 5.207  ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 5.312  ; 5.312  ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 5.124  ; 5.124  ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 5.168  ; 5.168  ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 5.127  ; 5.127  ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 5.390  ; 5.390  ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 5.671  ; 5.671  ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 5.460  ; 5.460  ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 5.351  ; 5.351  ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 5.569  ; 5.569  ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.369  ; 5.369  ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.396  ; 5.396  ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.538  ; 5.538  ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 5.671  ; 5.671  ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 5.391  ; 5.391  ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 5.168  ; 5.168  ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 5.391  ; 5.391  ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.314  ; 5.314  ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.947  ; 4.947  ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 5.173  ; 5.173  ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 5.119  ; 5.119  ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 5.075  ; 5.075  ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.609  ; 4.609  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.473  ; 4.473  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.347  ; 4.347  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.440  ; 4.440  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.609  ; 4.609  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.323  ; 4.323  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.555  ; 4.555  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.354  ; 4.354  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.415  ; 4.415  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 5.245  ; 5.245  ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.547  ; 4.547  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.643  ; 4.643  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.800  ; 4.800  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.651  ; 4.651  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.614  ; 4.614  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 5.245  ; 5.245  ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 5.106  ; 5.106  ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 5.026  ; 5.026  ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.013  ; 5.013  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.933  ; 4.933  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.624  ; 4.624  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 5.160  ; 5.160  ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 29.156 ; 29.156 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 29.091 ; 29.091 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 29.155 ; 29.155 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 29.135 ; 29.135 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 29.126 ; 29.126 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 29.092 ; 29.092 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 29.044 ; 29.044 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 29.073 ; 29.073 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 29.156 ; 29.156 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 28.788 ; 28.788 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 28.790 ; 28.790 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 28.594 ; 28.594 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 28.738 ; 28.738 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 28.290 ; 28.290 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 28.755 ; 28.755 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 28.807 ; 28.807 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 8.023  ; 8.023  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 6.331  ; 6.331  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 6.339  ; 6.339  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 6.703  ; 6.703  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 6.229  ; 6.229  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 6.738  ; 6.738  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 5.941  ; 5.941  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 6.042  ; 6.042  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 6.046  ; 6.046  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 7.079  ; 7.079  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 8.023  ; 8.023  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 7.146  ; 7.146  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 7.406  ; 7.406  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 7.299  ; 7.299  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 7.007  ; 7.007  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 6.928  ; 6.928  ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 6.851  ; 6.851  ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 29.036 ; 29.036 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 28.950 ; 28.950 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 29.702 ; 29.702 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 13.421 ; 13.421 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 13.210 ; 13.210 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 13.421 ; 13.421 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 13.180 ; 13.180 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 13.402 ; 13.402 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 13.549 ; 13.549 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 13.377 ; 13.377 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 13.549 ; 13.549 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 13.494 ; 13.494 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 13.342 ; 13.342 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 5.329  ; 5.329  ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 13.541 ; 13.541 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 13.356 ; 13.356 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 13.456 ; 13.456 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 13.281 ; 13.281 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 13.541 ; 13.541 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 5.136  ; 5.136  ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.631 ; 4.631 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.538 ; 4.538 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.528 ; 4.528 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.533 ; 4.533 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.546 ; 4.546 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.607 ; 4.607 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.720 ; 4.720 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.610 ; 4.610 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.710 ; 4.710 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.607 ; 4.607 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.652 ; 4.652 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.796 ; 4.796 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.838 ; 4.838 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 4.818 ; 4.818 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.057 ; 5.057 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.170 ; 5.170 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.654 ; 4.654 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.757 ; 4.757 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.992 ; 4.992 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.711 ; 4.711 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.654 ; 4.654 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.473 ; 4.473 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.347 ; 4.347 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.440 ; 4.440 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.555 ; 4.555 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.415 ; 4.415 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.547 ; 4.547 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.547 ; 4.547 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.800 ; 4.800 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.651 ; 4.651 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.614 ; 4.614 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 5.245 ; 5.245 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 5.026 ; 5.026 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.013 ; 5.013 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.933 ; 4.933 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.624 ; 4.624 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 4.715 ; 4.715 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.493 ; 4.493 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.207 ; 5.207 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 5.043 ; 5.043 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 4.784 ; 4.784 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 5.395 ; 5.395 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 5.755 ; 5.755 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 5.511 ; 5.511 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 5.369 ; 5.369 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 5.117 ; 5.117 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.723 ; 4.723 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 5.220 ; 5.220 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.493 ; 4.493 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.625 ; 4.625 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 5.564 ; 5.564 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.283 ; 5.283 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.957 ; 4.957 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.147 ; 4.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 5.058 ; 5.058 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 5.110 ; 5.110 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 5.508 ; 5.508 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 4.997 ; 4.997 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 5.407 ; 5.407 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 4.716 ; 4.716 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.892 ; 4.892 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.886 ; 4.886 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.706 ; 4.706 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.147 ; 4.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.932 ; 4.932 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 5.109 ; 5.109 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.936 ; 4.936 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.328 ; 4.328 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.696 ; 4.696 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 4.828 ; 4.828 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 4.236 ; 4.236 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 4.150 ; 4.150 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.792 ; 5.792 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 4.695 ; 4.695 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 4.725 ; 4.725 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.053 ; 5.053 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 4.695 ; 4.695 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.034 ; 5.034 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 4.886 ; 4.886 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 4.886 ; 4.886 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.104 ; 5.104 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.003 ; 5.003 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 4.897 ; 4.897 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.891 ; 4.891 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 4.792 ; 4.792 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 4.867 ; 4.867 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 4.972 ; 4.972 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 4.792 ; 4.792 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.057 ; 5.057 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.514 ; 4.514 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------+
; Output Enable Times                                                                 ;
+--------------+--------------------+--------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.789  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.893  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.903  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.889  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.899  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.789  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.789  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.989  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.999  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.814  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.814  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.877  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.804  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.834  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.887  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.887  ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.876  ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.832 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.936 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.946 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.932 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.942 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 28.832 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 28.832 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 29.032 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 29.042 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 28.857 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 28.857 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 28.920 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 28.847 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 28.877 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 28.930 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.930 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.919 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+------+------------+--------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+--------------------+-------+------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise  ; Fall ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-------+------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.789 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.893 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.903 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.889 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.899 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.789 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.789 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.989 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.999 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.814 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.814 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.877 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.804 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.834 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.887 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.887 ;      ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.876 ;      ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.033 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.137 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.147 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.133 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.143 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.033 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.033 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.233 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.243 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 4.057 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 4.057 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 4.120 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 4.047 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.077 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.130 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.130 ;      ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.119 ;      ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-------+------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Output Disable Times                                                                        ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.893     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.903     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.889     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.899     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.989     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.999     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.814     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.814     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.877     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.804     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.834     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.887     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.887     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.876     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 28.832    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 28.936    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 28.946    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 28.932    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 28.942    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 28.832    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 28.832    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 29.032    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 29.042    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 28.857    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 28.857    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 28.920    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 28.847    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 28.877    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 28.930    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 28.930    ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 28.919    ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; Data Port    ; Clock Port         ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+-----------+-----------+------------+--------------------+
; SRAM_DQ[*]   ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[0]  ; CLOCK_50           ; 4.893     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[1]  ; CLOCK_50           ; 4.903     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[2]  ; CLOCK_50           ; 4.889     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[3]  ; CLOCK_50           ; 4.899     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[4]  ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[5]  ; CLOCK_50           ; 4.789     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[6]  ; CLOCK_50           ; 4.989     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[7]  ; CLOCK_50           ; 4.999     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[8]  ; CLOCK_50           ; 4.814     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[9]  ; CLOCK_50           ; 4.814     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[10] ; CLOCK_50           ; 4.877     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[11] ; CLOCK_50           ; 4.804     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[12] ; CLOCK_50           ; 4.834     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[13] ; CLOCK_50           ; 4.887     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[14] ; CLOCK_50           ; 4.887     ;           ; Rise       ; CLOCK_50           ;
;  SRAM_DQ[15] ; CLOCK_50           ; 4.876     ;           ; Rise       ; CLOCK_50           ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 4.033     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 4.137     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 4.147     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 4.133     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 4.143     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 4.033     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 4.033     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 4.233     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 4.243     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 4.057     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 4.057     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 4.120     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 4.047     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 4.077     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 4.130     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 4.130     ;           ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 4.119     ;           ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+-----------+-----------+------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                                  ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                                       ; -70.718    ; -3.000  ; -0.758   ; -0.357  ; -2.064              ;
;  CLOCK_50                                              ; -66.505    ; -2.690  ; 0.291    ; -0.039  ; -1.631              ;
;  SW[9]                                                 ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  controlador_IO:io|interruptores:sw0|current_interrupt ; -0.097     ; -0.197  ; N/A      ; N/A     ; 0.500               ;
;  counter_div_clk[2]                                    ; -70.718    ; -3.000  ; -0.758   ; -0.357  ; -0.611              ;
;  vga_controller:vga|clk_25mhz                          ; -69.346    ; 0.215   ; -0.140   ; 0.268   ; -2.064              ;
; Design-wide TNS                                        ; -33537.305 ; -35.801 ; -3.817   ; -8.17   ; -3339.72            ;
;  CLOCK_50                                              ; -6229.343  ; -5.372  ; 0.000    ; -0.039  ; -1064.771           ;
;  SW[9]                                                 ; N/A        ; N/A     ; N/A      ; N/A     ; -1.631              ;
;  controlador_IO:io|interruptores:sw0|current_interrupt ; -0.097     ; -0.197  ; N/A      ; N/A     ; 0.000               ;
;  counter_div_clk[2]                                    ; -12310.524 ; -30.232 ; -1.023   ; -8.131  ; -465.582            ;
;  vga_controller:vga|clk_25mhz                          ; -14997.341 ; 0.000   ; -2.794   ; 0.000   ; -1807.736           ;
+--------------------------------------------------------+------------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------+
; Setup Times                                                                           ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; 6.400  ; 6.400  ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; 6.354  ; 6.354  ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; 6.400  ; 6.400  ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; 6.287  ; 6.287  ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; 5.942  ; 5.942  ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 2.745  ; 2.745  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 1.326  ; 1.326  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 1.649  ; 1.649  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 1.509  ; 1.509  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; 1.687  ; 1.687  ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; 2.745  ; 2.745  ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 1.763  ; 1.763  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 1.538  ; 1.538  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 1.695  ; 1.695  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.832  ; 0.832  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; 7.847  ; 7.847  ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; 7.518  ; 7.518  ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; 7.721  ; 7.721  ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; 7.658  ; 7.658  ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; 7.847  ; 7.847  ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; 4.506  ; 4.506  ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; 4.320  ; 4.320  ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; 10.938 ; 10.938 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; 7.375  ; 7.375  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; 8.017  ; 8.017  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; 7.463  ; 7.463  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; 7.941  ; 7.941  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; 7.302  ; 7.302  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; 7.801  ; 7.801  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; 7.566  ; 7.566  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; 9.644  ; 9.644  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; 8.905  ; 8.905  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; 8.179  ; 8.179  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; 8.641  ; 8.641  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; 9.072  ; 9.072  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; 9.575  ; 9.575  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; 10.938 ; 10.938 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; 9.300  ; 9.300  ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; 10.712 ; 10.712 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 4.115  ; 4.115  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 2.514  ; 2.514  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 2.743  ; 2.743  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 2.515  ; 2.515  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 2.953  ; 2.953  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 4.115  ; 4.115  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 2.977  ; 2.977  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 2.643  ; 2.643  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 2.886  ; 2.886  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 1.596  ; 1.596  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; 2.961  ; 2.961  ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+--------------+--------------------+--------+--------+------------+--------------------+
; Data Port    ; Clock Port         ; Rise   ; Fall   ; Clock Edge ; Clock Reference    ;
+--------------+--------------------+--------+--------+------------+--------------------+
; KEY[*]       ; SW[9]              ; -2.446 ; -2.446 ; Fall       ; SW[9]              ;
;  KEY[0]      ; SW[9]              ; -2.509 ; -2.509 ; Fall       ; SW[9]              ;
;  KEY[1]      ; SW[9]              ; -2.527 ; -2.527 ; Fall       ; SW[9]              ;
;  KEY[2]      ; SW[9]              ; -2.505 ; -2.505 ; Fall       ; SW[9]              ;
;  KEY[3]      ; SW[9]              ; -2.446 ; -2.446 ; Fall       ; SW[9]              ;
; SW[*]        ; SW[9]              ; 0.417  ; 0.417  ; Fall       ; SW[9]              ;
;  SW[0]       ; SW[9]              ; 0.269  ; 0.269  ; Fall       ; SW[9]              ;
;  SW[1]       ; SW[9]              ; 0.147  ; 0.147  ; Fall       ; SW[9]              ;
;  SW[2]       ; SW[9]              ; 0.215  ; 0.215  ; Fall       ; SW[9]              ;
;  SW[3]       ; SW[9]              ; -0.009 ; -0.009 ; Fall       ; SW[9]              ;
;  SW[4]       ; SW[9]              ; -0.319 ; -0.319 ; Fall       ; SW[9]              ;
;  SW[5]       ; SW[9]              ; 0.060  ; 0.060  ; Fall       ; SW[9]              ;
;  SW[6]       ; SW[9]              ; 0.206  ; 0.206  ; Fall       ; SW[9]              ;
;  SW[7]       ; SW[9]              ; 0.161  ; 0.161  ; Fall       ; SW[9]              ;
;  SW[8]       ; SW[9]              ; 0.417  ; 0.417  ; Fall       ; SW[9]              ;
; KEY[*]       ; counter_div_clk[2] ; -2.165 ; -2.165 ; Rise       ; counter_div_clk[2] ;
;  KEY[0]      ; counter_div_clk[2] ; -2.200 ; -2.200 ; Rise       ; counter_div_clk[2] ;
;  KEY[1]      ; counter_div_clk[2] ; -2.183 ; -2.183 ; Rise       ; counter_div_clk[2] ;
;  KEY[2]      ; counter_div_clk[2] ; -2.206 ; -2.206 ; Rise       ; counter_div_clk[2] ;
;  KEY[3]      ; counter_div_clk[2] ; -2.165 ; -2.165 ; Rise       ; counter_div_clk[2] ;
; PS2_CLK      ; counter_div_clk[2] ; -2.045 ; -2.045 ; Rise       ; counter_div_clk[2] ;
; PS2_DAT      ; counter_div_clk[2] ; -1.995 ; -1.995 ; Rise       ; counter_div_clk[2] ;
; SRAM_DQ[*]   ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[0]  ; counter_div_clk[2] ; -2.556 ; -2.556 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[1]  ; counter_div_clk[2] ; -2.947 ; -2.947 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[2]  ; counter_div_clk[2] ; -2.580 ; -2.580 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[3]  ; counter_div_clk[2] ; -3.006 ; -3.006 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[4]  ; counter_div_clk[2] ; -2.681 ; -2.681 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[5]  ; counter_div_clk[2] ; -2.776 ; -2.776 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[6]  ; counter_div_clk[2] ; -2.395 ; -2.395 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[7]  ; counter_div_clk[2] ; -2.326 ; -2.326 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[8]  ; counter_div_clk[2] ; -2.501 ; -2.501 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[9]  ; counter_div_clk[2] ; -2.496 ; -2.496 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[10] ; counter_div_clk[2] ; -2.651 ; -2.651 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[11] ; counter_div_clk[2] ; -2.651 ; -2.651 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[12] ; counter_div_clk[2] ; -3.022 ; -3.022 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[13] ; counter_div_clk[2] ; -2.788 ; -2.788 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[14] ; counter_div_clk[2] ; -2.567 ; -2.567 ; Rise       ; counter_div_clk[2] ;
;  SRAM_DQ[15] ; counter_div_clk[2] ; -2.729 ; -2.729 ; Rise       ; counter_div_clk[2] ;
; SW[*]        ; counter_div_clk[2] ; 0.578  ; 0.578  ; Rise       ; counter_div_clk[2] ;
;  SW[0]       ; counter_div_clk[2] ; 0.485  ; 0.485  ; Rise       ; counter_div_clk[2] ;
;  SW[1]       ; counter_div_clk[2] ; 0.440  ; 0.440  ; Rise       ; counter_div_clk[2] ;
;  SW[2]       ; counter_div_clk[2] ; 0.500  ; 0.500  ; Rise       ; counter_div_clk[2] ;
;  SW[3]       ; counter_div_clk[2] ; 0.264  ; 0.264  ; Rise       ; counter_div_clk[2] ;
;  SW[4]       ; counter_div_clk[2] ; 0.339  ; 0.339  ; Rise       ; counter_div_clk[2] ;
;  SW[5]       ; counter_div_clk[2] ; 0.320  ; 0.320  ; Rise       ; counter_div_clk[2] ;
;  SW[6]       ; counter_div_clk[2] ; 0.482  ; 0.482  ; Rise       ; counter_div_clk[2] ;
;  SW[7]       ; counter_div_clk[2] ; 0.578  ; 0.578  ; Rise       ; counter_div_clk[2] ;
;  SW[8]       ; counter_div_clk[2] ; 0.438  ; 0.438  ; Rise       ; counter_div_clk[2] ;
;  SW[9]       ; counter_div_clk[2] ; -0.392 ; -0.392 ; Rise       ; counter_div_clk[2] ;
+--------------+--------------------+--------+--------+------------+--------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+--------+--------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 10.683 ; 10.683 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 10.632 ; 10.632 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 10.683 ; 10.683 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 10.577 ; 10.577 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 10.495 ; 10.495 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 9.915  ; 9.915  ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 9.907  ; 9.907  ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 11.440 ; 11.440 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 10.043 ; 10.043 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 11.023 ; 11.023 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 11.194 ; 11.194 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 10.690 ; 10.690 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 10.813 ; 10.813 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 10.723 ; 10.723 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 11.440 ; 11.440 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 11.525 ; 11.525 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 11.175 ; 11.175 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 11.813 ; 11.813 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 11.148 ; 11.148 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 11.380 ; 11.380 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 11.790 ; 11.790 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 12.053 ; 12.053 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 11.006 ; 11.006 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 10.763 ; 10.763 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 11.006 ; 11.006 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 10.936 ; 10.936 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 10.261 ; 10.261 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 10.831 ; 10.831 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 10.673 ; 10.673 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 10.448 ; 10.448 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 8.844  ; 8.844  ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 8.462  ; 8.462  ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 8.715  ; 8.715  ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 9.138  ; 9.138  ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 8.232  ; 8.232  ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 8.989  ; 8.989  ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 8.219  ; 8.219  ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 8.565  ; 8.565  ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 10.528 ; 10.528 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 8.927  ; 8.927  ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 9.194  ; 9.194  ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 9.452  ; 9.452  ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 9.086  ; 9.086  ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 8.889  ; 8.889  ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 10.528 ; 10.528 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 10.093 ; 10.093 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 10.089 ; 10.089 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 9.929  ; 9.929  ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 9.691  ; 9.691  ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 9.096  ; 9.096  ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 10.819 ; 10.819 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 75.870 ; 75.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 75.659 ; 75.659 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 75.870 ; 75.870 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 75.630 ; 75.630 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 75.582 ; 75.582 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 75.581 ; 75.581 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 75.468 ; 75.468 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 75.568 ; 75.568 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 75.653 ; 75.653 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 74.720 ; 74.720 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 74.666 ; 74.666 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 74.164 ; 74.164 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 74.526 ; 74.526 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 73.190 ; 73.190 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 74.492 ; 74.492 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 74.595 ; 74.595 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 18.144 ; 18.144 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 14.045 ; 14.045 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 13.951 ; 13.951 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 15.003 ; 15.003 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 13.841 ; 13.841 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 14.805 ; 14.805 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 13.085 ; 13.085 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 13.300 ; 13.300 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 13.346 ; 13.346 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 16.006 ; 16.006 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 18.144 ; 18.144 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 16.342 ; 16.342 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 16.638 ; 16.638 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 16.420 ; 16.420 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 15.775 ; 15.775 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 15.615 ; 15.615 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 15.471 ; 15.471 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 75.541 ; 75.541 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 75.253 ; 75.253 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 76.916 ; 76.916 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 30.926 ; 30.926 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 30.289 ; 30.289 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 30.926 ; 30.926 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 30.243 ; 30.243 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 30.908 ; 30.908 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 31.228 ; 31.228 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 30.848 ; 30.848 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 31.228 ; 31.228 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 31.152 ; 31.152 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 30.663 ; 30.663 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 11.299 ; 11.299 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 31.308 ; 31.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 30.844 ; 30.844 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 31.050 ; 31.050 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 30.592 ; 30.592 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 31.308 ; 31.308 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 10.791 ; 10.791 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port      ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+----------------+------------------------------+-------+-------+------------+------------------------------+
; HEX0[*]        ; CLOCK_50                     ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                     ;
;  HEX0[0]       ; CLOCK_50                     ; 4.631 ; 4.631 ; Rise       ; CLOCK_50                     ;
;  HEX0[1]       ; CLOCK_50                     ; 4.679 ; 4.679 ; Rise       ; CLOCK_50                     ;
;  HEX0[2]       ; CLOCK_50                     ; 4.538 ; 4.538 ; Rise       ; CLOCK_50                     ;
;  HEX0[3]       ; CLOCK_50                     ; 4.528 ; 4.528 ; Rise       ; CLOCK_50                     ;
;  HEX0[4]       ; CLOCK_50                     ; 4.533 ; 4.533 ; Rise       ; CLOCK_50                     ;
;  HEX0[5]       ; CLOCK_50                     ; 4.213 ; 4.213 ; Rise       ; CLOCK_50                     ;
;  HEX0[6]       ; CLOCK_50                     ; 4.546 ; 4.546 ; Rise       ; CLOCK_50                     ;
; HEX1[*]        ; CLOCK_50                     ; 4.607 ; 4.607 ; Rise       ; CLOCK_50                     ;
;  HEX1[0]       ; CLOCK_50                     ; 4.720 ; 4.720 ; Rise       ; CLOCK_50                     ;
;  HEX1[1]       ; CLOCK_50                     ; 4.610 ; 4.610 ; Rise       ; CLOCK_50                     ;
;  HEX1[2]       ; CLOCK_50                     ; 4.710 ; 4.710 ; Rise       ; CLOCK_50                     ;
;  HEX1[3]       ; CLOCK_50                     ; 4.607 ; 4.607 ; Rise       ; CLOCK_50                     ;
;  HEX1[4]       ; CLOCK_50                     ; 4.635 ; 4.635 ; Rise       ; CLOCK_50                     ;
;  HEX1[5]       ; CLOCK_50                     ; 4.652 ; 4.652 ; Rise       ; CLOCK_50                     ;
;  HEX1[6]       ; CLOCK_50                     ; 4.796 ; 4.796 ; Rise       ; CLOCK_50                     ;
; HEX2[*]        ; CLOCK_50                     ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                     ;
;  HEX2[0]       ; CLOCK_50                     ; 4.220 ; 4.220 ; Rise       ; CLOCK_50                     ;
;  HEX2[1]       ; CLOCK_50                     ; 4.838 ; 4.838 ; Rise       ; CLOCK_50                     ;
;  HEX2[2]       ; CLOCK_50                     ; 4.818 ; 4.818 ; Rise       ; CLOCK_50                     ;
;  HEX2[3]       ; CLOCK_50                     ; 5.034 ; 5.034 ; Rise       ; CLOCK_50                     ;
;  HEX2[4]       ; CLOCK_50                     ; 5.057 ; 5.057 ; Rise       ; CLOCK_50                     ;
;  HEX2[5]       ; CLOCK_50                     ; 5.170 ; 5.170 ; Rise       ; CLOCK_50                     ;
;  HEX2[6]       ; CLOCK_50                     ; 4.510 ; 4.510 ; Rise       ; CLOCK_50                     ;
; HEX3[*]        ; CLOCK_50                     ; 4.654 ; 4.654 ; Rise       ; CLOCK_50                     ;
;  HEX3[0]       ; CLOCK_50                     ; 4.757 ; 4.757 ; Rise       ; CLOCK_50                     ;
;  HEX3[1]       ; CLOCK_50                     ; 4.992 ; 4.992 ; Rise       ; CLOCK_50                     ;
;  HEX3[2]       ; CLOCK_50                     ; 5.169 ; 5.169 ; Rise       ; CLOCK_50                     ;
;  HEX3[3]       ; CLOCK_50                     ; 4.747 ; 4.747 ; Rise       ; CLOCK_50                     ;
;  HEX3[4]       ; CLOCK_50                     ; 4.760 ; 4.760 ; Rise       ; CLOCK_50                     ;
;  HEX3[5]       ; CLOCK_50                     ; 4.711 ; 4.711 ; Rise       ; CLOCK_50                     ;
;  HEX3[6]       ; CLOCK_50                     ; 4.654 ; 4.654 ; Rise       ; CLOCK_50                     ;
; LEDG[*]        ; CLOCK_50                     ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                     ;
;  LEDG[0]       ; CLOCK_50                     ; 4.473 ; 4.473 ; Rise       ; CLOCK_50                     ;
;  LEDG[1]       ; CLOCK_50                     ; 4.347 ; 4.347 ; Rise       ; CLOCK_50                     ;
;  LEDG[2]       ; CLOCK_50                     ; 4.440 ; 4.440 ; Rise       ; CLOCK_50                     ;
;  LEDG[3]       ; CLOCK_50                     ; 4.609 ; 4.609 ; Rise       ; CLOCK_50                     ;
;  LEDG[4]       ; CLOCK_50                     ; 4.323 ; 4.323 ; Rise       ; CLOCK_50                     ;
;  LEDG[5]       ; CLOCK_50                     ; 4.555 ; 4.555 ; Rise       ; CLOCK_50                     ;
;  LEDG[6]       ; CLOCK_50                     ; 4.354 ; 4.354 ; Rise       ; CLOCK_50                     ;
;  LEDG[7]       ; CLOCK_50                     ; 4.415 ; 4.415 ; Rise       ; CLOCK_50                     ;
; LEDR[*]        ; CLOCK_50                     ; 4.547 ; 4.547 ; Rise       ; CLOCK_50                     ;
;  LEDR[0]       ; CLOCK_50                     ; 4.547 ; 4.547 ; Rise       ; CLOCK_50                     ;
;  LEDR[1]       ; CLOCK_50                     ; 4.643 ; 4.643 ; Rise       ; CLOCK_50                     ;
;  LEDR[2]       ; CLOCK_50                     ; 4.800 ; 4.800 ; Rise       ; CLOCK_50                     ;
;  LEDR[3]       ; CLOCK_50                     ; 4.651 ; 4.651 ; Rise       ; CLOCK_50                     ;
;  LEDR[4]       ; CLOCK_50                     ; 4.614 ; 4.614 ; Rise       ; CLOCK_50                     ;
;  LEDR[5]       ; CLOCK_50                     ; 5.245 ; 5.245 ; Rise       ; CLOCK_50                     ;
;  LEDR[6]       ; CLOCK_50                     ; 5.106 ; 5.106 ; Rise       ; CLOCK_50                     ;
;  LEDR[7]       ; CLOCK_50                     ; 5.026 ; 5.026 ; Rise       ; CLOCK_50                     ;
; SRAM_LB_N      ; CLOCK_50                     ; 5.013 ; 5.013 ; Rise       ; CLOCK_50                     ;
; SRAM_UB_N      ; CLOCK_50                     ; 4.933 ; 4.933 ; Rise       ; CLOCK_50                     ;
; SRAM_WE_N      ; CLOCK_50                     ; 4.624 ; 4.624 ; Rise       ; CLOCK_50                     ;
; PS2_DAT        ; counter_div_clk[2]           ; 4.715 ; 4.715 ; Rise       ; counter_div_clk[2]           ;
; SRAM_ADDR[*]   ; counter_div_clk[2]           ; 4.493 ; 4.493 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[0]  ; counter_div_clk[2]           ; 5.207 ; 5.207 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[1]  ; counter_div_clk[2]           ; 5.043 ; 5.043 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[2]  ; counter_div_clk[2]           ; 4.784 ; 4.784 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[3]  ; counter_div_clk[2]           ; 5.395 ; 5.395 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[4]  ; counter_div_clk[2]           ; 5.755 ; 5.755 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[5]  ; counter_div_clk[2]           ; 5.511 ; 5.511 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[6]  ; counter_div_clk[2]           ; 5.369 ; 5.369 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[7]  ; counter_div_clk[2]           ; 5.117 ; 5.117 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[8]  ; counter_div_clk[2]           ; 4.723 ; 4.723 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[9]  ; counter_div_clk[2]           ; 5.220 ; 5.220 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[10] ; counter_div_clk[2]           ; 4.493 ; 4.493 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[11] ; counter_div_clk[2]           ; 4.625 ; 4.625 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[12] ; counter_div_clk[2]           ; 5.564 ; 5.564 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[13] ; counter_div_clk[2]           ; 5.283 ; 5.283 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_ADDR[14] ; counter_div_clk[2]           ; 4.957 ; 4.957 ; Rise       ; counter_div_clk[2]           ;
; SRAM_DQ[*]     ; counter_div_clk[2]           ; 4.147 ; 4.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[0]    ; counter_div_clk[2]           ; 5.058 ; 5.058 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[1]    ; counter_div_clk[2]           ; 5.110 ; 5.110 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[2]    ; counter_div_clk[2]           ; 5.508 ; 5.508 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[3]    ; counter_div_clk[2]           ; 4.997 ; 4.997 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[4]    ; counter_div_clk[2]           ; 5.407 ; 5.407 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[5]    ; counter_div_clk[2]           ; 4.716 ; 4.716 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[6]    ; counter_div_clk[2]           ; 4.892 ; 4.892 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[7]    ; counter_div_clk[2]           ; 4.886 ; 4.886 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[8]    ; counter_div_clk[2]           ; 4.706 ; 4.706 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[9]    ; counter_div_clk[2]           ; 4.147 ; 4.147 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[10]   ; counter_div_clk[2]           ; 4.932 ; 4.932 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[11]   ; counter_div_clk[2]           ; 5.109 ; 5.109 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[12]   ; counter_div_clk[2]           ; 4.936 ; 4.936 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[13]   ; counter_div_clk[2]           ; 4.328 ; 4.328 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[14]   ; counter_div_clk[2]           ; 4.696 ; 4.696 ; Rise       ; counter_div_clk[2]           ;
;  SRAM_DQ[15]   ; counter_div_clk[2]           ; 4.828 ; 4.828 ; Rise       ; counter_div_clk[2]           ;
; SRAM_LB_N      ; counter_div_clk[2]           ; 4.236 ; 4.236 ; Rise       ; counter_div_clk[2]           ;
; SRAM_UB_N      ; counter_div_clk[2]           ; 4.150 ; 4.150 ; Rise       ; counter_div_clk[2]           ;
; SRAM_WE_N      ; counter_div_clk[2]           ; 5.792 ; 5.792 ; Rise       ; counter_div_clk[2]           ;
; VGA_B[*]       ; vga_controller:vga|clk_25mhz ; 4.695 ; 4.695 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[0]      ; vga_controller:vga|clk_25mhz ; 4.725 ; 4.725 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[1]      ; vga_controller:vga|clk_25mhz ; 5.053 ; 5.053 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[2]      ; vga_controller:vga|clk_25mhz ; 4.695 ; 4.695 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_B[3]      ; vga_controller:vga|clk_25mhz ; 5.034 ; 5.034 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_G[*]       ; vga_controller:vga|clk_25mhz ; 4.886 ; 4.886 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[0]      ; vga_controller:vga|clk_25mhz ; 4.886 ; 4.886 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[1]      ; vga_controller:vga|clk_25mhz ; 5.104 ; 5.104 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[2]      ; vga_controller:vga|clk_25mhz ; 5.003 ; 5.003 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_G[3]      ; vga_controller:vga|clk_25mhz ; 4.897 ; 4.897 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_HS         ; vga_controller:vga|clk_25mhz ; 4.891 ; 4.891 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_R[*]       ; vga_controller:vga|clk_25mhz ; 4.792 ; 4.792 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[0]      ; vga_controller:vga|clk_25mhz ; 4.867 ; 4.867 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[1]      ; vga_controller:vga|clk_25mhz ; 4.972 ; 4.972 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[2]      ; vga_controller:vga|clk_25mhz ; 4.792 ; 4.792 ; Rise       ; vga_controller:vga|clk_25mhz ;
;  VGA_R[3]      ; vga_controller:vga|clk_25mhz ; 5.057 ; 5.057 ; Rise       ; vga_controller:vga|clk_25mhz ;
; VGA_VS         ; vga_controller:vga|clk_25mhz ; 4.514 ; 4.514 ; Rise       ; vga_controller:vga|clk_25mhz ;
+----------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                              ; CLOCK_50                                              ; 1800         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; CLOCK_50                                              ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; CLOCK_50                                              ; 1            ; 1        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; 2            ; 0        ; 0        ; 0        ;
; CLOCK_50                                              ; counter_div_clk[2]                                    ; 129          ; 0        ; 0        ; 0        ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2]                                    ; 18           ; 15       ; 0        ; 0        ;
; counter_div_clk[2]                                    ; counter_div_clk[2]                                    ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                                                 ; counter_div_clk[2]                                    ; 88           ; 114      ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; counter_div_clk[2]                                    ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; vga_controller:vga|clk_25mhz                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; vga_controller:vga|clk_25mhz                          ; 3584         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                              ; CLOCK_50                                              ; 1800         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; CLOCK_50                                              ; > 2147483647 ; 1        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; CLOCK_50                                              ; 1            ; 1        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; controlador_IO:io|interruptores:sw0|current_interrupt ; 2            ; 0        ; 0        ; 0        ;
; CLOCK_50                                              ; counter_div_clk[2]                                    ; 129          ; 0        ; 0        ; 0        ;
; controlador_IO:io|interruptores:sw0|current_interrupt ; counter_div_clk[2]                                    ; 18           ; 15       ; 0        ; 0        ;
; counter_div_clk[2]                                    ; counter_div_clk[2]                                    ; > 2147483647 ; 0        ; 0        ; 0        ;
; SW[9]                                                 ; counter_div_clk[2]                                    ; 88           ; 114      ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; counter_div_clk[2]                                    ; 1728         ; 0        ; 0        ; 0        ;
; counter_div_clk[2]                                    ; vga_controller:vga|clk_25mhz                          ; > 2147483647 ; 0        ; 0        ; 0        ;
; vga_controller:vga|clk_25mhz                          ; vga_controller:vga|clk_25mhz                          ; 3584         ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 35       ; 35       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+------------+------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------+----------+----------+----------+----------+
; SW[9]      ; CLOCK_50                     ; 1        ; 1        ; 0        ; 0        ;
; SW[9]      ; counter_div_clk[2]           ; 35       ; 35       ; 0        ; 0        ;
; SW[9]      ; vga_controller:vga|clk_25mhz ; 20       ; 20       ; 0        ; 0        ;
+------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 31    ; 31    ;
; Unconstrained Input Port Paths  ; 392   ; 392   ;
; Unconstrained Output Ports      ; 93    ; 93    ;
; Unconstrained Output Port Paths ; 11163 ; 11163 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 12 11:05:49 2017
Info: Command: quartus_sta sisa -c sisa
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sisa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter_div_clk[2] counter_div_clk[2]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name vga_controller:vga|clk_25mhz vga_controller:vga|clk_25mhz
    Info (332105): create_clock -period 1.000 -name SW[9] SW[9]
    Info (332105): create_clock -period 1.000 -name controlador_IO:io|interruptores:sw0|current_interrupt controlador_IO:io|interruptores:sw0|current_interrupt
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -70.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -70.718    -12310.524 counter_div_clk[2] 
    Info (332119):   -69.346    -14997.341 vga_controller:vga|clk_25mhz 
    Info (332119):   -66.505     -6229.343 CLOCK_50 
    Info (332119):    -0.097        -0.097 controlador_IO:io|interruptores:sw0|current_interrupt 
Info (332146): Worst-case hold slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -30.232 counter_div_clk[2] 
    Info (332119):    -2.690        -5.372 CLOCK_50 
    Info (332119):    -0.197        -0.197 controlador_IO:io|interruptores:sw0|current_interrupt 
    Info (332119):     0.445         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case recovery slack is -0.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.758        -1.023 counter_div_clk[2] 
    Info (332119):    -0.140        -2.794 vga_controller:vga|clk_25mhz 
    Info (332119):     0.291         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.357
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.357        -8.131 counter_div_clk[2] 
    Info (332119):    -0.039        -0.039 CLOCK_50 
    Info (332119):     0.391         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1807.736 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.631     -1064.771 CLOCK_50 
    Info (332119):    -1.631        -1.631 SW[9] 
    Info (332119):    -0.611      -465.582 counter_div_clk[2] 
    Info (332119):     0.500         0.000 controlador_IO:io|interruptores:sw0|current_interrupt 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -25.547
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -25.547     -4339.564 counter_div_clk[2] 
    Info (332119):   -25.159     -5305.179 vga_controller:vga|clk_25mhz 
    Info (332119):   -23.929     -1685.181 CLOCK_50 
    Info (332119):     0.469         0.000 controlador_IO:io|interruptores:sw0|current_interrupt 
Info (332146): Worst-case hold slack is -1.738
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.738       -26.252 counter_div_clk[2] 
    Info (332119):    -1.720        -3.433 CLOCK_50 
    Info (332119):     0.069         0.000 controlador_IO:io|interruptores:sw0|current_interrupt 
    Info (332119):     0.215         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case recovery slack is -0.578
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.578        -0.928 counter_div_clk[2] 
    Info (332119):     0.111         0.000 vga_controller:vga|clk_25mhz 
    Info (332119):     0.408         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is -0.053
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.053        -1.179 counter_div_clk[2] 
    Info (332119):    -0.028        -0.028 CLOCK_50 
    Info (332119):     0.268         0.000 vga_controller:vga|clk_25mhz 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1425.728 vga_controller:vga|clk_25mhz 
    Info (332119):    -1.380      -871.380 CLOCK_50 
    Info (332119):    -1.380        -1.380 SW[9] 
    Info (332119):    -0.500      -381.000 counter_div_clk[2] 
    Info (332119):     0.500         0.000 controlador_IO:io|interruptores:sw0|current_interrupt 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 538 megabytes
    Info: Processing ended: Fri May 12 11:05:52 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


