// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_udiv438,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        partial_max_23_out,
        partial_max_23_out_ap_vld,
        partial_max_22_out,
        partial_max_22_out_ap_vld,
        partial_max_21_out,
        partial_max_21_out_ap_vld,
        partial_max_20_out,
        partial_max_20_out_ap_vld,
        partial_max_19_out,
        partial_max_19_out_ap_vld,
        partial_max_18_out,
        partial_max_18_out_ap_vld,
        partial_max_17_out,
        partial_max_17_out_ap_vld,
        partial_max_16_out,
        partial_max_16_out_ap_vld,
        partial_max_15_out,
        partial_max_15_out_ap_vld,
        partial_max_14_out,
        partial_max_14_out_ap_vld,
        partial_max_13_out,
        partial_max_13_out_ap_vld,
        partial_max_12_out,
        partial_max_12_out_ap_vld,
        partial_max_11_out,
        partial_max_11_out_ap_vld,
        partial_max_10_out,
        partial_max_10_out_ap_vld,
        partial_max_9_out,
        partial_max_9_out_ap_vld,
        partial_max_8_out,
        partial_max_8_out_ap_vld,
        partial_max_7_out,
        partial_max_7_out_ap_vld,
        partial_max_6_out,
        partial_max_6_out_ap_vld,
        partial_max_5_out,
        partial_max_5_out_ap_vld,
        partial_max_4_out,
        partial_max_4_out_ap_vld,
        partial_max_3_out,
        partial_max_3_out_ap_vld,
        partial_max_2_out,
        partial_max_2_out_ap_vld,
        partial_max_1_out,
        partial_max_1_out_ap_vld,
        partial_max_out,
        partial_max_out_ap_vld,
        grp_fmaxf_fu_1803_p_din1,
        grp_fmaxf_fu_1803_p_din2,
        grp_fmaxf_fu_1803_p_dout0,
        grp_fmaxf_fu_1803_p_ready,
        grp_fmaxf_fu_1809_p_din1,
        grp_fmaxf_fu_1809_p_din2,
        grp_fmaxf_fu_1809_p_dout0,
        grp_fmaxf_fu_1809_p_ready,
        local_max_33_fmaxf_fu_4598_p_din1,
        local_max_33_fmaxf_fu_4598_p_din2,
        local_max_33_fmaxf_fu_4598_p_dout0,
        local_max_33_fmaxf_fu_4598_p_ready,
        local_max_34_fmaxf_fu_4603_p_din1,
        local_max_34_fmaxf_fu_4603_p_din2,
        local_max_34_fmaxf_fu_4603_p_dout0,
        local_max_34_fmaxf_fu_4603_p_ready,
        local_max_35_fmaxf_fu_4608_p_din1,
        local_max_35_fmaxf_fu_4608_p_din2,
        local_max_35_fmaxf_fu_4608_p_dout0,
        local_max_35_fmaxf_fu_4608_p_ready,
        local_max_36_fmaxf_fu_4613_p_din1,
        local_max_36_fmaxf_fu_4613_p_din2,
        local_max_36_fmaxf_fu_4613_p_dout0,
        local_max_36_fmaxf_fu_4613_p_ready,
        local_max_37_fmaxf_fu_4618_p_din1,
        local_max_37_fmaxf_fu_4618_p_din2,
        local_max_37_fmaxf_fu_4618_p_dout0,
        local_max_37_fmaxf_fu_4618_p_ready,
        local_max_38_fmaxf_fu_4623_p_din1,
        local_max_38_fmaxf_fu_4623_p_din2,
        local_max_38_fmaxf_fu_4623_p_dout0,
        local_max_38_fmaxf_fu_4623_p_ready,
        local_max_39_fmaxf_fu_4628_p_din1,
        local_max_39_fmaxf_fu_4628_p_din2,
        local_max_39_fmaxf_fu_4628_p_dout0,
        local_max_39_fmaxf_fu_4628_p_ready,
        local_max_3_fmaxf_fu_4633_p_din1,
        local_max_3_fmaxf_fu_4633_p_din2,
        local_max_3_fmaxf_fu_4633_p_dout0,
        local_max_3_fmaxf_fu_4633_p_ready,
        local_max_40_fmaxf_fu_4638_p_din1,
        local_max_40_fmaxf_fu_4638_p_din2,
        local_max_40_fmaxf_fu_4638_p_dout0,
        local_max_40_fmaxf_fu_4638_p_ready,
        local_max_41_fmaxf_fu_4643_p_din1,
        local_max_41_fmaxf_fu_4643_p_din2,
        local_max_41_fmaxf_fu_4643_p_dout0,
        local_max_41_fmaxf_fu_4643_p_ready,
        local_max_42_fmaxf_fu_4648_p_din1,
        local_max_42_fmaxf_fu_4648_p_din2,
        local_max_42_fmaxf_fu_4648_p_dout0,
        local_max_42_fmaxf_fu_4648_p_ready,
        local_max_43_fmaxf_fu_4653_p_din1,
        local_max_43_fmaxf_fu_4653_p_din2,
        local_max_43_fmaxf_fu_4653_p_dout0,
        local_max_43_fmaxf_fu_4653_p_ready,
        local_max_44_fmaxf_fu_4658_p_din1,
        local_max_44_fmaxf_fu_4658_p_din2,
        local_max_44_fmaxf_fu_4658_p_dout0,
        local_max_44_fmaxf_fu_4658_p_ready,
        local_max_45_fmaxf_fu_4663_p_din1,
        local_max_45_fmaxf_fu_4663_p_din2,
        local_max_45_fmaxf_fu_4663_p_dout0,
        local_max_45_fmaxf_fu_4663_p_ready,
        local_max_46_fmaxf_fu_4668_p_din1,
        local_max_46_fmaxf_fu_4668_p_din2,
        local_max_46_fmaxf_fu_4668_p_dout0,
        local_max_46_fmaxf_fu_4668_p_ready,
        local_max_47_fmaxf_fu_4673_p_din1,
        local_max_47_fmaxf_fu_4673_p_din2,
        local_max_47_fmaxf_fu_4673_p_dout0,
        local_max_47_fmaxf_fu_4673_p_ready,
        local_max_48_fmaxf_fu_4678_p_din1,
        local_max_48_fmaxf_fu_4678_p_din2,
        local_max_48_fmaxf_fu_4678_p_dout0,
        local_max_48_fmaxf_fu_4678_p_ready,
        local_max_49_fmaxf_fu_4683_p_din1,
        local_max_49_fmaxf_fu_4683_p_din2,
        local_max_49_fmaxf_fu_4683_p_dout0,
        local_max_49_fmaxf_fu_4683_p_ready,
        local_max_4_fmaxf_fu_4688_p_din1,
        local_max_4_fmaxf_fu_4688_p_din2,
        local_max_4_fmaxf_fu_4688_p_dout0,
        local_max_4_fmaxf_fu_4688_p_ready,
        local_max_50_fmaxf_fu_4693_p_din1,
        local_max_50_fmaxf_fu_4693_p_din2,
        local_max_50_fmaxf_fu_4693_p_dout0,
        local_max_50_fmaxf_fu_4693_p_ready,
        local_max_51_fmaxf_fu_4698_p_din1,
        local_max_51_fmaxf_fu_4698_p_din2,
        local_max_51_fmaxf_fu_4698_p_dout0,
        local_max_51_fmaxf_fu_4698_p_ready,
        local_max_52_fmaxf_fu_4703_p_din1,
        local_max_52_fmaxf_fu_4703_p_din2,
        local_max_52_fmaxf_fu_4703_p_dout0,
        local_max_52_fmaxf_fu_4703_p_ready,
        local_max_53_fmaxf_fu_4708_p_din1,
        local_max_53_fmaxf_fu_4708_p_din2,
        local_max_53_fmaxf_fu_4708_p_dout0,
        local_max_53_fmaxf_fu_4708_p_ready,
        local_max_55_fmaxf_fu_4713_p_din1,
        local_max_55_fmaxf_fu_4713_p_din2,
        local_max_55_fmaxf_fu_4713_p_dout0,
        local_max_55_fmaxf_fu_4713_p_ready,
        local_max_5_fmaxf_fu_4718_p_din1,
        local_max_5_fmaxf_fu_4718_p_din2,
        local_max_5_fmaxf_fu_4718_p_dout0,
        local_max_5_fmaxf_fu_4718_p_ready,
        local_max_6_fmaxf_fu_4723_p_din1,
        local_max_6_fmaxf_fu_4723_p_din2,
        local_max_6_fmaxf_fu_4723_p_dout0,
        local_max_6_fmaxf_fu_4723_p_ready,
        local_max_7_fmaxf_fu_4728_p_din1,
        local_max_7_fmaxf_fu_4728_p_din2,
        local_max_7_fmaxf_fu_4728_p_dout0,
        local_max_7_fmaxf_fu_4728_p_ready,
        local_max_8_fmaxf_fu_4733_p_din1,
        local_max_8_fmaxf_fu_4733_p_din2,
        local_max_8_fmaxf_fu_4733_p_dout0,
        local_max_8_fmaxf_fu_4733_p_ready,
        local_max_9_fmaxf_fu_4738_p_din1,
        local_max_9_fmaxf_fu_4738_p_din2,
        local_max_9_fmaxf_fu_4738_p_dout0,
        local_max_9_fmaxf_fu_4738_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] p_udiv438;
output  [10:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [10:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [10:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [10:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [10:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [10:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [10:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [10:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [10:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [10:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [10:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [10:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [10:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [10:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [10:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [10:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [10:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
output  [10:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
output  [10:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
output  [10:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
output  [10:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
output  [10:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
output  [10:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
output  [10:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
output  [10:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
output  [10:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
output  [10:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
output  [10:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
output  [10:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
output  [10:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
output  [10:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
output  [10:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
output  [31:0] partial_max_23_out;
output   partial_max_23_out_ap_vld;
output  [31:0] partial_max_22_out;
output   partial_max_22_out_ap_vld;
output  [31:0] partial_max_21_out;
output   partial_max_21_out_ap_vld;
output  [31:0] partial_max_20_out;
output   partial_max_20_out_ap_vld;
output  [31:0] partial_max_19_out;
output   partial_max_19_out_ap_vld;
output  [31:0] partial_max_18_out;
output   partial_max_18_out_ap_vld;
output  [31:0] partial_max_17_out;
output   partial_max_17_out_ap_vld;
output  [31:0] partial_max_16_out;
output   partial_max_16_out_ap_vld;
output  [31:0] partial_max_15_out;
output   partial_max_15_out_ap_vld;
output  [31:0] partial_max_14_out;
output   partial_max_14_out_ap_vld;
output  [31:0] partial_max_13_out;
output   partial_max_13_out_ap_vld;
output  [31:0] partial_max_12_out;
output   partial_max_12_out_ap_vld;
output  [31:0] partial_max_11_out;
output   partial_max_11_out_ap_vld;
output  [31:0] partial_max_10_out;
output   partial_max_10_out_ap_vld;
output  [31:0] partial_max_9_out;
output   partial_max_9_out_ap_vld;
output  [31:0] partial_max_8_out;
output   partial_max_8_out_ap_vld;
output  [31:0] partial_max_7_out;
output   partial_max_7_out_ap_vld;
output  [31:0] partial_max_6_out;
output   partial_max_6_out_ap_vld;
output  [31:0] partial_max_5_out;
output   partial_max_5_out_ap_vld;
output  [31:0] partial_max_4_out;
output   partial_max_4_out_ap_vld;
output  [31:0] partial_max_3_out;
output   partial_max_3_out_ap_vld;
output  [31:0] partial_max_2_out;
output   partial_max_2_out_ap_vld;
output  [31:0] partial_max_1_out;
output   partial_max_1_out_ap_vld;
output  [31:0] partial_max_out;
output   partial_max_out_ap_vld;
output  [31:0] grp_fmaxf_fu_1803_p_din1;
output  [31:0] grp_fmaxf_fu_1803_p_din2;
input  [31:0] grp_fmaxf_fu_1803_p_dout0;
input   grp_fmaxf_fu_1803_p_ready;
output  [31:0] grp_fmaxf_fu_1809_p_din1;
output  [31:0] grp_fmaxf_fu_1809_p_din2;
input  [31:0] grp_fmaxf_fu_1809_p_dout0;
input   grp_fmaxf_fu_1809_p_ready;
output  [31:0] local_max_33_fmaxf_fu_4598_p_din1;
output  [31:0] local_max_33_fmaxf_fu_4598_p_din2;
input  [31:0] local_max_33_fmaxf_fu_4598_p_dout0;
input   local_max_33_fmaxf_fu_4598_p_ready;
output  [31:0] local_max_34_fmaxf_fu_4603_p_din1;
output  [31:0] local_max_34_fmaxf_fu_4603_p_din2;
input  [31:0] local_max_34_fmaxf_fu_4603_p_dout0;
input   local_max_34_fmaxf_fu_4603_p_ready;
output  [31:0] local_max_35_fmaxf_fu_4608_p_din1;
output  [31:0] local_max_35_fmaxf_fu_4608_p_din2;
input  [31:0] local_max_35_fmaxf_fu_4608_p_dout0;
input   local_max_35_fmaxf_fu_4608_p_ready;
output  [31:0] local_max_36_fmaxf_fu_4613_p_din1;
output  [31:0] local_max_36_fmaxf_fu_4613_p_din2;
input  [31:0] local_max_36_fmaxf_fu_4613_p_dout0;
input   local_max_36_fmaxf_fu_4613_p_ready;
output  [31:0] local_max_37_fmaxf_fu_4618_p_din1;
output  [31:0] local_max_37_fmaxf_fu_4618_p_din2;
input  [31:0] local_max_37_fmaxf_fu_4618_p_dout0;
input   local_max_37_fmaxf_fu_4618_p_ready;
output  [31:0] local_max_38_fmaxf_fu_4623_p_din1;
output  [31:0] local_max_38_fmaxf_fu_4623_p_din2;
input  [31:0] local_max_38_fmaxf_fu_4623_p_dout0;
input   local_max_38_fmaxf_fu_4623_p_ready;
output  [31:0] local_max_39_fmaxf_fu_4628_p_din1;
output  [31:0] local_max_39_fmaxf_fu_4628_p_din2;
input  [31:0] local_max_39_fmaxf_fu_4628_p_dout0;
input   local_max_39_fmaxf_fu_4628_p_ready;
output  [31:0] local_max_3_fmaxf_fu_4633_p_din1;
output  [31:0] local_max_3_fmaxf_fu_4633_p_din2;
input  [31:0] local_max_3_fmaxf_fu_4633_p_dout0;
input   local_max_3_fmaxf_fu_4633_p_ready;
output  [31:0] local_max_40_fmaxf_fu_4638_p_din1;
output  [31:0] local_max_40_fmaxf_fu_4638_p_din2;
input  [31:0] local_max_40_fmaxf_fu_4638_p_dout0;
input   local_max_40_fmaxf_fu_4638_p_ready;
output  [31:0] local_max_41_fmaxf_fu_4643_p_din1;
output  [31:0] local_max_41_fmaxf_fu_4643_p_din2;
input  [31:0] local_max_41_fmaxf_fu_4643_p_dout0;
input   local_max_41_fmaxf_fu_4643_p_ready;
output  [31:0] local_max_42_fmaxf_fu_4648_p_din1;
output  [31:0] local_max_42_fmaxf_fu_4648_p_din2;
input  [31:0] local_max_42_fmaxf_fu_4648_p_dout0;
input   local_max_42_fmaxf_fu_4648_p_ready;
output  [31:0] local_max_43_fmaxf_fu_4653_p_din1;
output  [31:0] local_max_43_fmaxf_fu_4653_p_din2;
input  [31:0] local_max_43_fmaxf_fu_4653_p_dout0;
input   local_max_43_fmaxf_fu_4653_p_ready;
output  [31:0] local_max_44_fmaxf_fu_4658_p_din1;
output  [31:0] local_max_44_fmaxf_fu_4658_p_din2;
input  [31:0] local_max_44_fmaxf_fu_4658_p_dout0;
input   local_max_44_fmaxf_fu_4658_p_ready;
output  [31:0] local_max_45_fmaxf_fu_4663_p_din1;
output  [31:0] local_max_45_fmaxf_fu_4663_p_din2;
input  [31:0] local_max_45_fmaxf_fu_4663_p_dout0;
input   local_max_45_fmaxf_fu_4663_p_ready;
output  [31:0] local_max_46_fmaxf_fu_4668_p_din1;
output  [31:0] local_max_46_fmaxf_fu_4668_p_din2;
input  [31:0] local_max_46_fmaxf_fu_4668_p_dout0;
input   local_max_46_fmaxf_fu_4668_p_ready;
output  [31:0] local_max_47_fmaxf_fu_4673_p_din1;
output  [31:0] local_max_47_fmaxf_fu_4673_p_din2;
input  [31:0] local_max_47_fmaxf_fu_4673_p_dout0;
input   local_max_47_fmaxf_fu_4673_p_ready;
output  [31:0] local_max_48_fmaxf_fu_4678_p_din1;
output  [31:0] local_max_48_fmaxf_fu_4678_p_din2;
input  [31:0] local_max_48_fmaxf_fu_4678_p_dout0;
input   local_max_48_fmaxf_fu_4678_p_ready;
output  [31:0] local_max_49_fmaxf_fu_4683_p_din1;
output  [31:0] local_max_49_fmaxf_fu_4683_p_din2;
input  [31:0] local_max_49_fmaxf_fu_4683_p_dout0;
input   local_max_49_fmaxf_fu_4683_p_ready;
output  [31:0] local_max_4_fmaxf_fu_4688_p_din1;
output  [31:0] local_max_4_fmaxf_fu_4688_p_din2;
input  [31:0] local_max_4_fmaxf_fu_4688_p_dout0;
input   local_max_4_fmaxf_fu_4688_p_ready;
output  [31:0] local_max_50_fmaxf_fu_4693_p_din1;
output  [31:0] local_max_50_fmaxf_fu_4693_p_din2;
input  [31:0] local_max_50_fmaxf_fu_4693_p_dout0;
input   local_max_50_fmaxf_fu_4693_p_ready;
output  [31:0] local_max_51_fmaxf_fu_4698_p_din1;
output  [31:0] local_max_51_fmaxf_fu_4698_p_din2;
input  [31:0] local_max_51_fmaxf_fu_4698_p_dout0;
input   local_max_51_fmaxf_fu_4698_p_ready;
output  [31:0] local_max_52_fmaxf_fu_4703_p_din1;
output  [31:0] local_max_52_fmaxf_fu_4703_p_din2;
input  [31:0] local_max_52_fmaxf_fu_4703_p_dout0;
input   local_max_52_fmaxf_fu_4703_p_ready;
output  [31:0] local_max_53_fmaxf_fu_4708_p_din1;
output  [31:0] local_max_53_fmaxf_fu_4708_p_din2;
input  [31:0] local_max_53_fmaxf_fu_4708_p_dout0;
input   local_max_53_fmaxf_fu_4708_p_ready;
output  [31:0] local_max_55_fmaxf_fu_4713_p_din1;
output  [31:0] local_max_55_fmaxf_fu_4713_p_din2;
input  [31:0] local_max_55_fmaxf_fu_4713_p_dout0;
input   local_max_55_fmaxf_fu_4713_p_ready;
output  [31:0] local_max_5_fmaxf_fu_4718_p_din1;
output  [31:0] local_max_5_fmaxf_fu_4718_p_din2;
input  [31:0] local_max_5_fmaxf_fu_4718_p_dout0;
input   local_max_5_fmaxf_fu_4718_p_ready;
output  [31:0] local_max_6_fmaxf_fu_4723_p_din1;
output  [31:0] local_max_6_fmaxf_fu_4723_p_din2;
input  [31:0] local_max_6_fmaxf_fu_4723_p_dout0;
input   local_max_6_fmaxf_fu_4723_p_ready;
output  [31:0] local_max_7_fmaxf_fu_4728_p_din1;
output  [31:0] local_max_7_fmaxf_fu_4728_p_din2;
input  [31:0] local_max_7_fmaxf_fu_4728_p_dout0;
input   local_max_7_fmaxf_fu_4728_p_ready;
output  [31:0] local_max_8_fmaxf_fu_4733_p_din1;
output  [31:0] local_max_8_fmaxf_fu_4733_p_din2;
input  [31:0] local_max_8_fmaxf_fu_4733_p_dout0;
input   local_max_8_fmaxf_fu_4733_p_ready;
output  [31:0] local_max_9_fmaxf_fu_4738_p_din1;
output  [31:0] local_max_9_fmaxf_fu_4738_p_din2;
input  [31:0] local_max_9_fmaxf_fu_4738_p_dout0;
input   local_max_9_fmaxf_fu_4738_p_ready;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg x_16_ce0;
reg x_17_ce0;
reg x_18_ce0;
reg x_19_ce0;
reg x_20_ce0;
reg x_21_ce0;
reg x_22_ce0;
reg x_23_ce0;
reg x_24_ce0;
reg x_25_ce0;
reg x_26_ce0;
reg x_27_ce0;
reg x_28_ce0;
reg x_29_ce0;
reg x_30_ce0;
reg x_31_ce0;
reg partial_max_23_out_ap_vld;
reg partial_max_22_out_ap_vld;
reg partial_max_21_out_ap_vld;
reg partial_max_20_out_ap_vld;
reg partial_max_19_out_ap_vld;
reg partial_max_18_out_ap_vld;
reg partial_max_17_out_ap_vld;
reg partial_max_16_out_ap_vld;
reg partial_max_15_out_ap_vld;
reg partial_max_14_out_ap_vld;
reg partial_max_13_out_ap_vld;
reg partial_max_12_out_ap_vld;
reg partial_max_11_out_ap_vld;
reg partial_max_10_out_ap_vld;
reg partial_max_9_out_ap_vld;
reg partial_max_8_out_ap_vld;
reg partial_max_7_out_ap_vld;
reg partial_max_6_out_ap_vld;
reg partial_max_5_out_ap_vld;
reg partial_max_4_out_ap_vld;
reg partial_max_3_out_ap_vld;
reg partial_max_2_out_ap_vld;
reg partial_max_1_out_ap_vld;
reg partial_max_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1222_fu_1246_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln1222_reg_2127;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter1_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter2_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter3_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter4_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter5_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter6_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter7_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter8_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter9_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter10_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter11_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter12_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter13_reg;
reg   [0:0] icmp_ln1222_reg_2127_pp0_iter14_reg;
wire   [4:0] lshr_ln_fu_1252_p4;
reg   [4:0] lshr_ln_reg_2131;
reg   [4:0] lshr_ln_reg_2131_pp0_iter1_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter2_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter3_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter4_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter5_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter6_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter7_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter8_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter9_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter10_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter11_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter12_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter13_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter14_reg;
reg   [4:0] lshr_ln_reg_2131_pp0_iter15_reg;
reg   [31:0] x_3_load_reg_2296;
reg   [31:0] x_4_load_reg_2301;
reg   [31:0] x_5_load_reg_2306;
reg   [31:0] x_5_load_reg_2306_pp0_iter2_reg;
reg   [31:0] x_6_load_reg_2311;
reg   [31:0] x_6_load_reg_2311_pp0_iter2_reg;
reg   [31:0] x_7_load_reg_2316;
reg   [31:0] x_7_load_reg_2316_pp0_iter2_reg;
reg   [31:0] x_7_load_reg_2316_pp0_iter3_reg;
reg   [31:0] x_8_load_reg_2321;
reg   [31:0] x_8_load_reg_2321_pp0_iter2_reg;
reg   [31:0] x_8_load_reg_2321_pp0_iter3_reg;
reg   [31:0] x_9_load_reg_2326;
reg   [31:0] x_9_load_reg_2326_pp0_iter2_reg;
reg   [31:0] x_9_load_reg_2326_pp0_iter3_reg;
reg   [31:0] x_9_load_reg_2326_pp0_iter4_reg;
reg   [31:0] x_10_load_reg_2331;
reg   [31:0] x_10_load_reg_2331_pp0_iter2_reg;
reg   [31:0] x_10_load_reg_2331_pp0_iter3_reg;
reg   [31:0] x_10_load_reg_2331_pp0_iter4_reg;
reg   [31:0] x_11_load_reg_2336;
reg   [31:0] x_11_load_reg_2336_pp0_iter2_reg;
reg   [31:0] x_11_load_reg_2336_pp0_iter3_reg;
reg   [31:0] x_11_load_reg_2336_pp0_iter4_reg;
reg   [31:0] x_11_load_reg_2336_pp0_iter5_reg;
reg   [31:0] x_12_load_reg_2341;
reg   [31:0] x_12_load_reg_2341_pp0_iter2_reg;
reg   [31:0] x_12_load_reg_2341_pp0_iter3_reg;
reg   [31:0] x_12_load_reg_2341_pp0_iter4_reg;
reg   [31:0] x_12_load_reg_2341_pp0_iter5_reg;
reg   [31:0] x_13_load_reg_2346;
reg   [31:0] x_13_load_reg_2346_pp0_iter2_reg;
reg   [31:0] x_13_load_reg_2346_pp0_iter3_reg;
reg   [31:0] x_13_load_reg_2346_pp0_iter4_reg;
reg   [31:0] x_13_load_reg_2346_pp0_iter5_reg;
reg   [31:0] x_13_load_reg_2346_pp0_iter6_reg;
reg   [31:0] x_14_load_reg_2351;
reg   [31:0] x_14_load_reg_2351_pp0_iter2_reg;
reg   [31:0] x_14_load_reg_2351_pp0_iter3_reg;
reg   [31:0] x_14_load_reg_2351_pp0_iter4_reg;
reg   [31:0] x_14_load_reg_2351_pp0_iter5_reg;
reg   [31:0] x_14_load_reg_2351_pp0_iter6_reg;
reg   [31:0] x_15_load_reg_2356;
reg   [31:0] x_15_load_reg_2356_pp0_iter2_reg;
reg   [31:0] x_15_load_reg_2356_pp0_iter3_reg;
reg   [31:0] x_15_load_reg_2356_pp0_iter4_reg;
reg   [31:0] x_15_load_reg_2356_pp0_iter5_reg;
reg   [31:0] x_15_load_reg_2356_pp0_iter6_reg;
reg   [31:0] x_15_load_reg_2356_pp0_iter7_reg;
reg   [31:0] x_16_load_reg_2361;
reg   [31:0] x_16_load_reg_2361_pp0_iter2_reg;
reg   [31:0] x_16_load_reg_2361_pp0_iter3_reg;
reg   [31:0] x_16_load_reg_2361_pp0_iter4_reg;
reg   [31:0] x_16_load_reg_2361_pp0_iter5_reg;
reg   [31:0] x_16_load_reg_2361_pp0_iter6_reg;
reg   [31:0] x_16_load_reg_2361_pp0_iter7_reg;
reg   [31:0] x_17_load_reg_2366;
reg   [31:0] x_17_load_reg_2366_pp0_iter2_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter3_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter4_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter5_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter6_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter7_reg;
reg   [31:0] x_17_load_reg_2366_pp0_iter8_reg;
reg   [31:0] x_18_load_reg_2371;
reg   [31:0] x_18_load_reg_2371_pp0_iter2_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter3_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter4_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter5_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter6_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter7_reg;
reg   [31:0] x_18_load_reg_2371_pp0_iter8_reg;
reg   [31:0] x_19_load_reg_2376;
reg   [31:0] x_19_load_reg_2376_pp0_iter2_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter3_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter4_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter5_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter6_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter7_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter8_reg;
reg   [31:0] x_19_load_reg_2376_pp0_iter9_reg;
reg   [31:0] x_20_load_reg_2381;
reg   [31:0] x_20_load_reg_2381_pp0_iter2_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter3_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter4_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter5_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter6_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter7_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter8_reg;
reg   [31:0] x_20_load_reg_2381_pp0_iter9_reg;
reg   [31:0] x_21_load_reg_2386;
reg   [31:0] x_21_load_reg_2386_pp0_iter2_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter3_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter4_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter5_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter6_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter7_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter8_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter9_reg;
reg   [31:0] x_21_load_reg_2386_pp0_iter10_reg;
reg   [31:0] x_22_load_reg_2391;
reg   [31:0] x_22_load_reg_2391_pp0_iter2_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter3_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter4_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter5_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter6_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter7_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter8_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter9_reg;
reg   [31:0] x_22_load_reg_2391_pp0_iter10_reg;
reg   [31:0] x_23_load_reg_2396;
reg   [31:0] x_23_load_reg_2396_pp0_iter2_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter3_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter4_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter5_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter6_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter7_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter8_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter9_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter10_reg;
reg   [31:0] x_23_load_reg_2396_pp0_iter11_reg;
reg   [31:0] x_24_load_reg_2401;
reg   [31:0] x_24_load_reg_2401_pp0_iter2_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter3_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter4_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter5_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter6_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter7_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter8_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter9_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter10_reg;
reg   [31:0] x_24_load_reg_2401_pp0_iter11_reg;
reg   [31:0] x_25_load_reg_2406;
reg   [31:0] x_25_load_reg_2406_pp0_iter2_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter3_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter4_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter5_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter6_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter7_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter8_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter9_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter10_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter11_reg;
reg   [31:0] x_25_load_reg_2406_pp0_iter12_reg;
reg   [31:0] x_26_load_reg_2411;
reg   [31:0] x_26_load_reg_2411_pp0_iter2_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter3_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter4_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter5_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter6_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter7_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter8_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter9_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter10_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter11_reg;
reg   [31:0] x_26_load_reg_2411_pp0_iter12_reg;
reg   [31:0] x_27_load_reg_2416;
reg   [31:0] x_27_load_reg_2416_pp0_iter2_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter3_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter4_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter5_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter6_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter7_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter8_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter9_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter10_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter11_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter12_reg;
reg   [31:0] x_27_load_reg_2416_pp0_iter13_reg;
reg   [31:0] x_28_load_reg_2421;
reg   [31:0] x_28_load_reg_2421_pp0_iter2_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter3_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter4_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter5_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter6_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter7_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter8_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter9_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter10_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter11_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter12_reg;
reg   [31:0] x_28_load_reg_2421_pp0_iter13_reg;
reg   [31:0] x_29_load_reg_2426;
reg   [31:0] x_29_load_reg_2426_pp0_iter2_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter3_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter4_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter5_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter6_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter7_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter8_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter9_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter10_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter11_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter12_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter13_reg;
reg   [31:0] x_29_load_reg_2426_pp0_iter14_reg;
reg   [31:0] x_30_load_reg_2431;
reg   [31:0] x_30_load_reg_2431_pp0_iter2_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter3_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter4_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter5_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter6_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter7_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter8_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter9_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter10_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter11_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter12_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter13_reg;
reg   [31:0] x_30_load_reg_2431_pp0_iter14_reg;
reg   [31:0] x_31_load_reg_2436;
reg   [31:0] x_31_load_reg_2436_pp0_iter2_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter3_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter4_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter5_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter6_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter7_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter8_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter9_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter10_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter11_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter12_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter13_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter14_reg;
reg   [31:0] x_31_load_reg_2436_pp0_iter15_reg;
reg   [31:0] local_max_2_reg_2441;
reg   [31:0] local_max_4_reg_2446;
reg   [31:0] local_max_6_reg_2451;
reg   [31:0] local_max_8_reg_2456;
reg   [31:0] local_max_33_reg_2461;
reg   [31:0] local_max_35_reg_2466;
reg   [31:0] local_max_37_reg_2471;
reg   [31:0] local_max_39_reg_2476;
reg   [31:0] local_max_41_reg_2481;
reg   [31:0] local_max_43_reg_2486;
reg   [31:0] local_max_45_reg_2491;
reg   [31:0] local_max_47_reg_2496;
reg   [31:0] local_max_49_reg_2501;
reg   [31:0] local_max_51_reg_2506;
reg   [31:0] local_max_53_reg_2511;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1231_1_fu_1272_p1;
reg   [9:0] idx_fu_224;
wire   [9:0] add_ln1222_fu_1308_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_max_fu_228;
wire   [31:0] partial_max_27_fu_1704_p3;
reg   [31:0] partial_max_1_fu_232;
reg   [31:0] partial_max_2_fu_236;
reg   [31:0] partial_max_3_fu_240;
reg   [31:0] partial_max_4_fu_244;
reg   [31:0] partial_max_5_fu_248;
reg   [31:0] partial_max_6_fu_252;
reg   [31:0] partial_max_7_fu_256;
reg   [31:0] partial_max_8_fu_260;
reg   [31:0] partial_max_9_fu_264;
reg   [31:0] partial_max_10_fu_268;
reg   [31:0] partial_max_11_fu_272;
reg   [31:0] partial_max_12_fu_276;
reg   [31:0] partial_max_13_fu_280;
reg   [31:0] partial_max_14_fu_284;
reg   [31:0] partial_max_15_fu_288;
reg   [31:0] partial_max_16_fu_292;
reg   [31:0] partial_max_17_fu_296;
reg   [31:0] partial_max_18_fu_300;
reg   [31:0] partial_max_19_fu_304;
reg   [31:0] partial_max_20_fu_308;
reg   [31:0] partial_max_21_fu_312;
reg   [31:0] partial_max_22_fu_316;
reg   [31:0] partial_max_23_fu_320;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] zext_ln1231_fu_1262_p1;
wire   [10:0] add_ln1231_fu_1266_p2;
wire   [31:0] dc_fu_1391_p26;
wire   [31:0] data_V_fu_1444_p1;
wire   [31:0] data_V_3_fu_1470_p1;
wire   [7:0] y_fp_exp_V_fu_1482_p4;
wire   [7:0] x_fp_exp_V_fu_1456_p4;
wire   [7:0] or_ln25_fu_1496_p2;
wire   [22:0] y_fp_sig_V_fu_1492_p1;
wire   [22:0] x_fp_sig_V_fu_1466_p1;
wire   [22:0] or_ln25_2_fu_1508_p2;
wire   [0:0] icmp_ln25_2_fu_1514_p2;
wire   [0:0] icmp_ln25_fu_1502_p2;
wire   [0:0] icmp_ln1019_fu_1526_p2;
wire   [0:0] icmp_ln1023_fu_1538_p2;
wire   [0:0] icmp_ln1019_2_fu_1532_p2;
wire   [0:0] icmp_ln1023_2_fu_1550_p2;
wire   [0:0] p_Result_s_fu_1448_p3;
wire   [22:0] p_Result_8_fu_1562_p4;
wire   [31:0] p_Result_9_fu_1572_p4;
wire   [0:0] ymaggreater_fu_1586_p2;
wire   [0:0] xor_ln39_fu_1592_p2;
wire   [0:0] p_Result_7_fu_1474_p3;
wire   [0:0] select_ln39_fu_1598_p3;
wire   [0:0] ymaggreater_3_fu_1606_p3;
wire   [0:0] and_ln25_2_fu_1622_p2;
wire   [0:0] and_ln18_fu_1544_p2;
wire   [0:0] and_ln18_2_fu_1556_p2;
wire   [0:0] and_ln18_7_fu_1634_p2;
wire   [0:0] xor_ln25_fu_1628_p2;
wire   [0:0] and_ln18_8_fu_1640_p2;
wire   [31:0] res_fu_1582_p1;
wire   [31:0] res_9_fu_1614_p3;
wire   [0:0] and_ln18_12_fu_1654_p2;
wire   [0:0] xor_ln18_fu_1660_p2;
wire   [0:0] and_ln25_fu_1520_p2;
wire   [0:0] and_ln18_10_fu_1666_p2;
wire   [0:0] or_ln18_fu_1672_p2;
wire   [31:0] res_10_fu_1646_p3;
wire   [0:0] or_ln18_2_fu_1686_p2;
wire   [0:0] xor_ln18_2_fu_1692_p2;
wire   [0:0] and_ln18_11_fu_1698_p2;
wire   [31:0] res_11_fu_1678_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_2502;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_245_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_245_32_1_1_U1400(
    .din0(partial_max_fu_228),
    .din1(partial_max_1_fu_232),
    .din2(partial_max_2_fu_236),
    .din3(partial_max_3_fu_240),
    .din4(partial_max_4_fu_244),
    .din5(partial_max_5_fu_248),
    .din6(partial_max_6_fu_252),
    .din7(partial_max_7_fu_256),
    .din8(partial_max_8_fu_260),
    .din9(partial_max_9_fu_264),
    .din10(partial_max_10_fu_268),
    .din11(partial_max_11_fu_272),
    .din12(partial_max_12_fu_276),
    .din13(partial_max_13_fu_280),
    .din14(partial_max_14_fu_284),
    .din15(partial_max_15_fu_288),
    .din16(partial_max_16_fu_292),
    .din17(partial_max_17_fu_296),
    .din18(partial_max_18_fu_300),
    .din19(partial_max_19_fu_304),
    .din20(partial_max_20_fu_308),
    .din21(partial_max_21_fu_312),
    .din22(partial_max_22_fu_316),
    .din23(partial_max_23_fu_320),
    .din24(lshr_ln_reg_2131_pp0_iter15_reg),
    .dout(dc_fu_1391_p26)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1222_fu_1246_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_224 <= add_ln1222_fu_1308_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_224 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_10_fu_268 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd10))) begin
            partial_max_10_fu_268 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_11_fu_272 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd11))) begin
            partial_max_11_fu_272 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_12_fu_276 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd12))) begin
            partial_max_12_fu_276 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_13_fu_280 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd13))) begin
            partial_max_13_fu_280 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_14_fu_284 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd14))) begin
            partial_max_14_fu_284 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_15_fu_288 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd15))) begin
            partial_max_15_fu_288 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_16_fu_292 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd16))) begin
            partial_max_16_fu_292 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_17_fu_296 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd17))) begin
            partial_max_17_fu_296 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_18_fu_300 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd18))) begin
            partial_max_18_fu_300 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_19_fu_304 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd19))) begin
            partial_max_19_fu_304 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_1_fu_232 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd1))) begin
            partial_max_1_fu_232 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_20_fu_308 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd20))) begin
            partial_max_20_fu_308 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_21_fu_312 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd21))) begin
            partial_max_21_fu_312 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_22_fu_316 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd22))) begin
            partial_max_22_fu_316 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_23_fu_320 <= 32'd4286578687;
        end else if ((1'b1 == ap_condition_2502)) begin
            partial_max_23_fu_320 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_2_fu_236 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd2))) begin
            partial_max_2_fu_236 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_3_fu_240 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd3))) begin
            partial_max_3_fu_240 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_4_fu_244 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd4))) begin
            partial_max_4_fu_244 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_5_fu_248 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd5))) begin
            partial_max_5_fu_248 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_6_fu_252 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd6))) begin
            partial_max_6_fu_252 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_7_fu_256 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd7))) begin
            partial_max_7_fu_256 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_8_fu_260 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd8))) begin
            partial_max_8_fu_260 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_9_fu_264 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd9))) begin
            partial_max_9_fu_264 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            partial_max_fu_228 <= 32'd4286578687;
        end else if (((ap_enable_reg_pp0_iter16 == 1'b1) & (lshr_ln_reg_2131_pp0_iter15_reg == 5'd0))) begin
            partial_max_fu_228 <= partial_max_27_fu_1704_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1222_reg_2127_pp0_iter10_reg <= icmp_ln1222_reg_2127_pp0_iter9_reg;
        icmp_ln1222_reg_2127_pp0_iter11_reg <= icmp_ln1222_reg_2127_pp0_iter10_reg;
        icmp_ln1222_reg_2127_pp0_iter12_reg <= icmp_ln1222_reg_2127_pp0_iter11_reg;
        icmp_ln1222_reg_2127_pp0_iter13_reg <= icmp_ln1222_reg_2127_pp0_iter12_reg;
        icmp_ln1222_reg_2127_pp0_iter14_reg <= icmp_ln1222_reg_2127_pp0_iter13_reg;
        icmp_ln1222_reg_2127_pp0_iter2_reg <= icmp_ln1222_reg_2127_pp0_iter1_reg;
        icmp_ln1222_reg_2127_pp0_iter3_reg <= icmp_ln1222_reg_2127_pp0_iter2_reg;
        icmp_ln1222_reg_2127_pp0_iter4_reg <= icmp_ln1222_reg_2127_pp0_iter3_reg;
        icmp_ln1222_reg_2127_pp0_iter5_reg <= icmp_ln1222_reg_2127_pp0_iter4_reg;
        icmp_ln1222_reg_2127_pp0_iter6_reg <= icmp_ln1222_reg_2127_pp0_iter5_reg;
        icmp_ln1222_reg_2127_pp0_iter7_reg <= icmp_ln1222_reg_2127_pp0_iter6_reg;
        icmp_ln1222_reg_2127_pp0_iter8_reg <= icmp_ln1222_reg_2127_pp0_iter7_reg;
        icmp_ln1222_reg_2127_pp0_iter9_reg <= icmp_ln1222_reg_2127_pp0_iter8_reg;
        local_max_33_reg_2461 <= local_max_33_fmaxf_fu_4598_p_dout0;
        local_max_35_reg_2466 <= local_max_35_fmaxf_fu_4608_p_dout0;
        local_max_37_reg_2471 <= local_max_37_fmaxf_fu_4618_p_dout0;
        local_max_39_reg_2476 <= local_max_39_fmaxf_fu_4628_p_dout0;
        local_max_41_reg_2481 <= local_max_41_fmaxf_fu_4643_p_dout0;
        local_max_43_reg_2486 <= local_max_43_fmaxf_fu_4653_p_dout0;
        local_max_45_reg_2491 <= local_max_45_fmaxf_fu_4663_p_dout0;
        local_max_47_reg_2496 <= local_max_47_fmaxf_fu_4673_p_dout0;
        local_max_49_reg_2501 <= local_max_49_fmaxf_fu_4683_p_dout0;
        local_max_4_reg_2446 <= local_max_4_fmaxf_fu_4688_p_dout0;
        local_max_51_reg_2506 <= local_max_51_fmaxf_fu_4698_p_dout0;
        local_max_53_reg_2511 <= local_max_53_fmaxf_fu_4708_p_dout0;
        local_max_6_reg_2451 <= local_max_6_fmaxf_fu_4723_p_dout0;
        local_max_8_reg_2456 <= local_max_8_fmaxf_fu_4733_p_dout0;
        lshr_ln_reg_2131_pp0_iter10_reg <= lshr_ln_reg_2131_pp0_iter9_reg;
        lshr_ln_reg_2131_pp0_iter11_reg <= lshr_ln_reg_2131_pp0_iter10_reg;
        lshr_ln_reg_2131_pp0_iter12_reg <= lshr_ln_reg_2131_pp0_iter11_reg;
        lshr_ln_reg_2131_pp0_iter13_reg <= lshr_ln_reg_2131_pp0_iter12_reg;
        lshr_ln_reg_2131_pp0_iter14_reg <= lshr_ln_reg_2131_pp0_iter13_reg;
        lshr_ln_reg_2131_pp0_iter15_reg <= lshr_ln_reg_2131_pp0_iter14_reg;
        lshr_ln_reg_2131_pp0_iter2_reg <= lshr_ln_reg_2131_pp0_iter1_reg;
        lshr_ln_reg_2131_pp0_iter3_reg <= lshr_ln_reg_2131_pp0_iter2_reg;
        lshr_ln_reg_2131_pp0_iter4_reg <= lshr_ln_reg_2131_pp0_iter3_reg;
        lshr_ln_reg_2131_pp0_iter5_reg <= lshr_ln_reg_2131_pp0_iter4_reg;
        lshr_ln_reg_2131_pp0_iter6_reg <= lshr_ln_reg_2131_pp0_iter5_reg;
        lshr_ln_reg_2131_pp0_iter7_reg <= lshr_ln_reg_2131_pp0_iter6_reg;
        lshr_ln_reg_2131_pp0_iter8_reg <= lshr_ln_reg_2131_pp0_iter7_reg;
        lshr_ln_reg_2131_pp0_iter9_reg <= lshr_ln_reg_2131_pp0_iter8_reg;
        x_10_load_reg_2331_pp0_iter2_reg <= x_10_load_reg_2331;
        x_10_load_reg_2331_pp0_iter3_reg <= x_10_load_reg_2331_pp0_iter2_reg;
        x_10_load_reg_2331_pp0_iter4_reg <= x_10_load_reg_2331_pp0_iter3_reg;
        x_11_load_reg_2336_pp0_iter2_reg <= x_11_load_reg_2336;
        x_11_load_reg_2336_pp0_iter3_reg <= x_11_load_reg_2336_pp0_iter2_reg;
        x_11_load_reg_2336_pp0_iter4_reg <= x_11_load_reg_2336_pp0_iter3_reg;
        x_11_load_reg_2336_pp0_iter5_reg <= x_11_load_reg_2336_pp0_iter4_reg;
        x_12_load_reg_2341_pp0_iter2_reg <= x_12_load_reg_2341;
        x_12_load_reg_2341_pp0_iter3_reg <= x_12_load_reg_2341_pp0_iter2_reg;
        x_12_load_reg_2341_pp0_iter4_reg <= x_12_load_reg_2341_pp0_iter3_reg;
        x_12_load_reg_2341_pp0_iter5_reg <= x_12_load_reg_2341_pp0_iter4_reg;
        x_13_load_reg_2346_pp0_iter2_reg <= x_13_load_reg_2346;
        x_13_load_reg_2346_pp0_iter3_reg <= x_13_load_reg_2346_pp0_iter2_reg;
        x_13_load_reg_2346_pp0_iter4_reg <= x_13_load_reg_2346_pp0_iter3_reg;
        x_13_load_reg_2346_pp0_iter5_reg <= x_13_load_reg_2346_pp0_iter4_reg;
        x_13_load_reg_2346_pp0_iter6_reg <= x_13_load_reg_2346_pp0_iter5_reg;
        x_14_load_reg_2351_pp0_iter2_reg <= x_14_load_reg_2351;
        x_14_load_reg_2351_pp0_iter3_reg <= x_14_load_reg_2351_pp0_iter2_reg;
        x_14_load_reg_2351_pp0_iter4_reg <= x_14_load_reg_2351_pp0_iter3_reg;
        x_14_load_reg_2351_pp0_iter5_reg <= x_14_load_reg_2351_pp0_iter4_reg;
        x_14_load_reg_2351_pp0_iter6_reg <= x_14_load_reg_2351_pp0_iter5_reg;
        x_15_load_reg_2356_pp0_iter2_reg <= x_15_load_reg_2356;
        x_15_load_reg_2356_pp0_iter3_reg <= x_15_load_reg_2356_pp0_iter2_reg;
        x_15_load_reg_2356_pp0_iter4_reg <= x_15_load_reg_2356_pp0_iter3_reg;
        x_15_load_reg_2356_pp0_iter5_reg <= x_15_load_reg_2356_pp0_iter4_reg;
        x_15_load_reg_2356_pp0_iter6_reg <= x_15_load_reg_2356_pp0_iter5_reg;
        x_15_load_reg_2356_pp0_iter7_reg <= x_15_load_reg_2356_pp0_iter6_reg;
        x_16_load_reg_2361_pp0_iter2_reg <= x_16_load_reg_2361;
        x_16_load_reg_2361_pp0_iter3_reg <= x_16_load_reg_2361_pp0_iter2_reg;
        x_16_load_reg_2361_pp0_iter4_reg <= x_16_load_reg_2361_pp0_iter3_reg;
        x_16_load_reg_2361_pp0_iter5_reg <= x_16_load_reg_2361_pp0_iter4_reg;
        x_16_load_reg_2361_pp0_iter6_reg <= x_16_load_reg_2361_pp0_iter5_reg;
        x_16_load_reg_2361_pp0_iter7_reg <= x_16_load_reg_2361_pp0_iter6_reg;
        x_17_load_reg_2366_pp0_iter2_reg <= x_17_load_reg_2366;
        x_17_load_reg_2366_pp0_iter3_reg <= x_17_load_reg_2366_pp0_iter2_reg;
        x_17_load_reg_2366_pp0_iter4_reg <= x_17_load_reg_2366_pp0_iter3_reg;
        x_17_load_reg_2366_pp0_iter5_reg <= x_17_load_reg_2366_pp0_iter4_reg;
        x_17_load_reg_2366_pp0_iter6_reg <= x_17_load_reg_2366_pp0_iter5_reg;
        x_17_load_reg_2366_pp0_iter7_reg <= x_17_load_reg_2366_pp0_iter6_reg;
        x_17_load_reg_2366_pp0_iter8_reg <= x_17_load_reg_2366_pp0_iter7_reg;
        x_18_load_reg_2371_pp0_iter2_reg <= x_18_load_reg_2371;
        x_18_load_reg_2371_pp0_iter3_reg <= x_18_load_reg_2371_pp0_iter2_reg;
        x_18_load_reg_2371_pp0_iter4_reg <= x_18_load_reg_2371_pp0_iter3_reg;
        x_18_load_reg_2371_pp0_iter5_reg <= x_18_load_reg_2371_pp0_iter4_reg;
        x_18_load_reg_2371_pp0_iter6_reg <= x_18_load_reg_2371_pp0_iter5_reg;
        x_18_load_reg_2371_pp0_iter7_reg <= x_18_load_reg_2371_pp0_iter6_reg;
        x_18_load_reg_2371_pp0_iter8_reg <= x_18_load_reg_2371_pp0_iter7_reg;
        x_19_load_reg_2376_pp0_iter2_reg <= x_19_load_reg_2376;
        x_19_load_reg_2376_pp0_iter3_reg <= x_19_load_reg_2376_pp0_iter2_reg;
        x_19_load_reg_2376_pp0_iter4_reg <= x_19_load_reg_2376_pp0_iter3_reg;
        x_19_load_reg_2376_pp0_iter5_reg <= x_19_load_reg_2376_pp0_iter4_reg;
        x_19_load_reg_2376_pp0_iter6_reg <= x_19_load_reg_2376_pp0_iter5_reg;
        x_19_load_reg_2376_pp0_iter7_reg <= x_19_load_reg_2376_pp0_iter6_reg;
        x_19_load_reg_2376_pp0_iter8_reg <= x_19_load_reg_2376_pp0_iter7_reg;
        x_19_load_reg_2376_pp0_iter9_reg <= x_19_load_reg_2376_pp0_iter8_reg;
        x_20_load_reg_2381_pp0_iter2_reg <= x_20_load_reg_2381;
        x_20_load_reg_2381_pp0_iter3_reg <= x_20_load_reg_2381_pp0_iter2_reg;
        x_20_load_reg_2381_pp0_iter4_reg <= x_20_load_reg_2381_pp0_iter3_reg;
        x_20_load_reg_2381_pp0_iter5_reg <= x_20_load_reg_2381_pp0_iter4_reg;
        x_20_load_reg_2381_pp0_iter6_reg <= x_20_load_reg_2381_pp0_iter5_reg;
        x_20_load_reg_2381_pp0_iter7_reg <= x_20_load_reg_2381_pp0_iter6_reg;
        x_20_load_reg_2381_pp0_iter8_reg <= x_20_load_reg_2381_pp0_iter7_reg;
        x_20_load_reg_2381_pp0_iter9_reg <= x_20_load_reg_2381_pp0_iter8_reg;
        x_21_load_reg_2386_pp0_iter10_reg <= x_21_load_reg_2386_pp0_iter9_reg;
        x_21_load_reg_2386_pp0_iter2_reg <= x_21_load_reg_2386;
        x_21_load_reg_2386_pp0_iter3_reg <= x_21_load_reg_2386_pp0_iter2_reg;
        x_21_load_reg_2386_pp0_iter4_reg <= x_21_load_reg_2386_pp0_iter3_reg;
        x_21_load_reg_2386_pp0_iter5_reg <= x_21_load_reg_2386_pp0_iter4_reg;
        x_21_load_reg_2386_pp0_iter6_reg <= x_21_load_reg_2386_pp0_iter5_reg;
        x_21_load_reg_2386_pp0_iter7_reg <= x_21_load_reg_2386_pp0_iter6_reg;
        x_21_load_reg_2386_pp0_iter8_reg <= x_21_load_reg_2386_pp0_iter7_reg;
        x_21_load_reg_2386_pp0_iter9_reg <= x_21_load_reg_2386_pp0_iter8_reg;
        x_22_load_reg_2391_pp0_iter10_reg <= x_22_load_reg_2391_pp0_iter9_reg;
        x_22_load_reg_2391_pp0_iter2_reg <= x_22_load_reg_2391;
        x_22_load_reg_2391_pp0_iter3_reg <= x_22_load_reg_2391_pp0_iter2_reg;
        x_22_load_reg_2391_pp0_iter4_reg <= x_22_load_reg_2391_pp0_iter3_reg;
        x_22_load_reg_2391_pp0_iter5_reg <= x_22_load_reg_2391_pp0_iter4_reg;
        x_22_load_reg_2391_pp0_iter6_reg <= x_22_load_reg_2391_pp0_iter5_reg;
        x_22_load_reg_2391_pp0_iter7_reg <= x_22_load_reg_2391_pp0_iter6_reg;
        x_22_load_reg_2391_pp0_iter8_reg <= x_22_load_reg_2391_pp0_iter7_reg;
        x_22_load_reg_2391_pp0_iter9_reg <= x_22_load_reg_2391_pp0_iter8_reg;
        x_23_load_reg_2396_pp0_iter10_reg <= x_23_load_reg_2396_pp0_iter9_reg;
        x_23_load_reg_2396_pp0_iter11_reg <= x_23_load_reg_2396_pp0_iter10_reg;
        x_23_load_reg_2396_pp0_iter2_reg <= x_23_load_reg_2396;
        x_23_load_reg_2396_pp0_iter3_reg <= x_23_load_reg_2396_pp0_iter2_reg;
        x_23_load_reg_2396_pp0_iter4_reg <= x_23_load_reg_2396_pp0_iter3_reg;
        x_23_load_reg_2396_pp0_iter5_reg <= x_23_load_reg_2396_pp0_iter4_reg;
        x_23_load_reg_2396_pp0_iter6_reg <= x_23_load_reg_2396_pp0_iter5_reg;
        x_23_load_reg_2396_pp0_iter7_reg <= x_23_load_reg_2396_pp0_iter6_reg;
        x_23_load_reg_2396_pp0_iter8_reg <= x_23_load_reg_2396_pp0_iter7_reg;
        x_23_load_reg_2396_pp0_iter9_reg <= x_23_load_reg_2396_pp0_iter8_reg;
        x_24_load_reg_2401_pp0_iter10_reg <= x_24_load_reg_2401_pp0_iter9_reg;
        x_24_load_reg_2401_pp0_iter11_reg <= x_24_load_reg_2401_pp0_iter10_reg;
        x_24_load_reg_2401_pp0_iter2_reg <= x_24_load_reg_2401;
        x_24_load_reg_2401_pp0_iter3_reg <= x_24_load_reg_2401_pp0_iter2_reg;
        x_24_load_reg_2401_pp0_iter4_reg <= x_24_load_reg_2401_pp0_iter3_reg;
        x_24_load_reg_2401_pp0_iter5_reg <= x_24_load_reg_2401_pp0_iter4_reg;
        x_24_load_reg_2401_pp0_iter6_reg <= x_24_load_reg_2401_pp0_iter5_reg;
        x_24_load_reg_2401_pp0_iter7_reg <= x_24_load_reg_2401_pp0_iter6_reg;
        x_24_load_reg_2401_pp0_iter8_reg <= x_24_load_reg_2401_pp0_iter7_reg;
        x_24_load_reg_2401_pp0_iter9_reg <= x_24_load_reg_2401_pp0_iter8_reg;
        x_25_load_reg_2406_pp0_iter10_reg <= x_25_load_reg_2406_pp0_iter9_reg;
        x_25_load_reg_2406_pp0_iter11_reg <= x_25_load_reg_2406_pp0_iter10_reg;
        x_25_load_reg_2406_pp0_iter12_reg <= x_25_load_reg_2406_pp0_iter11_reg;
        x_25_load_reg_2406_pp0_iter2_reg <= x_25_load_reg_2406;
        x_25_load_reg_2406_pp0_iter3_reg <= x_25_load_reg_2406_pp0_iter2_reg;
        x_25_load_reg_2406_pp0_iter4_reg <= x_25_load_reg_2406_pp0_iter3_reg;
        x_25_load_reg_2406_pp0_iter5_reg <= x_25_load_reg_2406_pp0_iter4_reg;
        x_25_load_reg_2406_pp0_iter6_reg <= x_25_load_reg_2406_pp0_iter5_reg;
        x_25_load_reg_2406_pp0_iter7_reg <= x_25_load_reg_2406_pp0_iter6_reg;
        x_25_load_reg_2406_pp0_iter8_reg <= x_25_load_reg_2406_pp0_iter7_reg;
        x_25_load_reg_2406_pp0_iter9_reg <= x_25_load_reg_2406_pp0_iter8_reg;
        x_26_load_reg_2411_pp0_iter10_reg <= x_26_load_reg_2411_pp0_iter9_reg;
        x_26_load_reg_2411_pp0_iter11_reg <= x_26_load_reg_2411_pp0_iter10_reg;
        x_26_load_reg_2411_pp0_iter12_reg <= x_26_load_reg_2411_pp0_iter11_reg;
        x_26_load_reg_2411_pp0_iter2_reg <= x_26_load_reg_2411;
        x_26_load_reg_2411_pp0_iter3_reg <= x_26_load_reg_2411_pp0_iter2_reg;
        x_26_load_reg_2411_pp0_iter4_reg <= x_26_load_reg_2411_pp0_iter3_reg;
        x_26_load_reg_2411_pp0_iter5_reg <= x_26_load_reg_2411_pp0_iter4_reg;
        x_26_load_reg_2411_pp0_iter6_reg <= x_26_load_reg_2411_pp0_iter5_reg;
        x_26_load_reg_2411_pp0_iter7_reg <= x_26_load_reg_2411_pp0_iter6_reg;
        x_26_load_reg_2411_pp0_iter8_reg <= x_26_load_reg_2411_pp0_iter7_reg;
        x_26_load_reg_2411_pp0_iter9_reg <= x_26_load_reg_2411_pp0_iter8_reg;
        x_27_load_reg_2416_pp0_iter10_reg <= x_27_load_reg_2416_pp0_iter9_reg;
        x_27_load_reg_2416_pp0_iter11_reg <= x_27_load_reg_2416_pp0_iter10_reg;
        x_27_load_reg_2416_pp0_iter12_reg <= x_27_load_reg_2416_pp0_iter11_reg;
        x_27_load_reg_2416_pp0_iter13_reg <= x_27_load_reg_2416_pp0_iter12_reg;
        x_27_load_reg_2416_pp0_iter2_reg <= x_27_load_reg_2416;
        x_27_load_reg_2416_pp0_iter3_reg <= x_27_load_reg_2416_pp0_iter2_reg;
        x_27_load_reg_2416_pp0_iter4_reg <= x_27_load_reg_2416_pp0_iter3_reg;
        x_27_load_reg_2416_pp0_iter5_reg <= x_27_load_reg_2416_pp0_iter4_reg;
        x_27_load_reg_2416_pp0_iter6_reg <= x_27_load_reg_2416_pp0_iter5_reg;
        x_27_load_reg_2416_pp0_iter7_reg <= x_27_load_reg_2416_pp0_iter6_reg;
        x_27_load_reg_2416_pp0_iter8_reg <= x_27_load_reg_2416_pp0_iter7_reg;
        x_27_load_reg_2416_pp0_iter9_reg <= x_27_load_reg_2416_pp0_iter8_reg;
        x_28_load_reg_2421_pp0_iter10_reg <= x_28_load_reg_2421_pp0_iter9_reg;
        x_28_load_reg_2421_pp0_iter11_reg <= x_28_load_reg_2421_pp0_iter10_reg;
        x_28_load_reg_2421_pp0_iter12_reg <= x_28_load_reg_2421_pp0_iter11_reg;
        x_28_load_reg_2421_pp0_iter13_reg <= x_28_load_reg_2421_pp0_iter12_reg;
        x_28_load_reg_2421_pp0_iter2_reg <= x_28_load_reg_2421;
        x_28_load_reg_2421_pp0_iter3_reg <= x_28_load_reg_2421_pp0_iter2_reg;
        x_28_load_reg_2421_pp0_iter4_reg <= x_28_load_reg_2421_pp0_iter3_reg;
        x_28_load_reg_2421_pp0_iter5_reg <= x_28_load_reg_2421_pp0_iter4_reg;
        x_28_load_reg_2421_pp0_iter6_reg <= x_28_load_reg_2421_pp0_iter5_reg;
        x_28_load_reg_2421_pp0_iter7_reg <= x_28_load_reg_2421_pp0_iter6_reg;
        x_28_load_reg_2421_pp0_iter8_reg <= x_28_load_reg_2421_pp0_iter7_reg;
        x_28_load_reg_2421_pp0_iter9_reg <= x_28_load_reg_2421_pp0_iter8_reg;
        x_29_load_reg_2426_pp0_iter10_reg <= x_29_load_reg_2426_pp0_iter9_reg;
        x_29_load_reg_2426_pp0_iter11_reg <= x_29_load_reg_2426_pp0_iter10_reg;
        x_29_load_reg_2426_pp0_iter12_reg <= x_29_load_reg_2426_pp0_iter11_reg;
        x_29_load_reg_2426_pp0_iter13_reg <= x_29_load_reg_2426_pp0_iter12_reg;
        x_29_load_reg_2426_pp0_iter14_reg <= x_29_load_reg_2426_pp0_iter13_reg;
        x_29_load_reg_2426_pp0_iter2_reg <= x_29_load_reg_2426;
        x_29_load_reg_2426_pp0_iter3_reg <= x_29_load_reg_2426_pp0_iter2_reg;
        x_29_load_reg_2426_pp0_iter4_reg <= x_29_load_reg_2426_pp0_iter3_reg;
        x_29_load_reg_2426_pp0_iter5_reg <= x_29_load_reg_2426_pp0_iter4_reg;
        x_29_load_reg_2426_pp0_iter6_reg <= x_29_load_reg_2426_pp0_iter5_reg;
        x_29_load_reg_2426_pp0_iter7_reg <= x_29_load_reg_2426_pp0_iter6_reg;
        x_29_load_reg_2426_pp0_iter8_reg <= x_29_load_reg_2426_pp0_iter7_reg;
        x_29_load_reg_2426_pp0_iter9_reg <= x_29_load_reg_2426_pp0_iter8_reg;
        x_30_load_reg_2431_pp0_iter10_reg <= x_30_load_reg_2431_pp0_iter9_reg;
        x_30_load_reg_2431_pp0_iter11_reg <= x_30_load_reg_2431_pp0_iter10_reg;
        x_30_load_reg_2431_pp0_iter12_reg <= x_30_load_reg_2431_pp0_iter11_reg;
        x_30_load_reg_2431_pp0_iter13_reg <= x_30_load_reg_2431_pp0_iter12_reg;
        x_30_load_reg_2431_pp0_iter14_reg <= x_30_load_reg_2431_pp0_iter13_reg;
        x_30_load_reg_2431_pp0_iter2_reg <= x_30_load_reg_2431;
        x_30_load_reg_2431_pp0_iter3_reg <= x_30_load_reg_2431_pp0_iter2_reg;
        x_30_load_reg_2431_pp0_iter4_reg <= x_30_load_reg_2431_pp0_iter3_reg;
        x_30_load_reg_2431_pp0_iter5_reg <= x_30_load_reg_2431_pp0_iter4_reg;
        x_30_load_reg_2431_pp0_iter6_reg <= x_30_load_reg_2431_pp0_iter5_reg;
        x_30_load_reg_2431_pp0_iter7_reg <= x_30_load_reg_2431_pp0_iter6_reg;
        x_30_load_reg_2431_pp0_iter8_reg <= x_30_load_reg_2431_pp0_iter7_reg;
        x_30_load_reg_2431_pp0_iter9_reg <= x_30_load_reg_2431_pp0_iter8_reg;
        x_31_load_reg_2436_pp0_iter10_reg <= x_31_load_reg_2436_pp0_iter9_reg;
        x_31_load_reg_2436_pp0_iter11_reg <= x_31_load_reg_2436_pp0_iter10_reg;
        x_31_load_reg_2436_pp0_iter12_reg <= x_31_load_reg_2436_pp0_iter11_reg;
        x_31_load_reg_2436_pp0_iter13_reg <= x_31_load_reg_2436_pp0_iter12_reg;
        x_31_load_reg_2436_pp0_iter14_reg <= x_31_load_reg_2436_pp0_iter13_reg;
        x_31_load_reg_2436_pp0_iter15_reg <= x_31_load_reg_2436_pp0_iter14_reg;
        x_31_load_reg_2436_pp0_iter2_reg <= x_31_load_reg_2436;
        x_31_load_reg_2436_pp0_iter3_reg <= x_31_load_reg_2436_pp0_iter2_reg;
        x_31_load_reg_2436_pp0_iter4_reg <= x_31_load_reg_2436_pp0_iter3_reg;
        x_31_load_reg_2436_pp0_iter5_reg <= x_31_load_reg_2436_pp0_iter4_reg;
        x_31_load_reg_2436_pp0_iter6_reg <= x_31_load_reg_2436_pp0_iter5_reg;
        x_31_load_reg_2436_pp0_iter7_reg <= x_31_load_reg_2436_pp0_iter6_reg;
        x_31_load_reg_2436_pp0_iter8_reg <= x_31_load_reg_2436_pp0_iter7_reg;
        x_31_load_reg_2436_pp0_iter9_reg <= x_31_load_reg_2436_pp0_iter8_reg;
        x_5_load_reg_2306_pp0_iter2_reg <= x_5_load_reg_2306;
        x_6_load_reg_2311_pp0_iter2_reg <= x_6_load_reg_2311;
        x_7_load_reg_2316_pp0_iter2_reg <= x_7_load_reg_2316;
        x_7_load_reg_2316_pp0_iter3_reg <= x_7_load_reg_2316_pp0_iter2_reg;
        x_8_load_reg_2321_pp0_iter2_reg <= x_8_load_reg_2321;
        x_8_load_reg_2321_pp0_iter3_reg <= x_8_load_reg_2321_pp0_iter2_reg;
        x_9_load_reg_2326_pp0_iter2_reg <= x_9_load_reg_2326;
        x_9_load_reg_2326_pp0_iter3_reg <= x_9_load_reg_2326_pp0_iter2_reg;
        x_9_load_reg_2326_pp0_iter4_reg <= x_9_load_reg_2326_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1222_reg_2127 <= icmp_ln1222_fu_1246_p2;
        icmp_ln1222_reg_2127_pp0_iter1_reg <= icmp_ln1222_reg_2127;
        local_max_2_reg_2441 <= grp_fmaxf_fu_1809_p_dout0;
        lshr_ln_reg_2131_pp0_iter1_reg <= lshr_ln_reg_2131;
        x_10_load_reg_2331 <= x_10_q0;
        x_11_load_reg_2336 <= x_11_q0;
        x_12_load_reg_2341 <= x_12_q0;
        x_13_load_reg_2346 <= x_13_q0;
        x_14_load_reg_2351 <= x_14_q0;
        x_15_load_reg_2356 <= x_15_q0;
        x_16_load_reg_2361 <= x_16_q0;
        x_17_load_reg_2366 <= x_17_q0;
        x_18_load_reg_2371 <= x_18_q0;
        x_19_load_reg_2376 <= x_19_q0;
        x_20_load_reg_2381 <= x_20_q0;
        x_21_load_reg_2386 <= x_21_q0;
        x_22_load_reg_2391 <= x_22_q0;
        x_23_load_reg_2396 <= x_23_q0;
        x_24_load_reg_2401 <= x_24_q0;
        x_25_load_reg_2406 <= x_25_q0;
        x_26_load_reg_2411 <= x_26_q0;
        x_27_load_reg_2416 <= x_27_q0;
        x_28_load_reg_2421 <= x_28_q0;
        x_29_load_reg_2426 <= x_29_q0;
        x_30_load_reg_2431 <= x_30_q0;
        x_31_load_reg_2436 <= x_31_q0;
        x_3_load_reg_2296 <= x_3_q0;
        x_4_load_reg_2301 <= x_4_q0;
        x_5_load_reg_2306 <= x_5_q0;
        x_6_load_reg_2311 <= x_6_q0;
        x_7_load_reg_2316 <= x_7_q0;
        x_8_load_reg_2321 <= x_8_q0;
        x_9_load_reg_2326 <= x_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1222_fu_1246_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln_reg_2131 <= {{ap_sig_allocacmp_i[9:5]}};
    end
end

always @ (*) begin
    if (((icmp_ln1222_fu_1246_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_224;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_10_out_ap_vld = 1'b1;
    end else begin
        partial_max_10_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_11_out_ap_vld = 1'b1;
    end else begin
        partial_max_11_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_12_out_ap_vld = 1'b1;
    end else begin
        partial_max_12_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_13_out_ap_vld = 1'b1;
    end else begin
        partial_max_13_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_14_out_ap_vld = 1'b1;
    end else begin
        partial_max_14_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_15_out_ap_vld = 1'b1;
    end else begin
        partial_max_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_16_out_ap_vld = 1'b1;
    end else begin
        partial_max_16_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_17_out_ap_vld = 1'b1;
    end else begin
        partial_max_17_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_18_out_ap_vld = 1'b1;
    end else begin
        partial_max_18_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_19_out_ap_vld = 1'b1;
    end else begin
        partial_max_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_1_out_ap_vld = 1'b1;
    end else begin
        partial_max_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_20_out_ap_vld = 1'b1;
    end else begin
        partial_max_20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_21_out_ap_vld = 1'b1;
    end else begin
        partial_max_21_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_22_out_ap_vld = 1'b1;
    end else begin
        partial_max_22_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_23_out_ap_vld = 1'b1;
    end else begin
        partial_max_23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_2_out_ap_vld = 1'b1;
    end else begin
        partial_max_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_3_out_ap_vld = 1'b1;
    end else begin
        partial_max_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_4_out_ap_vld = 1'b1;
    end else begin
        partial_max_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_5_out_ap_vld = 1'b1;
    end else begin
        partial_max_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_6_out_ap_vld = 1'b1;
    end else begin
        partial_max_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_7_out_ap_vld = 1'b1;
    end else begin
        partial_max_7_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_8_out_ap_vld = 1'b1;
    end else begin
        partial_max_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_9_out_ap_vld = 1'b1;
    end else begin
        partial_max_9_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1222_reg_2127_pp0_iter14_reg == 1'd0))) begin
        partial_max_out_ap_vld = 1'b1;
    end else begin
        partial_max_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1222_fu_1308_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1231_fu_1266_p2 = (zext_ln1231_fu_1262_p1 + p_udiv438);

assign and_ln18_10_fu_1666_p2 = (xor_ln18_fu_1660_p2 & and_ln18_fu_1544_p2);

assign and_ln18_11_fu_1698_p2 = (xor_ln18_2_fu_1692_p2 & and_ln18_2_fu_1556_p2);

assign and_ln18_12_fu_1654_p2 = (icmp_ln1023_2_fu_1550_p2 & icmp_ln1019_2_fu_1532_p2);

assign and_ln18_2_fu_1556_p2 = (icmp_ln1023_2_fu_1550_p2 & icmp_ln1019_2_fu_1532_p2);

assign and_ln18_7_fu_1634_p2 = (and_ln18_fu_1544_p2 & and_ln18_2_fu_1556_p2);

assign and_ln18_8_fu_1640_p2 = (xor_ln25_fu_1628_p2 & and_ln18_7_fu_1634_p2);

assign and_ln18_fu_1544_p2 = (icmp_ln1023_fu_1538_p2 & icmp_ln1019_fu_1526_p2);

assign and_ln25_2_fu_1622_p2 = (icmp_ln25_fu_1502_p2 & icmp_ln25_2_fu_1514_p2);

assign and_ln25_fu_1520_p2 = (icmp_ln25_fu_1502_p2 & icmp_ln25_2_fu_1514_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2502 = ((ap_enable_reg_pp0_iter16 == 1'b1) & ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd23) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd24) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd25) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd26) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd27) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd28) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd29) | ((lshr_ln_reg_2131_pp0_iter15_reg == 5'd30) | (lshr_ln_reg_2131_pp0_iter15_reg == 5'd31))))))))));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign data_V_3_fu_1470_p1 = local_max_55_fmaxf_fu_4713_p_dout0;

assign data_V_fu_1444_p1 = dc_fu_1391_p26;

assign grp_fmaxf_fu_1803_p_din1 = x_0_q0;

assign grp_fmaxf_fu_1803_p_din2 = x_1_q0;

assign grp_fmaxf_fu_1809_p_din1 = grp_fmaxf_fu_1803_p_dout0;

assign grp_fmaxf_fu_1809_p_din2 = x_2_q0;

assign icmp_ln1019_2_fu_1532_p2 = ((y_fp_exp_V_fu_1482_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1526_p2 = ((x_fp_exp_V_fu_1456_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln1023_2_fu_1550_p2 = ((y_fp_sig_V_fu_1492_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_1538_p2 = ((x_fp_sig_V_fu_1466_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln1222_fu_1246_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_1514_p2 = ((or_ln25_2_fu_1508_p2 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_1502_p2 = ((or_ln25_fu_1496_p2 == 8'd0) ? 1'b1 : 1'b0);

assign local_max_33_fmaxf_fu_4598_p_din1 = local_max_9_fmaxf_fu_4738_p_dout0;

assign local_max_33_fmaxf_fu_4598_p_din2 = x_10_load_reg_2331_pp0_iter4_reg;

assign local_max_34_fmaxf_fu_4603_p_din1 = local_max_33_reg_2461;

assign local_max_34_fmaxf_fu_4603_p_din2 = x_11_load_reg_2336_pp0_iter5_reg;

assign local_max_35_fmaxf_fu_4608_p_din1 = local_max_34_fmaxf_fu_4603_p_dout0;

assign local_max_35_fmaxf_fu_4608_p_din2 = x_12_load_reg_2341_pp0_iter5_reg;

assign local_max_36_fmaxf_fu_4613_p_din1 = local_max_35_reg_2466;

assign local_max_36_fmaxf_fu_4613_p_din2 = x_13_load_reg_2346_pp0_iter6_reg;

assign local_max_37_fmaxf_fu_4618_p_din1 = local_max_36_fmaxf_fu_4613_p_dout0;

assign local_max_37_fmaxf_fu_4618_p_din2 = x_14_load_reg_2351_pp0_iter6_reg;

assign local_max_38_fmaxf_fu_4623_p_din1 = local_max_37_reg_2471;

assign local_max_38_fmaxf_fu_4623_p_din2 = x_15_load_reg_2356_pp0_iter7_reg;

assign local_max_39_fmaxf_fu_4628_p_din1 = local_max_38_fmaxf_fu_4623_p_dout0;

assign local_max_39_fmaxf_fu_4628_p_din2 = x_16_load_reg_2361_pp0_iter7_reg;

assign local_max_3_fmaxf_fu_4633_p_din1 = local_max_2_reg_2441;

assign local_max_3_fmaxf_fu_4633_p_din2 = x_3_load_reg_2296;

assign local_max_40_fmaxf_fu_4638_p_din1 = local_max_39_reg_2476;

assign local_max_40_fmaxf_fu_4638_p_din2 = x_17_load_reg_2366_pp0_iter8_reg;

assign local_max_41_fmaxf_fu_4643_p_din1 = local_max_40_fmaxf_fu_4638_p_dout0;

assign local_max_41_fmaxf_fu_4643_p_din2 = x_18_load_reg_2371_pp0_iter8_reg;

assign local_max_42_fmaxf_fu_4648_p_din1 = local_max_41_reg_2481;

assign local_max_42_fmaxf_fu_4648_p_din2 = x_19_load_reg_2376_pp0_iter9_reg;

assign local_max_43_fmaxf_fu_4653_p_din1 = local_max_42_fmaxf_fu_4648_p_dout0;

assign local_max_43_fmaxf_fu_4653_p_din2 = x_20_load_reg_2381_pp0_iter9_reg;

assign local_max_44_fmaxf_fu_4658_p_din1 = local_max_43_reg_2486;

assign local_max_44_fmaxf_fu_4658_p_din2 = x_21_load_reg_2386_pp0_iter10_reg;

assign local_max_45_fmaxf_fu_4663_p_din1 = local_max_44_fmaxf_fu_4658_p_dout0;

assign local_max_45_fmaxf_fu_4663_p_din2 = x_22_load_reg_2391_pp0_iter10_reg;

assign local_max_46_fmaxf_fu_4668_p_din1 = local_max_45_reg_2491;

assign local_max_46_fmaxf_fu_4668_p_din2 = x_23_load_reg_2396_pp0_iter11_reg;

assign local_max_47_fmaxf_fu_4673_p_din1 = local_max_46_fmaxf_fu_4668_p_dout0;

assign local_max_47_fmaxf_fu_4673_p_din2 = x_24_load_reg_2401_pp0_iter11_reg;

assign local_max_48_fmaxf_fu_4678_p_din1 = local_max_47_reg_2496;

assign local_max_48_fmaxf_fu_4678_p_din2 = x_25_load_reg_2406_pp0_iter12_reg;

assign local_max_49_fmaxf_fu_4683_p_din1 = local_max_48_fmaxf_fu_4678_p_dout0;

assign local_max_49_fmaxf_fu_4683_p_din2 = x_26_load_reg_2411_pp0_iter12_reg;

assign local_max_4_fmaxf_fu_4688_p_din1 = local_max_3_fmaxf_fu_4633_p_dout0;

assign local_max_4_fmaxf_fu_4688_p_din2 = x_4_load_reg_2301;

assign local_max_50_fmaxf_fu_4693_p_din1 = local_max_49_reg_2501;

assign local_max_50_fmaxf_fu_4693_p_din2 = x_27_load_reg_2416_pp0_iter13_reg;

assign local_max_51_fmaxf_fu_4698_p_din1 = local_max_50_fmaxf_fu_4693_p_dout0;

assign local_max_51_fmaxf_fu_4698_p_din2 = x_28_load_reg_2421_pp0_iter13_reg;

assign local_max_52_fmaxf_fu_4703_p_din1 = local_max_51_reg_2506;

assign local_max_52_fmaxf_fu_4703_p_din2 = x_29_load_reg_2426_pp0_iter14_reg;

assign local_max_53_fmaxf_fu_4708_p_din1 = local_max_52_fmaxf_fu_4703_p_dout0;

assign local_max_53_fmaxf_fu_4708_p_din2 = x_30_load_reg_2431_pp0_iter14_reg;

assign local_max_55_fmaxf_fu_4713_p_din1 = local_max_53_reg_2511;

assign local_max_55_fmaxf_fu_4713_p_din2 = x_31_load_reg_2436_pp0_iter15_reg;

assign local_max_5_fmaxf_fu_4718_p_din1 = local_max_4_reg_2446;

assign local_max_5_fmaxf_fu_4718_p_din2 = x_5_load_reg_2306_pp0_iter2_reg;

assign local_max_6_fmaxf_fu_4723_p_din1 = local_max_5_fmaxf_fu_4718_p_dout0;

assign local_max_6_fmaxf_fu_4723_p_din2 = x_6_load_reg_2311_pp0_iter2_reg;

assign local_max_7_fmaxf_fu_4728_p_din1 = local_max_6_reg_2451;

assign local_max_7_fmaxf_fu_4728_p_din2 = x_7_load_reg_2316_pp0_iter3_reg;

assign local_max_8_fmaxf_fu_4733_p_din1 = local_max_7_fmaxf_fu_4728_p_dout0;

assign local_max_8_fmaxf_fu_4733_p_din2 = x_8_load_reg_2321_pp0_iter3_reg;

assign local_max_9_fmaxf_fu_4738_p_din1 = local_max_8_reg_2456;

assign local_max_9_fmaxf_fu_4738_p_din2 = x_9_load_reg_2326_pp0_iter4_reg;

assign lshr_ln_fu_1252_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign or_ln18_2_fu_1686_p2 = (and_ln25_fu_1520_p2 | and_ln18_fu_1544_p2);

assign or_ln18_fu_1672_p2 = (and_ln25_fu_1520_p2 | and_ln18_10_fu_1666_p2);

assign or_ln25_2_fu_1508_p2 = (y_fp_sig_V_fu_1492_p1 | x_fp_sig_V_fu_1466_p1);

assign or_ln25_fu_1496_p2 = (y_fp_exp_V_fu_1482_p4 | x_fp_exp_V_fu_1456_p4);

assign p_Result_7_fu_1474_p3 = data_V_3_fu_1470_p1[32'd31];

assign p_Result_8_fu_1562_p4 = {|(1'd1), x_fp_sig_V_fu_1466_p1[22 - 1:0]};

assign p_Result_9_fu_1572_p4 = {{{p_Result_s_fu_1448_p3}, {8'd255}}, {p_Result_8_fu_1562_p4}};

assign p_Result_s_fu_1448_p3 = data_V_fu_1444_p1[32'd31];

assign partial_max_10_out = partial_max_10_fu_268;

assign partial_max_11_out = partial_max_11_fu_272;

assign partial_max_12_out = partial_max_12_fu_276;

assign partial_max_13_out = partial_max_13_fu_280;

assign partial_max_14_out = partial_max_14_fu_284;

assign partial_max_15_out = partial_max_15_fu_288;

assign partial_max_16_out = partial_max_16_fu_292;

assign partial_max_17_out = partial_max_17_fu_296;

assign partial_max_18_out = partial_max_18_fu_300;

assign partial_max_19_out = partial_max_19_fu_304;

assign partial_max_1_out = partial_max_1_fu_232;

assign partial_max_20_out = partial_max_20_fu_308;

assign partial_max_21_out = partial_max_21_fu_312;

assign partial_max_22_out = partial_max_22_fu_316;

assign partial_max_23_out = partial_max_23_fu_320;

assign partial_max_27_fu_1704_p3 = ((and_ln18_11_fu_1698_p2[0:0] == 1'b1) ? dc_fu_1391_p26 : res_11_fu_1678_p3);

assign partial_max_2_out = partial_max_2_fu_236;

assign partial_max_3_out = partial_max_3_fu_240;

assign partial_max_4_out = partial_max_4_fu_244;

assign partial_max_5_out = partial_max_5_fu_248;

assign partial_max_6_out = partial_max_6_fu_252;

assign partial_max_7_out = partial_max_7_fu_256;

assign partial_max_8_out = partial_max_8_fu_260;

assign partial_max_9_out = partial_max_9_fu_264;

assign partial_max_out = partial_max_fu_228;

assign res_10_fu_1646_p3 = ((and_ln18_8_fu_1640_p2[0:0] == 1'b1) ? res_fu_1582_p1 : res_9_fu_1614_p3);

assign res_11_fu_1678_p3 = ((or_ln18_fu_1672_p2[0:0] == 1'b1) ? local_max_55_fmaxf_fu_4713_p_dout0 : res_10_fu_1646_p3);

assign res_9_fu_1614_p3 = ((ymaggreater_3_fu_1606_p3[0:0] == 1'b1) ? local_max_55_fmaxf_fu_4713_p_dout0 : dc_fu_1391_p26);

assign res_fu_1582_p1 = p_Result_9_fu_1572_p4;

assign select_ln39_fu_1598_p3 = ((p_Result_s_fu_1448_p3[0:0] == 1'b1) ? xor_ln39_fu_1592_p2 : ymaggreater_fu_1586_p2);

assign x_0_address0 = zext_ln1231_1_fu_1272_p1;

assign x_10_address0 = zext_ln1231_1_fu_1272_p1;

assign x_11_address0 = zext_ln1231_1_fu_1272_p1;

assign x_12_address0 = zext_ln1231_1_fu_1272_p1;

assign x_13_address0 = zext_ln1231_1_fu_1272_p1;

assign x_14_address0 = zext_ln1231_1_fu_1272_p1;

assign x_15_address0 = zext_ln1231_1_fu_1272_p1;

assign x_16_address0 = zext_ln1231_1_fu_1272_p1;

assign x_17_address0 = zext_ln1231_1_fu_1272_p1;

assign x_18_address0 = zext_ln1231_1_fu_1272_p1;

assign x_19_address0 = zext_ln1231_1_fu_1272_p1;

assign x_1_address0 = zext_ln1231_1_fu_1272_p1;

assign x_20_address0 = zext_ln1231_1_fu_1272_p1;

assign x_21_address0 = zext_ln1231_1_fu_1272_p1;

assign x_22_address0 = zext_ln1231_1_fu_1272_p1;

assign x_23_address0 = zext_ln1231_1_fu_1272_p1;

assign x_24_address0 = zext_ln1231_1_fu_1272_p1;

assign x_25_address0 = zext_ln1231_1_fu_1272_p1;

assign x_26_address0 = zext_ln1231_1_fu_1272_p1;

assign x_27_address0 = zext_ln1231_1_fu_1272_p1;

assign x_28_address0 = zext_ln1231_1_fu_1272_p1;

assign x_29_address0 = zext_ln1231_1_fu_1272_p1;

assign x_2_address0 = zext_ln1231_1_fu_1272_p1;

assign x_30_address0 = zext_ln1231_1_fu_1272_p1;

assign x_31_address0 = zext_ln1231_1_fu_1272_p1;

assign x_3_address0 = zext_ln1231_1_fu_1272_p1;

assign x_4_address0 = zext_ln1231_1_fu_1272_p1;

assign x_5_address0 = zext_ln1231_1_fu_1272_p1;

assign x_6_address0 = zext_ln1231_1_fu_1272_p1;

assign x_7_address0 = zext_ln1231_1_fu_1272_p1;

assign x_8_address0 = zext_ln1231_1_fu_1272_p1;

assign x_9_address0 = zext_ln1231_1_fu_1272_p1;

assign x_fp_exp_V_fu_1456_p4 = {{data_V_fu_1444_p1[30:23]}};

assign x_fp_sig_V_fu_1466_p1 = data_V_fu_1444_p1[22:0];

assign xor_ln18_2_fu_1692_p2 = (or_ln18_2_fu_1686_p2 ^ 1'd1);

assign xor_ln18_fu_1660_p2 = (1'd1 ^ and_ln18_12_fu_1654_p2);

assign xor_ln25_fu_1628_p2 = (1'd1 ^ and_ln25_2_fu_1622_p2);

assign xor_ln39_fu_1592_p2 = (ymaggreater_fu_1586_p2 ^ 1'd1);

assign y_fp_exp_V_fu_1482_p4 = {{data_V_3_fu_1470_p1[30:23]}};

assign y_fp_sig_V_fu_1492_p1 = data_V_3_fu_1470_p1[22:0];

assign ymaggreater_3_fu_1606_p3 = ((p_Result_7_fu_1474_p3[0:0] == 1'b1) ? select_ln39_fu_1598_p3 : ymaggreater_fu_1586_p2);

assign ymaggreater_fu_1586_p2 = (($signed(data_V_fu_1444_p1) < $signed(data_V_3_fu_1470_p1)) ? 1'b1 : 1'b0);

assign zext_ln1231_1_fu_1272_p1 = add_ln1231_fu_1266_p2;

assign zext_ln1231_fu_1262_p1 = lshr_ln_fu_1252_p4;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_find_max_blocks
