/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 272 160)
	(text "FMC_ctrl" (rect 5 0 43 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RST" (rect 0 0 20 12)(font "Arial" ))
		(text "RST" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "FPGA_NL_NADV" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_NL_NADV" (rect 21 59 103 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "FPGA_CS_NEL" (rect 0 0 71 12)(font "Arial" ))
		(text "FPGA_CS_NEL" (rect 21 75 92 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "FPGA_WR_NWE" (rect 0 0 82 12)(font "Arial" ))
		(text "FPGA_WR_NWE" (rect 21 91 103 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "FPGA_RD_NOE" (rect 0 0 75 12)(font "Arial" ))
		(text "FPGA_RD_NOE" (rect 21 107 96 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 256 48)
		(output)
		(text "WR" (rect 0 0 18 12)(font "Arial" ))
		(text "WR" (rect 217 43 235 55)(font "Arial" ))
		(line (pt 256 48)(pt 240 48)(line_width 1))
	)
	(port
		(pt 256 64)
		(output)
		(text "RD" (rect 0 0 15 12)(font "Arial" ))
		(text "RD" (rect 220 59 235 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 1))
	)
	(port
		(pt 256 80)
		(output)
		(text "ADDR[15..0]" (rect 0 0 54 12)(font "Arial" ))
		(text "ADDR[15..0]" (rect 181 75 235 87)(font "Arial" ))
		(line (pt 256 80)(pt 240 80)(line_width 3))
	)
	(port
		(pt 256 96)
		(output)
		(text "DBOUT[15..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "DBOUT[15..0]" (rect 179 91 235 103)(font "Arial" ))
		(line (pt 256 96)(pt 240 96)(line_width 3))
	)
	(port
		(pt 256 32)
		(bidir)
		(text "FPGA_DB[15..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "FPGA_DB[15..0]" (rect 166 27 235 39)(font "Arial" ))
		(line (pt 256 32)(pt 240 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 240 128)(line_width 1))
	)
)
