
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Legacy/riscv.rst:3
msgid "RiscV"
msgstr "瑞斯克病毒"
#: ../../source/SpinalHDL/Legacy/riscv.rst:6
msgid ""
"This page document the first RISC-V cpu iteration done in SpinalHDL. The "
"second iteration of this CPU is available `there "
"<https://github.com/SpinalHDL/VexRiscv>`_ and already offer better "
"perforance/area/features."
msgstr ""
"本页记录了在 SpinalHDL 中完成的第一次 RISC-V cpu 迭代。该 CPU "
"的第二次迭代已在“<https://github.com/SpinalHDL/VexRiscv>”可用，并且已经提供了更好的性能/区域/功能。"
#: ../../source/SpinalHDL/Legacy/riscv.rst:9
msgid "Features"
msgstr "特征"
#: ../../source/SpinalHDL/Legacy/riscv.rst:11
msgid "RISC-V CPU"
msgstr "RISC-V CPU"
#: ../../source/SpinalHDL/Legacy/riscv.rst:14
msgid "Pipelined on 5 stages (Fetch Decode Execute0 Execute1 WriteBack)"
msgstr "分 5 个阶段进行流水线处理（获取解码执行 0 执行 1 回写）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:15
msgid "Multiple branch prediction modes : (disable, static or dynamic)"
msgstr "多种分支预测模式：（禁用、静态或动态）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:16
msgid "Data path parameterizable between fully bypassed to fully interlocked"
msgstr "数据路径可在完全旁路和完全互锁之间进行参数化"
#: ../../source/SpinalHDL/Legacy/riscv.rst:18
msgid "Extensions"
msgstr "扩展"
#: ../../source/SpinalHDL/Legacy/riscv.rst:21
msgid "One cycle multiplication"
msgstr "一周期乘法"
#: ../../source/SpinalHDL/Legacy/riscv.rst:22
msgid "34 cycle division"
msgstr "34循环除法"
#: ../../source/SpinalHDL/Legacy/riscv.rst:23
msgid "Iterative shifter (N shift -> N cycles)"
msgstr "迭代移位器（N 次移位 -> N 次循环）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:24
msgid "Single cycle shifter"
msgstr "单循环换档器"
#: ../../source/SpinalHDL/Legacy/riscv.rst:25
msgid "Interruption controller"
msgstr "中断控制器"
#: ../../source/SpinalHDL/Legacy/riscv.rst:26
msgid "Debugging module (with JTAG bridge, openOCD port and GDB)"
msgstr "调试模块（带JTAG桥、openOCD端口和GDB）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:27
msgid "Instruction cache with wrapped burst memory interface, one way"
msgstr "具有包装突发存储器接口的指令高速缓存，一种方式"
#: ../../source/SpinalHDL/Legacy/riscv.rst:28
msgid ""
"Data cache with instructions to evict/flush the whole cache or a given "
"address, one way"
msgstr "数据缓存，其中包含逐出/刷新整个缓存或给定地址的指令（一种方式）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:30
msgid "Performance/Area (on cyclone II)"
msgstr "性能/面积（旋风分离器 II）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:33
msgid "small core -> 846 LE, 0.6 DMIPS/Mhz"
msgstr "小核 -> 846 LE, 0.6 DMIPS/Mhz"
#: ../../source/SpinalHDL/Legacy/riscv.rst:34
msgid "debug module (without JTAG) -> 240 LE"
msgstr "调试模块（无 JTAG）-> 240 LE"
#: ../../source/SpinalHDL/Legacy/riscv.rst:35
msgid "JTAG Avalon master -> 238 LE"
msgstr "JTAG Avalon 主控 -> 238 LE"
#: ../../source/SpinalHDL/Legacy/riscv.rst:36
msgid ""
"big core with MUL/DIV/Full shifter/I$/Interrupt/Debug -> 2200 LE, 1.15 "
"DMIPS/Mhz, at least 100 Mhz (with default synthesis option)"
msgstr ""
"带 MUL/DIV/Full 移位器/I$/中断/调试的大核 -> 2200 LE，1.15 DMIPS/Mhz，至少 100 "
"Mhz（使用默认综合选项）"
#: ../../source/SpinalHDL/Legacy/riscv.rst:39
msgid "Base FPGA project"
msgstr "基础 FPGA 项目"
#: ../../source/SpinalHDL/Legacy/riscv.rst:41
msgid ""
"You can find a DE1-SOC project which integrate two instance of the CPU with "
"MUL/DIV/Full shifter/I$/Interrupt/Debug there :"
msgstr ""
"您可以在那里找到一个 DE1-SOC 项目，它将两个 CPU 实例与 MUL/DIV/Full shifter/I$/Interrupt/Debug "
"集成在一起："
#: ../../source/SpinalHDL/Legacy/riscv.rst:43
msgid ""
"https://drive.google.com/drive/folders/0B-CqLXDTaMbKNkktb2k3T3lzcUk?usp=sharing"
msgstr ""
"https://drive.google.com/drive/folders/0B-CqLXDTaMbKNkktb2k3T3lzcUk?usp=sharing"
#: ../../source/SpinalHDL/Legacy/riscv.rst:45
msgid "CPU/JTAG/VGA IP are pre-generated. Quartus Prime : 15.1."
msgstr "CPU/JTAG/VGA IP 是预先生成的。 Quartus Prime：15.1。"
#: ../../source/SpinalHDL/Legacy/riscv.rst:49
msgid "How to generate the CPU VHDL"
msgstr "如何生成CPU VHDL"
#: ../../source/SpinalHDL/Legacy/riscv.rst:52
msgid ""
"This avalon version of the CPU isn't present in recent releases of "
"SpinalHDL. Please considarate the `VexRiscv "
"<https://github.com/SpinalHDL/VexRiscv>`_ instead."
msgstr ""
"最近版本的 SpinalHDL 中不存在该 Avalon 版本的 CPU。请考虑“VexRiscv "
"<https://github.com/SpinalHDL/VexRiscv>”_。"
#: ../../source/SpinalHDL/Legacy/riscv.rst:61
msgid "How to debug"
msgstr "如何调试"
#: ../../source/SpinalHDL/Legacy/riscv.rst:63
msgid "You can find the openOCD fork there :"
msgstr "你可以在那里找到 openOCD 分支："
#: ../../source/SpinalHDL/Legacy/riscv.rst:65
msgid "https://github.com/Dolu1990/openocd_riscv"
msgstr "https://github.com/Dolu1990/openocd_riscv"
#: ../../source/SpinalHDL/Legacy/riscv.rst:67
msgid "An example target configuration file could be find there :"
msgstr "可以在那里找到示例目标配置文件："
#: ../../source/SpinalHDL/Legacy/riscv.rst:69
msgid ""
"https://github.com/Dolu1990/openocd_riscv/blob/riscv_spinal/tcl/target/riscv_spinal.cfg"
msgstr ""
"https://github.com/Dolu1990/openocd_riscv/blob/riscv_spinal/tcl/target/riscv_spinal.cfg"
#: ../../source/SpinalHDL/Legacy/riscv.rst:71
msgid "Then you can use the RISCV GDB."
msgstr "然后就可以使用RISCV GDB了。"
#: ../../source/SpinalHDL/Legacy/riscv.rst:74
msgid "Todo"
msgstr "去做"
#: ../../source/SpinalHDL/Legacy/riscv.rst:77
msgid "Documentation"
msgstr "文档"
#: ../../source/SpinalHDL/Legacy/riscv.rst:78
msgid ""
"Optimise instruction/data caches FMax by moving line hit condition forward "
"into combinatorial paths."
msgstr "通过将行命中条件向前移动到组合路径来优化指令/数据缓存 FMax。"
#: ../../source/SpinalHDL/Legacy/riscv.rst:80
msgid "Contact spinalhdl@gmail.com for more information"
msgstr "联系 spinhdl@gmail.com 了解更多信息"
