

================================================================
== Vivado HLS Report for 'ConvLayer_1'
================================================================
* Date:           Tue Dec  4 09:54:33 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  26365|  26365|  26365|  26365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  26364|  26364|      4394|          -|          -|     6|    no    |
        | + Loop 1.1      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.1.1  |     24|     24|         1|          1|          1|    24|    yes   |
        | + Loop 1.2      |     40|     40|         8|          -|          -|     5|    no    |
        |  ++ Loop 1.2.1  |      5|      5|         2|          1|          1|     5|    yes   |
        | + Loop 1.3      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.3.1  |     24|     24|         2|          1|          1|    24|    yes   |
        | + Loop 1.4      |   1392|   1392|        58|          -|          -|    24|    no    |
        |  ++ Loop 1.4.1  |     55|     55|        33|          1|          1|    24|    yes   |
        | + Loop 1.5      |    648|    648|        27|          -|          -|    24|    no    |
        |  ++ Loop 1.5.1  |     24|     24|         2|          1|          1|    24|    yes   |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 33
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 4 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
  Pipeline-2 : II = 1, D = 2, States = { 13 14 }
  Pipeline-3 : II = 1, D = 33, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
  Pipeline-4 : II = 1, D = 2, States = { 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	6  / (exitcond7)
	4  / (!exitcond7)
4 --> 
	5  / (exitcond6)
	4  / (!exitcond6)
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	11  / (exitcond1)
	8  / (!exitcond1)
8 --> 
	10  / (exitcond)
	9  / (!exitcond)
9 --> 
	8  / true
10 --> 
	7  / true
11 --> 
	12  / true
12 --> 
	16  / (exitcond8_i)
	13  / (!exitcond8_i)
13 --> 
	15  / (exitcond_i)
	14  / (!exitcond_i)
14 --> 
	13  / true
15 --> 
	12  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond2_i)
	52  / (exitcond2_i)
18 --> 
	51  / (exitcond_i2)
	19  / (!exitcond_i2)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	18  / true
51 --> 
	17  / true
52 --> 
	53  / (!exitcond5)
	2  / (exitcond5)
53 --> 
	55  / (exitcond4)
	54  / (!exitcond4)
54 --> 
	53  / true
55 --> 
	52  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_0_s = alloca i32"   --->   Operation 56 'alloca' 'p_kernel_val_V_0_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_1_s = alloca i32"   --->   Operation 57 'alloca' 'p_kernel_val_V_0_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_2_s = alloca i32"   --->   Operation 58 'alloca' 'p_kernel_val_V_0_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_3_s = alloca i32"   --->   Operation 59 'alloca' 'p_kernel_val_V_0_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_4_s = alloca i32"   --->   Operation 60 'alloca' 'p_kernel_val_V_0_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_0_s = alloca i32"   --->   Operation 61 'alloca' 'p_kernel_val_V_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_1_s = alloca i32"   --->   Operation 62 'alloca' 'p_kernel_val_V_1_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_2_s = alloca i32"   --->   Operation 63 'alloca' 'p_kernel_val_V_1_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_3_s = alloca i32"   --->   Operation 64 'alloca' 'p_kernel_val_V_1_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_4_s = alloca i32"   --->   Operation 65 'alloca' 'p_kernel_val_V_1_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_0_s = alloca i32"   --->   Operation 66 'alloca' 'p_kernel_val_V_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_1_s = alloca i32"   --->   Operation 67 'alloca' 'p_kernel_val_V_2_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_2_s = alloca i32"   --->   Operation 68 'alloca' 'p_kernel_val_V_2_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_3_s = alloca i32"   --->   Operation 69 'alloca' 'p_kernel_val_V_2_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_4_s = alloca i32"   --->   Operation 70 'alloca' 'p_kernel_val_V_2_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_0_s = alloca i32"   --->   Operation 71 'alloca' 'p_kernel_val_V_3_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_1_s = alloca i32"   --->   Operation 72 'alloca' 'p_kernel_val_V_3_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_2_s = alloca i32"   --->   Operation 73 'alloca' 'p_kernel_val_V_3_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_3_s = alloca i32"   --->   Operation 74 'alloca' 'p_kernel_val_V_3_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_4_s = alloca i32"   --->   Operation 75 'alloca' 'p_kernel_val_V_3_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_0_s = alloca i32"   --->   Operation 76 'alloca' 'p_kernel_val_V_4_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_1_s = alloca i32"   --->   Operation 77 'alloca' 'p_kernel_val_V_4_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_2_s = alloca i32"   --->   Operation 78 'alloca' 'p_kernel_val_V_4_2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_3_s = alloca i32"   --->   Operation 79 'alloca' 'p_kernel_val_V_4_3_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_4_s = alloca i32"   --->   Operation 80 'alloca' 'p_kernel_val_V_4_4_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_temp_val_V = alloca [576 x i32], align 4"   --->   Operation 81 'alloca' 'p_temp_val_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_output_val_V = alloca [576 x i32], align 4" [./cnn.h:258]   --->   Operation 82 'alloca' 'p_output_val_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_1 : Operation 83 [1/1] (0.97ns)   --->   "br label %"operator=.exit2"" [./cnn.h:259]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 1.10>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_2, %"operator=.exit2.loopexit" ]"   --->   Operation 84 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.63ns)   --->   "%exitcond3 = icmp eq i3 %i, -2" [./cnn.h:259]   --->   Operation 85 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 86 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.94ns)   --->   "%i_2 = add i3 %i, 1" [./cnn.h:259]   --->   Operation 87 'add' 'i_2' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %5, label %._crit_edge1.i.preheader" [./cnn.h:259]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i" [./type.h:187->./cnn.h:260]   --->   Operation 89 'br' <Predicate = (!exitcond3)> <Delay = 0.97>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:269]   --->   Operation 90 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i_5, %._crit_edge1.i.loopexit ], [ 0, %._crit_edge1.i.preheader ]"   --->   Operation 91 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.86ns)   --->   "%exitcond7 = icmp eq i5 %i_0_i, -8" [./type.h:187->./cnn.h:260]   --->   Operation 92 'icmp' 'exitcond7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 93 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.13ns)   --->   "%i_5 = add i5 %i_0_i, 1" [./type.h:187->./cnn.h:260]   --->   Operation 94 'add' 'i_5' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %SetValue.exit.0, label %.preheader.preheader.i" [./type.h:187->./cnn.h:260]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_94 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i, i5 0)" [./type.h:187->./cnn.h:260]   --->   Operation 96 'bitconcatenate' 'tmp_94' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_94 to i11" [./type.h:187->./cnn.h:260]   --->   Operation 97 'zext' 'p_shl_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i, i3 0)" [./type.h:187->./cnn.h:260]   --->   Operation 98 'bitconcatenate' 'tmp_95' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i8 %tmp_95 to i11" [./type.h:191->./cnn.h:260]   --->   Operation 99 'zext' 'p_shl1_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.27ns)   --->   "%tmp_96 = sub i11 %p_shl_cast, %p_shl1_cast" [./type.h:191->./cnn.h:260]   --->   Operation 100 'sub' 'tmp_96' <Predicate = (!exitcond7)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:188->./cnn.h:260]   --->   Operation 101 'br' <Predicate = (!exitcond7)> <Delay = 0.97>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %i to i64" [./cnn.h:262]   --->   Operation 102 'zext' 'tmp_s' <Predicate = (exitcond7)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%convlayer1_k_rows_ad = getelementptr [6 x i3]* @convlayer1_k_rows, i64 0, i64 %tmp_s" [./type.h:167->./cnn.h:262]   --->   Operation 103 'getelementptr' 'convlayer1_k_rows_ad' <Predicate = (exitcond7)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (1.99ns)   --->   "%convlayer1_k_rows_lo = load i3* %convlayer1_k_rows_ad, align 1" [./type.h:167->./cnn.h:262]   --->   Operation 104 'load' 'convlayer1_k_rows_lo' <Predicate = (exitcond7)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%convlayer1_k_cols_ad = getelementptr [6 x i3]* @convlayer1_k_cols, i64 0, i64 %tmp_s" [./type.h:168->./cnn.h:262]   --->   Operation 105 'getelementptr' 'convlayer1_k_cols_ad' <Predicate = (exitcond7)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (1.99ns)   --->   "%convlayer1_k_cols_lo = load i3* %convlayer1_k_cols_ad, align 1" [./type.h:168->./cnn.h:262]   --->   Operation 106 'load' 'convlayer1_k_cols_lo' <Predicate = (exitcond7)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%j_0_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 107 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.86ns)   --->   "%exitcond6 = icmp eq i5 %j_0_i, -8" [./type.h:188->./cnn.h:260]   --->   Operation 108 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 109 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.13ns)   --->   "%j = add i5 %j_0_i, 1" [./type.h:188->./cnn.h:260]   --->   Operation 110 'add' 'j' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %._crit_edge1.i.loopexit, label %1" [./type.h:188->./cnn.h:260]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str67)" [./type.h:188->./cnn.h:260]   --->   Operation 112 'specregionbegin' 'tmp' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:190->./cnn.h:260]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i5 %j_0_i to i11" [./type.h:191->./cnn.h:260]   --->   Operation 114 'zext' 'tmp_69_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.26ns)   --->   "%tmp_100 = add i11 %tmp_96, %tmp_69_cast" [./type.h:191->./cnn.h:260]   --->   Operation 115 'add' 'tmp_100' <Predicate = (!exitcond6)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_105_cast = sext i11 %tmp_100 to i64" [./type.h:191->./cnn.h:260]   --->   Operation 116 'sext' 'tmp_105_cast' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%p_output_val_V_addr = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_105_cast" [./type.h:191->./cnn.h:260]   --->   Operation 117 'getelementptr' 'p_output_val_V_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (1.99ns)   --->   "store i32 0, i32* %p_output_val_V_addr, align 4" [./type.h:191->./cnn.h:260]   --->   Operation 118 'store' <Predicate = (!exitcond6)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str67, i32 %tmp)" [./type.h:192->./cnn.h:260]   --->   Operation 119 'specregionend' 'empty' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:188->./cnn.h:260]   --->   Operation 120 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i"   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.99>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %i to i6" [./cnn.h:259]   --->   Operation 122 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_77 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)" [./cnn.h:259]   --->   Operation 123 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %tmp_77 to i6" [./type.h:177->./cnn.h:262]   --->   Operation 124 'zext' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (1.13ns)   --->   "%tmp_81 = add i6 %tmp_cast, %p_shl4_cast" [./type.h:177->./cnn.h:262]   --->   Operation 125 'add' 'tmp_81' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i, i5 0)" [./cnn.h:259]   --->   Operation 126 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %tmp_82 to i9" [./cnn.h:259]   --->   Operation 127 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_84 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [./cnn.h:259]   --->   Operation 128 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i6 %tmp_84 to i9" [./type.h:177->./cnn.h:267]   --->   Operation 129 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.28ns)   --->   "%tmp_86 = sub i9 %p_shl2_cast, %p_shl3_cast" [./type.h:177->./cnn.h:267]   --->   Operation 130 'sub' 'tmp_86' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i9 %tmp_86 to i10" [./type.h:177->./cnn.h:267]   --->   Operation 131 'sext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/2] (1.99ns)   --->   "%convlayer1_k_rows_lo = load i3* %convlayer1_k_rows_ad, align 1" [./type.h:167->./cnn.h:262]   --->   Operation 132 'load' 'convlayer1_k_rows_lo' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_6 : Operation 133 [1/2] (1.99ns)   --->   "%convlayer1_k_cols_lo = load i3* %convlayer1_k_cols_ad, align 1" [./type.h:168->./cnn.h:262]   --->   Operation 133 'load' 'convlayer1_k_cols_lo' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_6 : Operation 134 [1/1] (0.97ns)   --->   "br label %._crit_edge2.i.0" [./type.h:170->./cnn.h:262]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.97>

State 7 <SV = 4> <Delay = 2.47>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%i_0_i6 = phi i3 [ 0, %SetValue.exit.0 ], [ %i_s, %._crit_edge2.i.0.loopexit ]" [./type.h:173->./cnn.h:262]   --->   Operation 135 'phi' 'i_0_i6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 0)"   --->   Operation 136 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.63ns)   --->   "%exitcond1 = icmp eq i3 %i_0_i6, %convlayer1_k_rows_lo" [./type.h:173->./cnn.h:262]   --->   Operation 137 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.94ns)   --->   "%i_s = add i3 %i_0_i6, 1" [./type.h:173->./cnn.h:262]   --->   Operation 138 'add' 'i_s' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %"operator=.exit.0", label %.preheader.preheader.i14.0" [./type.h:173->./cnn.h:262]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_66_cast = zext i3 %i_0_i6 to i6" [./type.h:177->./cnn.h:262]   --->   Operation 140 'zext' 'tmp_66_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (1.18ns)   --->   "%tmp_97 = add i6 %tmp_66_cast, %tmp_81" [./type.h:177->./cnn.h:262]   --->   Operation 141 'add' 'tmp_97' <Predicate = (!exitcond1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_102_cast = zext i6 %tmp_97 to i9" [./type.h:177->./cnn.h:262]   --->   Operation 142 'zext' 'tmp_102_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_97, i2 0)" [./type.h:177->./cnn.h:262]   --->   Operation 143 'bitconcatenate' 'tmp_98' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i8 %tmp_98 to i9" [./type.h:177->./cnn.h:262]   --->   Operation 144 'zext' 'p_shl5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.28ns)   --->   "%tmp_99 = add i9 %p_shl5_cast, %tmp_102_cast" [./type.h:177->./cnn.h:262]   --->   Operation 145 'add' 'tmp_99' <Predicate = (!exitcond1)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.97ns)   --->   "br label %.preheader.i16.0" [./type.h:174->./cnn.h:262]   --->   Operation 146 'br' <Predicate = (!exitcond1)> <Delay = 0.97>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_0_l = load i32* %p_kernel_val_V_0_0_s" [./cnn.h:263]   --->   Operation 147 'load' 'p_kernel_val_V_0_0_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_1_l = load i32* %p_kernel_val_V_0_1_s" [./cnn.h:263]   --->   Operation 148 'load' 'p_kernel_val_V_0_1_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_2_l = load i32* %p_kernel_val_V_0_2_s" [./cnn.h:263]   --->   Operation 149 'load' 'p_kernel_val_V_0_2_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_3_l = load i32* %p_kernel_val_V_0_3_s" [./cnn.h:263]   --->   Operation 150 'load' 'p_kernel_val_V_0_3_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%p_kernel_val_V_0_4_l = load i32* %p_kernel_val_V_0_4_s" [./cnn.h:263]   --->   Operation 151 'load' 'p_kernel_val_V_0_4_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_0_l = load i32* %p_kernel_val_V_1_0_s" [./cnn.h:263]   --->   Operation 152 'load' 'p_kernel_val_V_1_0_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_1_l = load i32* %p_kernel_val_V_1_1_s" [./cnn.h:263]   --->   Operation 153 'load' 'p_kernel_val_V_1_1_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_2_l = load i32* %p_kernel_val_V_1_2_s" [./cnn.h:263]   --->   Operation 154 'load' 'p_kernel_val_V_1_2_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_3_l = load i32* %p_kernel_val_V_1_3_s" [./cnn.h:263]   --->   Operation 155 'load' 'p_kernel_val_V_1_3_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%p_kernel_val_V_1_4_l = load i32* %p_kernel_val_V_1_4_s" [./cnn.h:263]   --->   Operation 156 'load' 'p_kernel_val_V_1_4_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_0_l = load i32* %p_kernel_val_V_2_0_s" [./cnn.h:263]   --->   Operation 157 'load' 'p_kernel_val_V_2_0_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_1_l = load i32* %p_kernel_val_V_2_1_s" [./cnn.h:263]   --->   Operation 158 'load' 'p_kernel_val_V_2_1_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_2_l = load i32* %p_kernel_val_V_2_2_s" [./cnn.h:263]   --->   Operation 159 'load' 'p_kernel_val_V_2_2_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_3_l = load i32* %p_kernel_val_V_2_3_s" [./cnn.h:263]   --->   Operation 160 'load' 'p_kernel_val_V_2_3_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%p_kernel_val_V_2_4_l = load i32* %p_kernel_val_V_2_4_s" [./cnn.h:263]   --->   Operation 161 'load' 'p_kernel_val_V_2_4_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_0_l = load i32* %p_kernel_val_V_3_0_s" [./cnn.h:263]   --->   Operation 162 'load' 'p_kernel_val_V_3_0_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_1_l = load i32* %p_kernel_val_V_3_1_s" [./cnn.h:263]   --->   Operation 163 'load' 'p_kernel_val_V_3_1_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_2_l = load i32* %p_kernel_val_V_3_2_s" [./cnn.h:263]   --->   Operation 164 'load' 'p_kernel_val_V_3_2_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_3_l = load i32* %p_kernel_val_V_3_3_s" [./cnn.h:263]   --->   Operation 165 'load' 'p_kernel_val_V_3_3_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%p_kernel_val_V_3_4_l = load i32* %p_kernel_val_V_3_4_s" [./cnn.h:263]   --->   Operation 166 'load' 'p_kernel_val_V_3_4_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_0_l = load i32* %p_kernel_val_V_4_0_s" [./cnn.h:263]   --->   Operation 167 'load' 'p_kernel_val_V_4_0_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_1_l = load i32* %p_kernel_val_V_4_1_s" [./cnn.h:263]   --->   Operation 168 'load' 'p_kernel_val_V_4_1_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_2_l = load i32* %p_kernel_val_V_4_2_s" [./cnn.h:263]   --->   Operation 169 'load' 'p_kernel_val_V_4_2_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_3_l = load i32* %p_kernel_val_V_4_3_s" [./cnn.h:263]   --->   Operation 170 'load' 'p_kernel_val_V_4_3_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%p_kernel_val_V_4_4_l = load i32* %p_kernel_val_V_4_4_s" [./cnn.h:263]   --->   Operation 171 'load' 'p_kernel_val_V_4_4_l' <Predicate = (exitcond1)> <Delay = 0.00>
ST_7 : Operation 172 [2/2] (0.00ns)   --->   "call fastcc void @Conv8([784 x i24]* %input_0_val_V, i32 %p_kernel_val_V_0_0_l, i32 %p_kernel_val_V_0_1_l, i32 %p_kernel_val_V_0_2_l, i32 %p_kernel_val_V_0_3_l, i32 %p_kernel_val_V_0_4_l, i32 %p_kernel_val_V_1_0_l, i32 %p_kernel_val_V_1_1_l, i32 %p_kernel_val_V_1_2_l, i32 %p_kernel_val_V_1_3_l, i32 %p_kernel_val_V_1_4_l, i32 %p_kernel_val_V_2_0_l, i32 %p_kernel_val_V_2_1_l, i32 %p_kernel_val_V_2_2_l, i32 %p_kernel_val_V_2_3_l, i32 %p_kernel_val_V_2_4_l, i32 %p_kernel_val_V_3_0_l, i32 %p_kernel_val_V_3_1_l, i32 %p_kernel_val_V_3_2_l, i32 %p_kernel_val_V_3_3_l, i32 %p_kernel_val_V_3_4_l, i32 %p_kernel_val_V_4_0_l, i32 %p_kernel_val_V_4_1_l, i32 %p_kernel_val_V_4_2_l, i32 %p_kernel_val_V_4_3_l, i32 %p_kernel_val_V_4_4_l, [576 x i32]* %p_temp_val_V)" [./cnn.h:263]   --->   Operation 172 'call' <Predicate = (exitcond1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 3.27>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%j_0_i6 = phi i3 [ 0, %.preheader.preheader.i14.0 ], [ %j_1, %branch018 ]" [./type.h:174->./cnn.h:262]   --->   Operation 173 'phi' 'j_0_i6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 0)"   --->   Operation 174 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.63ns)   --->   "%exitcond = icmp eq i3 %j_0_i6, %convlayer1_k_cols_lo" [./type.h:174->./cnn.h:262]   --->   Operation 175 'icmp' 'exitcond' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.94ns)   --->   "%j_1 = add i3 %j_0_i6, 1" [./type.h:174->./cnn.h:262]   --->   Operation 176 'add' 'j_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge2.i.0.loopexit, label %2" [./type.h:174->./cnn.h:262]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i3 %j_0_i6 to i9" [./type.h:177->./cnn.h:262]   --->   Operation 178 'zext' 'tmp_72_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (1.27ns)   --->   "%tmp_104 = add i9 %tmp_99, %tmp_72_cast" [./type.h:177->./cnn.h:262]   --->   Operation 179 'add' 'tmp_104' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i9 %tmp_104 to i64" [./type.h:177->./cnn.h:262]   --->   Operation 180 'zext' 'tmp_109_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%convlayer1_k_val_V_a = getelementptr [150 x i18]* @convlayer1_k_val_V, i64 0, i64 %tmp_109_cast" [./type.h:177->./cnn.h:262]   --->   Operation 181 'getelementptr' 'convlayer1_k_val_V_a' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (1.99ns)   --->   "%p_kernel_val_4_V_0 = load i18* %convlayer1_k_val_V_a, align 4" [./type.h:177->./cnn.h:262]   --->   Operation 182 'load' 'p_kernel_val_4_V_0' <Predicate = (!exitcond)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_8 : Operation 183 [1/1] (0.82ns)   --->   "switch i3 %i_0_i6, label %branch4 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 183 'switch' <Predicate = (!exitcond)> <Delay = 0.82>
ST_8 : Operation 184 [1/1] (0.82ns)   --->   "switch i3 %j_0_i6, label %branch24 [
    i3 0, label %branch3.branch018_crit_edge
    i3 1, label %branch21
    i3 2, label %branch22
    i3 3, label %branch23
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 184 'switch' <Predicate = (!exitcond & i_0_i6 == 3)> <Delay = 0.82>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 185 'br' <Predicate = (!exitcond & i_0_i6 == 3 & j_0_i6 == 3)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 186 'br' <Predicate = (!exitcond & i_0_i6 == 3 & j_0_i6 == 2)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 187 'br' <Predicate = (!exitcond & i_0_i6 == 3 & j_0_i6 == 1)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 188 'br' <Predicate = (!exitcond & i_0_i6 == 3 & j_0_i6 == 0)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 189 'br' <Predicate = (!exitcond & i_0_i6 == 3 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.82ns)   --->   "switch i3 %j_0_i6, label %branch19 [
    i3 0, label %branch2.branch018_crit_edge
    i3 1, label %branch16
    i3 2, label %branch17
    i3 3, label %branch18
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 190 'switch' <Predicate = (!exitcond & i_0_i6 == 2)> <Delay = 0.82>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 191 'br' <Predicate = (!exitcond & i_0_i6 == 2 & j_0_i6 == 3)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 192 'br' <Predicate = (!exitcond & i_0_i6 == 2 & j_0_i6 == 2)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 193 'br' <Predicate = (!exitcond & i_0_i6 == 2 & j_0_i6 == 1)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 194 'br' <Predicate = (!exitcond & i_0_i6 == 2 & j_0_i6 == 0)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 195 'br' <Predicate = (!exitcond & i_0_i6 == 2 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.82ns)   --->   "switch i3 %j_0_i6, label %branch14 [
    i3 0, label %branch1.branch018_crit_edge
    i3 1, label %branch11
    i3 2, label %branch12
    i3 3, label %branch13
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 196 'switch' <Predicate = (!exitcond & i_0_i6 == 1)> <Delay = 0.82>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 197 'br' <Predicate = (!exitcond & i_0_i6 == 1 & j_0_i6 == 3)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 198 'br' <Predicate = (!exitcond & i_0_i6 == 1 & j_0_i6 == 2)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 199 'br' <Predicate = (!exitcond & i_0_i6 == 1 & j_0_i6 == 1)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 200 'br' <Predicate = (!exitcond & i_0_i6 == 1 & j_0_i6 == 0)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 201 'br' <Predicate = (!exitcond & i_0_i6 == 1 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.82ns)   --->   "switch i3 %j_0_i6, label %branch9 [
    i3 0, label %branch0.branch018_crit_edge
    i3 1, label %branch6
    i3 2, label %branch7
    i3 3, label %branch8
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 202 'switch' <Predicate = (!exitcond & i_0_i6 == 0)> <Delay = 0.82>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 203 'br' <Predicate = (!exitcond & i_0_i6 == 0 & j_0_i6 == 3)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 204 'br' <Predicate = (!exitcond & i_0_i6 == 0 & j_0_i6 == 2)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 205 'br' <Predicate = (!exitcond & i_0_i6 == 0 & j_0_i6 == 1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 206 'br' <Predicate = (!exitcond & i_0_i6 == 0 & j_0_i6 == 0)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 207 'br' <Predicate = (!exitcond & i_0_i6 == 0 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.82ns)   --->   "switch i3 %j_0_i6, label %branch29 [
    i3 0, label %branch4.branch018_crit_edge
    i3 1, label %branch26
    i3 2, label %branch27
    i3 3, label %branch28
  ]" [./type.h:177->./cnn.h:262]   --->   Operation 208 'switch' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3)> <Delay = 0.82>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 209 'br' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 3)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 210 'br' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 2)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 211 'br' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 1)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 212 'br' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 0)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "br label %branch018" [./type.h:177->./cnn.h:262]   --->   Operation 213 'br' <Predicate = (!exitcond & i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.99>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str59)" [./type.h:174->./cnn.h:262]   --->   Operation 214 'specregionbegin' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:176->./cnn.h:262]   --->   Operation 215 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/2] (1.99ns)   --->   "%p_kernel_val_4_V_0 = load i18* %convlayer1_k_val_V_a, align 4" [./type.h:177->./cnn.h:262]   --->   Operation 216 'load' 'p_kernel_val_4_V_0' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%p_kernel_val_4_V_0_s = sext i18 %p_kernel_val_4_V_0 to i32" [./type.h:177->./cnn.h:262]   --->   Operation 217 'sext' 'p_kernel_val_4_V_0_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_3_s" [./type.h:177->./cnn.h:262]   --->   Operation 218 'store' <Predicate = (i_0_i6 == 3 & j_0_i6 == 3)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_2_s" [./type.h:177->./cnn.h:262]   --->   Operation 219 'store' <Predicate = (i_0_i6 == 3 & j_0_i6 == 2)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_1_s" [./type.h:177->./cnn.h:262]   --->   Operation 220 'store' <Predicate = (i_0_i6 == 3 & j_0_i6 == 1)> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_0_s" [./type.h:177->./cnn.h:262]   --->   Operation 221 'store' <Predicate = (i_0_i6 == 3 & j_0_i6 == 0)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_3_4_s" [./type.h:177->./cnn.h:262]   --->   Operation 222 'store' <Predicate = (i_0_i6 == 3 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_3_s" [./type.h:177->./cnn.h:262]   --->   Operation 223 'store' <Predicate = (i_0_i6 == 2 & j_0_i6 == 3)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_2_s" [./type.h:177->./cnn.h:262]   --->   Operation 224 'store' <Predicate = (i_0_i6 == 2 & j_0_i6 == 2)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_1_s" [./type.h:177->./cnn.h:262]   --->   Operation 225 'store' <Predicate = (i_0_i6 == 2 & j_0_i6 == 1)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_0_s" [./type.h:177->./cnn.h:262]   --->   Operation 226 'store' <Predicate = (i_0_i6 == 2 & j_0_i6 == 0)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_2_4_s" [./type.h:177->./cnn.h:262]   --->   Operation 227 'store' <Predicate = (i_0_i6 == 2 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_3_s" [./type.h:177->./cnn.h:262]   --->   Operation 228 'store' <Predicate = (i_0_i6 == 1 & j_0_i6 == 3)> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_2_s" [./type.h:177->./cnn.h:262]   --->   Operation 229 'store' <Predicate = (i_0_i6 == 1 & j_0_i6 == 2)> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_1_s" [./type.h:177->./cnn.h:262]   --->   Operation 230 'store' <Predicate = (i_0_i6 == 1 & j_0_i6 == 1)> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_0_s" [./type.h:177->./cnn.h:262]   --->   Operation 231 'store' <Predicate = (i_0_i6 == 1 & j_0_i6 == 0)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_1_4_s" [./type.h:177->./cnn.h:262]   --->   Operation 232 'store' <Predicate = (i_0_i6 == 1 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_3_s" [./type.h:177->./cnn.h:262]   --->   Operation 233 'store' <Predicate = (i_0_i6 == 0 & j_0_i6 == 3)> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_2_s" [./type.h:177->./cnn.h:262]   --->   Operation 234 'store' <Predicate = (i_0_i6 == 0 & j_0_i6 == 2)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_1_s" [./type.h:177->./cnn.h:262]   --->   Operation 235 'store' <Predicate = (i_0_i6 == 0 & j_0_i6 == 1)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_0_s" [./type.h:177->./cnn.h:262]   --->   Operation 236 'store' <Predicate = (i_0_i6 == 0 & j_0_i6 == 0)> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_0_4_s" [./type.h:177->./cnn.h:262]   --->   Operation 237 'store' <Predicate = (i_0_i6 == 0 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_3_s" [./type.h:177->./cnn.h:262]   --->   Operation 238 'store' <Predicate = (i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 3)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_2_s" [./type.h:177->./cnn.h:262]   --->   Operation 239 'store' <Predicate = (i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 2)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_1_s" [./type.h:177->./cnn.h:262]   --->   Operation 240 'store' <Predicate = (i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 1)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_0_s" [./type.h:177->./cnn.h:262]   --->   Operation 241 'store' <Predicate = (i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 == 0)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "store i32 %p_kernel_val_4_V_0_s, i32* %p_kernel_val_V_4_4_s" [./type.h:177->./cnn.h:262]   --->   Operation 242 'store' <Predicate = (i_0_i6 != 0 & i_0_i6 != 1 & i_0_i6 != 2 & i_0_i6 != 3 & j_0_i6 != 0 & j_0_i6 != 1 & j_0_i6 != 2 & j_0_i6 != 3)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str59, i32 %tmp_71)" [./type.h:178->./cnn.h:262]   --->   Operation 243 'specregionend' 'empty_194' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader.i16.0" [./type.h:174->./cnn.h:262]   --->   Operation 244 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i.0"   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.97>
ST_11 : Operation 246 [1/2] (0.00ns)   --->   "call fastcc void @Conv8([784 x i24]* %input_0_val_V, i32 %p_kernel_val_V_0_0_l, i32 %p_kernel_val_V_0_1_l, i32 %p_kernel_val_V_0_2_l, i32 %p_kernel_val_V_0_3_l, i32 %p_kernel_val_V_0_4_l, i32 %p_kernel_val_V_1_0_l, i32 %p_kernel_val_V_1_1_l, i32 %p_kernel_val_V_1_2_l, i32 %p_kernel_val_V_1_3_l, i32 %p_kernel_val_V_1_4_l, i32 %p_kernel_val_V_2_0_l, i32 %p_kernel_val_V_2_1_l, i32 %p_kernel_val_V_2_2_l, i32 %p_kernel_val_V_2_3_l, i32 %p_kernel_val_V_2_4_l, i32 %p_kernel_val_V_3_0_l, i32 %p_kernel_val_V_3_1_l, i32 %p_kernel_val_V_3_2_l, i32 %p_kernel_val_V_3_3_l, i32 %p_kernel_val_V_3_4_l, i32 %p_kernel_val_V_4_0_l, i32 %p_kernel_val_V_4_1_l, i32 %p_kernel_val_V_4_2_l, i32 %p_kernel_val_V_4_3_l, i32 %p_kernel_val_V_4_4_l, [576 x i32]* %p_temp_val_V)" [./cnn.h:263]   --->   Operation 246 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 247 [1/1] (0.97ns)   --->   "br label %.loopexit2" [./cnn.h:123->./cnn.h:264]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.97>

State 12 <SV = 6> <Delay = 1.99>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%i_0_i8 = phi i5 [ 0, %"operator=.exit.0" ], [ %i_1, %.loopexit2.loopexit ]" [./cnn.h:123->./cnn.h:264]   --->   Operation 248 'phi' 'i_0_i8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.86ns)   --->   "%exitcond8_i = icmp eq i5 %i_0_i8, -8" [./cnn.h:123->./cnn.h:264]   --->   Operation 249 'icmp' 'exitcond8_i' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 250 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (1.13ns)   --->   "%i_1 = add i5 %i_0_i8, 1" [./cnn.h:123->./cnn.h:264]   --->   Operation 251 'add' 'i_1' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond8_i, label %SetValue.exit.1, label %.preheader.preheader.i20.0" [./cnn.h:123->./cnn.h:264]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_101 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i8, i5 0)" [./cnn.h:123->./cnn.h:264]   --->   Operation 253 'bitconcatenate' 'tmp_101' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %tmp_101 to i11" [./cnn.h:123->./cnn.h:264]   --->   Operation 254 'zext' 'p_shl6_cast' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i8, i3 0)" [./cnn.h:123->./cnn.h:264]   --->   Operation 255 'bitconcatenate' 'tmp_102' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i8 %tmp_102 to i11" [./cnn.h:127->./cnn.h:264]   --->   Operation 256 'zext' 'p_shl7_cast' <Predicate = (!exitcond8_i)> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (1.27ns)   --->   "%tmp_103 = sub i11 %p_shl6_cast, %p_shl7_cast" [./cnn.h:127->./cnn.h:264]   --->   Operation 257 'sub' 'tmp_103' <Predicate = (!exitcond8_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.97ns)   --->   "br label %.preheader.i22.0" [./cnn.h:124->./cnn.h:264]   --->   Operation 258 'br' <Predicate = (!exitcond8_i)> <Delay = 0.97>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%convlayer1_b_V_addr = getelementptr [6 x i18]* @convlayer1_b_V, i64 0, i64 %tmp_s" [./cnn.h:266]   --->   Operation 259 'getelementptr' 'convlayer1_b_V_addr' <Predicate = (exitcond8_i)> <Delay = 0.00>
ST_12 : Operation 260 [2/2] (1.99ns)   --->   "%p_Val2_35 = load i18* %convlayer1_b_V_addr, align 4" [./cnn.h:266]   --->   Operation 260 'load' 'p_Val2_35' <Predicate = (exitcond8_i)> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>

State 13 <SV = 7> <Delay = 3.26>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%j_0_i8 = phi i5 [ %j_s, %3 ], [ 0, %.preheader.preheader.i20.0 ]" [./cnn.h:124->./cnn.h:264]   --->   Operation 261 'phi' 'j_0_i8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 262 [1/1] (0.86ns)   --->   "%exitcond_i = icmp eq i5 %j_0_i8, -8" [./cnn.h:124->./cnn.h:264]   --->   Operation 262 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 263 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (1.13ns)   --->   "%j_s = add i5 %j_0_i8, 1" [./cnn.h:124->./cnn.h:264]   --->   Operation 264 'add' 'j_s' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit2.loopexit, label %3" [./cnn.h:124->./cnn.h:264]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i5 %j_0_i8 to i11" [./cnn.h:127->./cnn.h:264]   --->   Operation 266 'zext' 'tmp_74_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 267 [1/1] (1.26ns)   --->   "%tmp_108 = add i11 %tmp_103, %tmp_74_cast" [./cnn.h:127->./cnn.h:264]   --->   Operation 267 'add' 'tmp_108' <Predicate = (!exitcond_i)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_113_cast = sext i11 %tmp_108 to i64" [./cnn.h:127->./cnn.h:264]   --->   Operation 268 'sext' 'tmp_113_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 269 [1/1] (0.00ns)   --->   "%p_temp_val_V_addr = getelementptr [576 x i32]* %p_temp_val_V, i64 0, i64 %tmp_113_cast" [./cnn.h:127->./cnn.h:264]   --->   Operation 269 'getelementptr' 'p_temp_val_V_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 270 [1/1] (0.00ns)   --->   "%p_output_val_V_addr_1 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_113_cast" [./cnn.h:127->./cnn.h:264]   --->   Operation 270 'getelementptr' 'p_output_val_V_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_13 : Operation 271 [2/2] (1.99ns)   --->   "%p_output_val_V_load = load i32* %p_output_val_V_addr_1, align 4" [./cnn.h:127->./cnn.h:264]   --->   Operation 271 'load' 'p_output_val_V_load' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_13 : Operation 272 [2/2] (1.99ns)   --->   "%p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4" [./cnn.h:127->./cnn.h:264]   --->   Operation 272 'load' 'p_temp_val_V_load' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>

State 14 <SV = 8> <Delay = 5.57>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str65)" [./cnn.h:124->./cnn.h:264]   --->   Operation 273 'specregionbegin' 'tmp_73' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:126->./cnn.h:264]   --->   Operation 274 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 275 [1/2] (1.99ns)   --->   "%p_output_val_V_load = load i32* %p_output_val_V_addr_1, align 4" [./cnn.h:127->./cnn.h:264]   --->   Operation 275 'load' 'p_output_val_V_load' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_14 : Operation 276 [1/2] (1.99ns)   --->   "%p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4" [./cnn.h:127->./cnn.h:264]   --->   Operation 276 'load' 'p_temp_val_V_load' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_14 : Operation 277 [1/1] (1.57ns)   --->   "%p_Val2_s = add i32 %p_temp_val_V_load, %p_output_val_V_load" [./cnn.h:127->./cnn.h:264]   --->   Operation 277 'add' 'p_Val2_s' <Predicate = (!exitcond_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (1.99ns)   --->   "store i32 %p_Val2_s, i32* %p_output_val_V_addr_1, align 4" [./cnn.h:127->./cnn.h:264]   --->   Operation 278 'store' <Predicate = (!exitcond_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str65, i32 %tmp_73)" [./cnn.h:128->./cnn.h:264]   --->   Operation 279 'specregionend' 'empty_195' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "br label %.preheader.i22.0" [./cnn.h:124->./cnn.h:264]   --->   Operation 280 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 1.99>
ST_16 : Operation 282 [1/2] (1.99ns)   --->   "%p_Val2_35 = load i18* %convlayer1_b_V_addr, align 4" [./cnn.h:266]   --->   Operation 282 'load' 'p_Val2_35' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 6> <ROM>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_70 = sext i18 %p_Val2_35 to i33" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 283 'sext' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_67 = sext i18 %p_Val2_35 to i32" [./cnn.h:266]   --->   Operation 284 'sext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (0.97ns)   --->   "br label %.loopexit1" [./cnn.h:151->./cnn.h:266]   --->   Operation 285 'br' <Predicate = true> <Delay = 0.97>

State 17 <SV = 8> <Delay = 1.32>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%i_0_i5 = phi i5 [ 0, %SetValue.exit.1 ], [ %i_3, %.loopexit1.loopexit ]"   --->   Operation 286 'phi' 'i_0_i5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (0.86ns)   --->   "%exitcond2_i = icmp eq i5 %i_0_i5, -8" [./cnn.h:151->./cnn.h:266]   --->   Operation 287 'icmp' 'exitcond2_i' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 288 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (1.13ns)   --->   "%i_3 = add i5 %i_0_i5, 1" [./cnn.h:151->./cnn.h:266]   --->   Operation 289 'add' 'i_3' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %"sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit", label %.preheader.preheader.i30" [./cnn.h:151->./cnn.h:266]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_105 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i5, i5 0)" [./cnn.h:151->./cnn.h:266]   --->   Operation 291 'bitconcatenate' 'tmp_105' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %tmp_105 to i11" [./cnn.h:151->./cnn.h:266]   --->   Operation 292 'zext' 'p_shl8_cast' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i5, i3 0)" [./cnn.h:151->./cnn.h:266]   --->   Operation 293 'bitconcatenate' 'tmp_106' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl9_cast = zext i8 %tmp_106 to i11" [./cnn.h:155->./cnn.h:266]   --->   Operation 294 'zext' 'p_shl9_cast' <Predicate = (!exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 295 [1/1] (1.27ns)   --->   "%tmp_107 = sub i11 %p_shl8_cast, %p_shl9_cast" [./cnn.h:155->./cnn.h:266]   --->   Operation 295 'sub' 'tmp_107' <Predicate = (!exitcond2_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 296 [1/1] (0.97ns)   --->   "br label %.preheader.i33" [./cnn.h:152->./cnn.h:266]   --->   Operation 296 'br' <Predicate = (!exitcond2_i)> <Delay = 0.97>
ST_17 : Operation 297 [1/1] (0.00ns)   --->   "%convlayer_output_row = getelementptr [6 x i6]* %convlayer_output_rows, i64 0, i64 %tmp_s" [./type.h:171->./cnn.h:267]   --->   Operation 297 'getelementptr' 'convlayer_output_row' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 298 [1/1] (1.09ns)   --->   "store i6 24, i6* %convlayer_output_row, align 1" [./type.h:171->./cnn.h:267]   --->   Operation 298 'store' <Predicate = (exitcond2_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_17 : Operation 299 [1/1] (0.00ns)   --->   "%convlayer_output_col = getelementptr [6 x i6]* %convlayer_output_cols, i64 0, i64 %tmp_s" [./type.h:172->./cnn.h:267]   --->   Operation 299 'getelementptr' 'convlayer_output_col' <Predicate = (exitcond2_i)> <Delay = 0.00>
ST_17 : Operation 300 [1/1] (1.09ns)   --->   "store i6 24, i6* %convlayer_output_col, align 1" [./type.h:172->./cnn.h:267]   --->   Operation 300 'store' <Predicate = (exitcond2_i)> <Delay = 1.09> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_17 : Operation 301 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:173->./cnn.h:267]   --->   Operation 301 'br' <Predicate = (exitcond2_i)> <Delay = 0.97>

State 18 <SV = 9> <Delay = 3.26>
ST_18 : Operation 302 [1/1] (0.00ns)   --->   "%j_0_i5 = phi i5 [ %j_3, %_ifconv ], [ 0, %.preheader.preheader.i30 ]"   --->   Operation 302 'phi' 'j_0_i5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 303 [1/1] (0.86ns)   --->   "%exitcond_i2 = icmp eq i5 %j_0_i5, -8" [./cnn.h:152->./cnn.h:266]   --->   Operation 303 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 304 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (1.13ns)   --->   "%j_3 = add i5 %j_0_i5, 1" [./cnn.h:152->./cnn.h:266]   --->   Operation 305 'add' 'j_3' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %.loopexit1.loopexit, label %_ifconv" [./cnn.h:152->./cnn.h:266]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i5 %j_0_i5 to i11" [./cnn.h:155->./cnn.h:266]   --->   Operation 307 'zext' 'tmp_77_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (1.26ns)   --->   "%tmp_115 = add i11 %tmp_77_cast, %tmp_107" [./cnn.h:155->./cnn.h:266]   --->   Operation 308 'add' 'tmp_115' <Predicate = (!exitcond_i2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_121_cast = sext i11 %tmp_115 to i64" [./cnn.h:155->./cnn.h:266]   --->   Operation 309 'sext' 'tmp_121_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (0.00ns)   --->   "%p_output_val_V_addr_2 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_121_cast" [./cnn.h:155->./cnn.h:266]   --->   Operation 310 'getelementptr' 'p_output_val_V_addr_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_18 : Operation 311 [2/2] (1.99ns)   --->   "%p_Val2_s_196 = load i32* %p_output_val_V_addr_2, align 4" [./cnn.h:155->./cnn.h:266]   --->   Operation 311 'load' 'p_Val2_s_196' <Predicate = (!exitcond_i2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>

State 19 <SV = 10> <Delay = 7.61>
ST_19 : Operation 312 [1/2] (1.99ns)   --->   "%p_Val2_s_196 = load i32* %p_output_val_V_addr_2, align 4" [./cnn.h:155->./cnn.h:266]   --->   Operation 312 'load' 'p_Val2_s_196' <Predicate = (!exitcond_i2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_78 = sext i32 %p_Val2_s_196 to i33" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 313 'sext' 'tmp_78' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (1.57ns)   --->   "%p_Val2_34 = add nsw i33 %tmp_70, %tmp_78" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 314 'add' 'p_Val2_34' <Predicate = (!exitcond_i2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (1.57ns)   --->   "%p_Val2_38_cast = add i32 %tmp_67, %p_Val2_s_196" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 315 'add' 'p_Val2_38_cast' <Predicate = (!exitcond_i2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (1.29ns)   --->   "%tmp_79 = icmp eq i33 %p_Val2_34, 0" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 316 'icmp' 'tmp_79' <Predicate = (!exitcond_i2)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %p_Val2_34, i32 32)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 317 'bitselect' 'is_neg' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 318 [1/1] (1.57ns)   --->   "%tmp_176_cast = sub i32 0, %p_Val2_38_cast" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 318 'sub' 'tmp_176_cast' <Predicate = (!exitcond_i2)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (0.45ns)   --->   "%p_Val2_38 = select i1 %is_neg, i32 %tmp_176_cast, i32 %p_Val2_38_cast" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 319 'select' 'p_Val2_38' <Predicate = (!exitcond_i2)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.00ns)   --->   "%p_Val2_40_cast = zext i32 %p_Val2_38 to i33" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 320 'zext' 'p_Val2_40_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_s = call i33 @llvm.part.select.i33(i33 %p_Val2_40_cast, i32 32, i32 0) nounwind" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 321 'partselect' 'p_Result_s' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i31.i33(i31 -1, i33 %p_Result_s)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 322 'bitconcatenate' 'p_Result_2' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (2.00ns)   --->   "%tmp_80 = call i64 @llvm.cttz.i64(i64 %p_Result_2, i1 true) nounwind" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 323 'cttz' 'tmp_80' <Predicate = (!exitcond_i2)> <Delay = 2.00> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%num_zeros = trunc i64 %tmp_80 to i32" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 324 'trunc' 'num_zeros' <Predicate = (!exitcond_i2)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 6.95>
ST_20 : Operation 325 [1/1] (1.57ns)   --->   "%msb_idx = sub nsw i32 32, %num_zeros" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 325 'sub' 'msb_idx' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i32 %msb_idx to i31" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 326 'trunc' 'tmp_118' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 327 'bitselect' 'tmp_119' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.44ns)   --->   "%msb_idx_1 = select i1 %tmp_119, i31 0, i31 %tmp_118" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 328 'select' 'msb_idx_1' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_120 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_1, i32 5, i32 30)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 329 'partselect' 'tmp_120' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (1.28ns)   --->   "%icmp = icmp eq i26 %tmp_120, 0" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 330 'icmp' 'icmp' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (1.55ns)   --->   "%tmp_83 = sub i31 31, %msb_idx_1" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 331 'sub' 'tmp_83' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp_181_cast = zext i31 %tmp_83 to i32" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 332 'zext' 'tmp_181_cast' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V_5)   --->   "%tmp32_V_4 = shl i32 %p_Val2_38, %tmp_181_cast" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 333 'shl' 'tmp32_V_4' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i31 %msb_idx_1 to i6" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 334 'trunc' 'tmp_121' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (1.30ns)   --->   "%tmp_126 = icmp ult i31 %msb_idx_1, 31" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 335 'icmp' 'tmp_126' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (1.18ns)   --->   "%tmp_128 = add i6 -31, %tmp_121" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 336 'add' 'tmp_128' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_131 = call i33 @llvm.part.select.i33(i33 %p_Val2_40_cast, i32 32, i32 0)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 337 'partselect' 'tmp_131' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_134 = xor i6 %tmp_121, -1" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 338 'xor' 'tmp_134' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_137 = select i1 %tmp_126, i33 %tmp_131, i33 %p_Val2_40_cast" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 339 'select' 'tmp_137' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_138 = select i1 %tmp_126, i6 %tmp_134, i6 %tmp_128" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 340 'select' 'tmp_138' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_139 = zext i6 %tmp_138 to i33" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 341 'zext' 'tmp_139' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp32_V)   --->   "%tmp_140 = lshr i33 %tmp_137, %tmp_139" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 342 'lshr' 'tmp_140' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [1/1] (1.83ns) (out node of the LUT)   --->   "%tmp32_V = trunc i33 %tmp_140 to i32" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 343 'trunc' 'tmp32_V' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.83>
ST_20 : Operation 344 [1/1] (1.79ns) (out node of the LUT)   --->   "%tmp32_V_5 = select i1 %icmp, i32 %tmp32_V_4, i32 %tmp32_V" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 344 'select' 'tmp32_V_5' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 12> <Delay = 8.28>
ST_21 : Operation 345 [2/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_5 to float" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 345 'uitofp' 'f' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 13> <Delay = 8.28>
ST_22 : Operation 346 [1/2] (8.28ns)   --->   "%f = uitofp i32 %tmp32_V_5 to float" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 346 'uitofp' 'f' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%tmp32_V_8 = bitcast float %f to i32" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 347 'bitcast' 'tmp32_V_8' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_s_197 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_8, i32 23, i32 30)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 348 'partselect' 'p_Result_s_197' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 2.76>
ST_23 : Operation 349 [1/1] (0.98ns)   --->   "%tmp_85 = icmp ne i8 %p_Result_s_197, -98" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 349 'icmp' 'tmp_85' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_142 = trunc i32 %msb_idx to i8" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 350 'trunc' 'tmp_142' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_23 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp24_cast_cast = select i1 %tmp_85, i8 112, i8 111" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 351 'select' 'tmp24_cast_cast' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 352 [1/1] (1.28ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = add i8 %tmp_142, %tmp24_cast_cast" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 352 'add' 'p_Repl2_3_trunc' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_3_trunc)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 353 'bitconcatenate' 'tmp_87' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_23 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_8, i9 %tmp_87, i32 23, i32 31)" [./cnn.h:139->./cnn.h:155->./cnn.h:266]   --->   Operation 354 'partset' 'p_Result_3' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_23 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%p_Result_12_op = xor i32 %p_Result_3, -2147483648" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 355 'xor' 'p_Result_12_op' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node x_assign)   --->   "%tmp_68 = bitcast i32 %p_Result_12_op to float" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 356 'bitcast' 'tmp_68' <Predicate = (!exitcond_i2 & !tmp_79)> <Delay = 0.00>
ST_23 : Operation 357 [1/1] (0.49ns) (out node of the LUT)   --->   "%x_assign = select i1 %tmp_79, float -0.000000e+00, float %tmp_68" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 357 'select' 'x_assign' <Predicate = (!exitcond_i2)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.07>
ST_24 : Operation 358 [5/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 358 'fexp' 'tmp_i_i' <Predicate = (!exitcond_i2)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.07>
ST_25 : Operation 359 [4/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 359 'fexp' 'tmp_i_i' <Predicate = (!exitcond_i2)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 8.07>
ST_26 : Operation 360 [3/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 360 'fexp' 'tmp_i_i' <Predicate = (!exitcond_i2)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 8.07>
ST_27 : Operation 361 [2/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 361 'fexp' 'tmp_i_i' <Predicate = (!exitcond_i2)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 8.07>
ST_28 : Operation 362 [1/5] (8.07ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 362 'fexp' 'tmp_i_i' <Predicate = (!exitcond_i2)> <Delay = 8.07> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 4> <II = 1> <Delay = 8.07> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 20> <Delay = 2.65>
ST_29 : Operation 363 [1/1] (2.65ns)   --->   "%tmp_88 = fpext float %tmp_i_i to double" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 363 'fpext' 'tmp_88' <Predicate = (!exitcond_i2)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 7.54>
ST_30 : Operation 364 [4/4] (7.54ns)   --->   "%tmp_89 = fadd double %tmp_88, 1.000000e+00" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 364 'dadd' 'tmp_89' <Predicate = (!exitcond_i2)> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 22> <Delay = 7.54>
ST_31 : Operation 365 [3/4] (7.54ns)   --->   "%tmp_89 = fadd double %tmp_88, 1.000000e+00" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 365 'dadd' 'tmp_89' <Predicate = (!exitcond_i2)> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 7.54>
ST_32 : Operation 366 [2/4] (7.54ns)   --->   "%tmp_89 = fadd double %tmp_88, 1.000000e+00" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 366 'dadd' 'tmp_89' <Predicate = (!exitcond_i2)> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 7.54>
ST_33 : Operation 367 [1/4] (7.54ns)   --->   "%tmp_89 = fadd double %tmp_88, 1.000000e+00" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 367 'dadd' 'tmp_89' <Predicate = (!exitcond_i2)> <Delay = 7.54> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 3> <II = 1> <Delay = 7.54> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.74>
ST_34 : Operation 368 [15/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 368 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.74>
ST_35 : Operation 369 [14/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 369 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.74>
ST_36 : Operation 370 [13/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 370 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.74>
ST_37 : Operation 371 [12/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 371 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.74>
ST_38 : Operation 372 [11/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 372 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.74>
ST_39 : Operation 373 [10/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 373 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 8.74>
ST_40 : Operation 374 [9/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 374 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 32> <Delay = 8.74>
ST_41 : Operation 375 [8/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 375 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 33> <Delay = 8.74>
ST_42 : Operation 376 [7/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 376 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 34> <Delay = 8.74>
ST_43 : Operation 377 [6/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 377 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 35> <Delay = 8.74>
ST_44 : Operation 378 [5/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 378 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 36> <Delay = 8.74>
ST_45 : Operation 379 [4/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 379 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 37> <Delay = 8.74>
ST_46 : Operation 380 [3/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 380 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 38> <Delay = 8.74>
ST_47 : Operation 381 [2/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 381 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 39> <Delay = 8.74>
ST_48 : Operation 382 [1/15] (8.74ns)   --->   "%tmp_90 = fdiv double 1.000000e+00, %tmp_89" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 382 'ddiv' 'tmp_90' <Predicate = (!exitcond_i2)> <Delay = 8.74> <Core = "DDiv">   --->   Core 111 'DDiv' <Latency = 14> <II = 1> <Delay = 8.74> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 40> <Delay = 8.60>
ST_49 : Operation 383 [1/1] (3.41ns)   --->   "%res = fptrunc double %tmp_90 to float" [./cnn.h:140->./cnn.h:155->./cnn.h:266]   --->   Operation 383 'fptrunc' 'res' <Predicate = (!exitcond_i2)> <Delay = 3.41> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 384 [1/1] (2.65ns)   --->   "%d_assign = fpext float %res to double" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 384 'fpext' 'd_assign' <Predicate = (!exitcond_i2)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 385 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 385 'bitcast' 'ireg_V' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i64 %ireg_V to i63" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 386 'trunc' 'tmp_143' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 387 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 387 'bitselect' 'isneg' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 388 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 388 'partselect' 'exp_tmp_V' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_91 = zext i11 %exp_tmp_V to i12" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 389 'zext' 'tmp_91' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i64 %ireg_V to i52" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 390 'trunc' 'tmp_145' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_49 : Operation 391 [1/1] (1.33ns)   --->   "%tmp_93 = icmp eq i63 %tmp_143, 0" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 391 'icmp' 'tmp_93' <Predicate = (!exitcond_i2)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 392 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_91" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 392 'sub' 'F2' <Predicate = (!exitcond_i2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 393 [1/1] (1.11ns)   --->   "%tmp_116 = icmp sgt i12 %F2, 16" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 393 'icmp' 'tmp_116' <Predicate = (!exitcond_i2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 394 [1/1] (1.26ns)   --->   "%tmp_117 = add i12 -16, %F2" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 394 'add' 'tmp_117' <Predicate = (!exitcond_i2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 395 [1/1] (1.26ns)   --->   "%tmp_122 = sub i12 16, %F2" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 395 'sub' 'tmp_122' <Predicate = (!exitcond_i2)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 396 [1/1] (1.11ns)   --->   "%tmp_123 = icmp eq i12 %F2, 16" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 396 'icmp' 'tmp_123' <Predicate = (!exitcond_i2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 41> <Delay = 8.63>
ST_50 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)" [./cnn.h:152->./cnn.h:266]   --->   Operation 397 'specregionbegin' 'tmp_76' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:154->./cnn.h:266]   --->   Operation 398 'specpipeline' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_92 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_145)" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 399 'bitconcatenate' 'tmp_92' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 400 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i53 %tmp_92 to i54" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 400 'zext' 'p_Result_4' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 401 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_4" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 401 'sub' 'man_V_1' <Predicate = (!exitcond_i2 & isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 402 [1/1] (0.53ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_4" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 402 'select' 'man_V_2' <Predicate = (!exitcond_i2)> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 403 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_116, i12 %tmp_117, i12 %tmp_122" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 403 'select' 'sh_amt' <Predicate = (!exitcond_i2)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 404 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 404 'sext' 'sh_amt_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i54 %man_V_2 to i32" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 405 'trunc' 'tmp_146' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 406 [1/1] (1.11ns)   --->   "%tmp_124 = icmp ult i12 %sh_amt, 54" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 406 'icmp' 'tmp_124' <Predicate = (!exitcond_i2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_147 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 407 'partselect' 'tmp_147' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 408 [1/1] (0.94ns)   --->   "%icmp6 = icmp eq i7 %tmp_147, 0" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 408 'icmp' 'icmp6' <Predicate = (!exitcond_i2)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_125 = zext i32 %sh_amt_cast to i54" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 409 'zext' 'tmp_125' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_127 = ashr i54 %man_V_2, %tmp_125" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 410 'ashr' 'tmp_127' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%tmp_148 = trunc i54 %tmp_127 to i32" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 411 'trunc' 'tmp_148' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%this_assign = select i1 %isneg, i32 -1, i32 0" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 412 'select' 'this_assign' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%tmp_129 = shl i32 %tmp_146, %sh_amt_cast" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 413 'shl' 'tmp_129' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_93, true" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 414 'xor' 'sel_tmp1' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_123, %sel_tmp1" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 415 'and' 'sel_tmp2' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 416 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_93, %tmp_123" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 416 'or' 'sel_tmp6_demorgan' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 417 'xor' 'sel_tmp6' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 418 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_116, %sel_tmp6" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 418 'and' 'sel_tmp7' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 419 [1/1] (0.46ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_124" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 419 'and' 'sel_tmp8' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_124, true" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 420 'xor' 'sel_tmp' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 421 'and' 'sel_tmp9' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_116" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 422 'or' 'sel_tmp21_demorgan' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %sel_tmp21_demorgan, true" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 423 'xor' 'sel_tmp3' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 424 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %icmp6, %sel_tmp3" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 424 'and' 'sel_tmp4' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel = select i1 %sel_tmp4, i32 %tmp_129, i32 %this_assign" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 425 'select' 'newSel' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 426 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp9" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 426 'or' 'or_cond' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 427 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel4 = select i1 %sel_tmp8, i32 %tmp_148, i32 %tmp_146" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 427 'select' 'newSel4' <Predicate = (!exitcond_i2)> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp8, %sel_tmp2" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 428 'or' 'or_cond3' <Predicate = (!exitcond_i2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 429 [1/1] (1.79ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond, i32 %newSel, i32 %newSel4" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 429 'select' 'newSel5' <Predicate = (!exitcond_i2)> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 430 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 430 'or' 'or_cond4' <Predicate = (!exitcond_i2)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 431 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel6 = select i1 %or_cond4, i32 %newSel5, i32 0" [./cnn.h:141->./cnn.h:155->./cnn.h:266]   --->   Operation 431 'select' 'newSel6' <Predicate = (!exitcond_i2)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 432 [1/1] (1.99ns)   --->   "store i32 %newSel6, i32* %p_output_val_V_addr_2, align 4" [./cnn.h:155->./cnn.h:266]   --->   Operation 432 'store' <Predicate = (!exitcond_i2)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_50 : Operation 433 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_76)" [./cnn.h:156->./cnn.h:266]   --->   Operation 433 'specregionend' 'empty_198' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_50 : Operation 434 [1/1] (0.00ns)   --->   "br label %.preheader.i33" [./cnn.h:152->./cnn.h:266]   --->   Operation 434 'br' <Predicate = (!exitcond_i2)> <Delay = 0.00>

State 51 <SV = 10> <Delay = 0.00>
ST_51 : Operation 435 [1/1] (0.00ns)   --->   "br label %.loopexit1"   --->   Operation 435 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 9> <Delay = 2.53>
ST_52 : Operation 436 [1/1] (0.00ns)   --->   "%i_0_i7 = phi i5 [ 0, %"sigm<24, 24, ap_fixed<32, 16, 5, 3, 0> >.exit" ], [ %i_4, %.loopexit.loopexit ]"   --->   Operation 436 'phi' 'i_0_i7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 437 [1/1] (0.86ns)   --->   "%exitcond5 = icmp eq i5 %i_0_i7, -8" [./type.h:173->./cnn.h:267]   --->   Operation 437 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 438 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 439 [1/1] (1.13ns)   --->   "%i_4 = add i5 %i_0_i7, 1" [./type.h:173->./cnn.h:267]   --->   Operation 439 'add' 'i_4' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %"operator=.exit2.loopexit", label %.preheader.preheader.i41" [./type.h:173->./cnn.h:267]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i5 %i_0_i7 to i10" [./type.h:177->./cnn.h:267]   --->   Operation 441 'zext' 'tmp_75_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 442 [1/1] (1.27ns)   --->   "%tmp_109 = add i10 %tmp_75_cast, %tmp_98_cast" [./type.h:177->./cnn.h:267]   --->   Operation 442 'add' 'tmp_109' <Predicate = (!exitcond5)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i10 %tmp_109 to i8" [./type.h:177->./cnn.h:267]   --->   Operation 443 'trunc' 'tmp_110' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 444 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_110, i5 0)" [./type.h:177->./cnn.h:267]   --->   Operation 444 'bitconcatenate' 'p_shl12_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 445 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_109, i3 0)" [./type.h:177->./cnn.h:267]   --->   Operation 445 'bitconcatenate' 'p_shl13_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 446 [1/1] (1.26ns)   --->   "%tmp_111 = sub i13 %p_shl12_cast, %p_shl13_cast" [./type.h:177->./cnn.h:267]   --->   Operation 446 'sub' 'tmp_111' <Predicate = (!exitcond5)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i7, i5 0)" [./type.h:173->./cnn.h:267]   --->   Operation 447 'bitconcatenate' 'tmp_112' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 448 [1/1] (0.00ns)   --->   "%p_shl10_cast = zext i10 %tmp_112 to i11" [./type.h:173->./cnn.h:267]   --->   Operation 448 'zext' 'p_shl10_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i7, i3 0)" [./type.h:173->./cnn.h:267]   --->   Operation 449 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 450 [1/1] (0.00ns)   --->   "%p_shl11_cast = zext i8 %tmp_113 to i11" [./type.h:177->./cnn.h:267]   --->   Operation 450 'zext' 'p_shl11_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_52 : Operation 451 [1/1] (1.27ns)   --->   "%tmp_114 = sub i11 %p_shl10_cast, %p_shl11_cast" [./type.h:177->./cnn.h:267]   --->   Operation 451 'sub' 'tmp_114' <Predicate = (!exitcond5)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 452 [1/1] (0.97ns)   --->   "br label %.preheader.i43" [./type.h:174->./cnn.h:267]   --->   Operation 452 'br' <Predicate = (!exitcond5)> <Delay = 0.97>
ST_52 : Operation 453 [1/1] (0.00ns)   --->   "br label %"operator=.exit2""   --->   Operation 453 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 53 <SV = 10> <Delay = 3.26>
ST_53 : Operation 454 [1/1] (0.00ns)   --->   "%j_0_i7 = phi i5 [ %j_2, %4 ], [ 0, %.preheader.preheader.i41 ]"   --->   Operation 454 'phi' 'j_0_i7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 455 [1/1] (0.86ns)   --->   "%exitcond4 = icmp eq i5 %j_0_i7, -8" [./type.h:174->./cnn.h:267]   --->   Operation 455 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)"   --->   Operation 456 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 457 [1/1] (1.13ns)   --->   "%j_2 = add i5 %j_0_i7, 1" [./type.h:174->./cnn.h:267]   --->   Operation 457 'add' 'j_2' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 458 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %4" [./type.h:174->./cnn.h:267]   --->   Operation 458 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_134_cast1 = zext i5 %j_0_i7 to i11" [./type.h:177->./cnn.h:267]   --->   Operation 459 'zext' 'tmp_134_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 460 [1/1] (1.26ns)   --->   "%tmp_133 = add i11 %tmp_114, %tmp_134_cast1" [./type.h:177->./cnn.h:267]   --->   Operation 460 'add' 'tmp_133' <Predicate = (!exitcond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_136_cast = sext i11 %tmp_133 to i64" [./type.h:177->./cnn.h:267]   --->   Operation 461 'sext' 'tmp_136_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 462 [1/1] (0.00ns)   --->   "%p_output_val_V_addr_3 = getelementptr [576 x i32]* %p_output_val_V, i64 0, i64 %tmp_136_cast" [./type.h:177->./cnn.h:267]   --->   Operation 462 'getelementptr' 'p_output_val_V_addr_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_53 : Operation 463 [2/2] (1.99ns)   --->   "%p_output_val_V_load_2 = load i32* %p_output_val_V_addr_3, align 4" [./type.h:177->./cnn.h:267]   --->   Operation 463 'load' 'p_output_val_V_load_2' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>

State 54 <SV = 11> <Delay = 3.99>
ST_54 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_130 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str63)" [./type.h:174->./cnn.h:267]   --->   Operation 464 'specregionbegin' 'tmp_130' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:176->./cnn.h:267]   --->   Operation 465 'specpipeline' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_134_cast = zext i5 %j_0_i7 to i13" [./type.h:177->./cnn.h:267]   --->   Operation 466 'zext' 'tmp_134_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 467 [1/1] (1.26ns)   --->   "%tmp_132 = add i13 %tmp_111, %tmp_134_cast" [./type.h:177->./cnn.h:267]   --->   Operation 467 'add' 'tmp_132' <Predicate = (!exitcond4)> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i13 %tmp_132 to i64" [./type.h:177->./cnn.h:267]   --->   Operation 468 'zext' 'tmp_135_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 469 [1/1] (0.00ns)   --->   "%convlayer_output_val = getelementptr [3456 x i32]* %convlayer_output_val_V, i64 0, i64 %tmp_135_cast" [./type.h:177->./cnn.h:267]   --->   Operation 469 'getelementptr' 'convlayer_output_val' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 470 [1/2] (1.99ns)   --->   "%p_output_val_V_load_2 = load i32* %p_output_val_V_addr_3, align 4" [./type.h:177->./cnn.h:267]   --->   Operation 470 'load' 'p_output_val_V_load_2' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_54 : Operation 471 [1/1] (1.99ns)   --->   "store i32 %p_output_val_V_load_2, i32* %convlayer_output_val, align 4" [./type.h:177->./cnn.h:267]   --->   Operation 471 'store' <Predicate = (!exitcond4)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 6> <RAM>
ST_54 : Operation 472 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str63, i32 %tmp_130)" [./type.h:178->./cnn.h:267]   --->   Operation 472 'specregionend' 'empty_199' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_54 : Operation 473 [1/1] (0.00ns)   --->   "br label %.preheader.i43" [./type.h:174->./cnn.h:267]   --->   Operation 473 'br' <Predicate = (!exitcond4)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 0.00>
ST_55 : Operation 474 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./cnn.h:259) [38]  (0.978 ns)

 <State 2>: 1.1ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', ./cnn.h:259) [39]  (0.639 ns)
	blocking operation 0.464 ns on control path)

 <State 3>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('convlayer1_k_cols_ad', ./type.h:168->./cnn.h:262) [90]  (0 ns)
	'load' operation ('convlayer1_k_cols_lo', ./type.h:168->./cnn.h:262) on array 'convlayer1_k_cols' [91]  (2 ns)

 <State 4>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:188->./cnn.h:260) [59]  (0 ns)
	'add' operation ('tmp_100', ./type.h:191->./cnn.h:260) [68]  (1.27 ns)
	'getelementptr' operation ('p_output_val_V_addr', ./type.h:191->./cnn.h:260) [70]  (0 ns)
	'store' operation (./type.h:191->./cnn.h:260) of constant 0 on array '_output.val.V', ./cnn.h:258 [71]  (2 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2ns
The critical path consists of the following:
	'load' operation ('convlayer1_k_rows_lo', ./type.h:167->./cnn.h:262) on array 'convlayer1_k_rows' [89]  (2 ns)

 <State 7>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i_0_i6', ./type.h:173->./cnn.h:262) with incoming values : ('i_s', ./type.h:173->./cnn.h:262) [94]  (0 ns)
	'add' operation ('tmp_97', ./type.h:177->./cnn.h:262) [101]  (1.19 ns)
	'add' operation ('tmp_99', ./type.h:177->./cnn.h:262) [105]  (1.28 ns)

 <State 8>: 3.28ns
The critical path consists of the following:
	'phi' operation ('j_0_i6', ./type.h:174->./cnn.h:262) with incoming values : ('j_1', ./type.h:174->./cnn.h:262) [108]  (0 ns)
	'add' operation ('tmp_104', ./type.h:177->./cnn.h:262) [117]  (1.28 ns)
	'getelementptr' operation ('convlayer1_k_val_V_a', ./type.h:177->./cnn.h:262) [119]  (0 ns)
	'load' operation ('_kernel.val[4].V[0]', ./type.h:177->./cnn.h:262) on array 'convlayer1_k_val_V' [120]  (2 ns)

 <State 9>: 2ns
The critical path consists of the following:
	'load' operation ('_kernel.val[4].V[0]', ./type.h:177->./cnn.h:262) on array 'convlayer1_k_val_V' [120]  (2 ns)
	'store' operation (./type.h:177->./cnn.h:262) of variable 'p_kernel_val_4_V_0_s', ./type.h:177->./cnn.h:262 on local variable 'p_kernel_val_V_1_3_s' [160]  (0 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0.978ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0_i8', ./cnn.h:123->./cnn.h:264) with incoming values : ('i_1', ./cnn.h:123->./cnn.h:264) [242]  (0.978 ns)

 <State 12>: 2ns
The critical path consists of the following:
	'getelementptr' operation ('convlayer1_b_V_addr', ./cnn.h:266) [277]  (0 ns)
	'load' operation ('__Val2__', ./cnn.h:266) on array 'convlayer1_b_V' [278]  (2 ns)

 <State 13>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j_0_i8', ./cnn.h:124->./cnn.h:264) with incoming values : ('j_s', ./cnn.h:124->./cnn.h:264) [255]  (0 ns)
	'add' operation ('tmp_108', ./cnn.h:127->./cnn.h:264) [264]  (1.27 ns)
	'getelementptr' operation ('p_temp_val_V_addr', ./cnn.h:127->./cnn.h:264) [266]  (0 ns)
	'load' operation ('p_temp_val_V_load', ./cnn.h:127->./cnn.h:264) on array 'p_temp_val_V' [269]  (2 ns)

 <State 14>: 5.57ns
The critical path consists of the following:
	'load' operation ('p_output_val_V_load', ./cnn.h:127->./cnn.h:264) on array '_output.val.V', ./cnn.h:258 [268]  (2 ns)
	'add' operation ('p_Val2_s', ./cnn.h:127->./cnn.h:264) [270]  (1.58 ns)
	'store' operation (./cnn.h:127->./cnn.h:264) of variable 'p_Val2_s', ./cnn.h:127->./cnn.h:264 on array '_output.val.V', ./cnn.h:258 [271]  (2 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./cnn.h:266) on array 'convlayer1_b_V' [278]  (2 ns)

 <State 17>: 1.33ns
The critical path consists of the following:
	'icmp' operation ('exitcond2_i', ./cnn.h:151->./cnn.h:266) [284]  (0.865 ns)
	blocking operation 0.464 ns on control path)

 <State 18>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./cnn.h:152->./cnn.h:266) [296]  (0 ns)
	'add' operation ('tmp_115', ./cnn.h:155->./cnn.h:266) [305]  (1.27 ns)
	'getelementptr' operation ('p_output_val_V_addr_2', ./cnn.h:155->./cnn.h:266) [307]  (0 ns)
	'load' operation ('__Val2__', ./cnn.h:155->./cnn.h:266) on array '_output.val.V', ./cnn.h:258 [308]  (2 ns)

 <State 19>: 7.61ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./cnn.h:155->./cnn.h:266) on array '_output.val.V', ./cnn.h:258 [308]  (2 ns)
	'add' operation ('p_Val2_38_cast', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [311]  (1.58 ns)
	'sub' operation ('tmp_176_cast', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [314]  (1.58 ns)
	'select' operation ('__Val2__', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [315]  (0.457 ns)
	'cttz' operation ('tmp_80', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [319]  (2 ns)

 <State 20>: 6.95ns
The critical path consists of the following:
	'sub' operation ('msb_idx', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [321]  (1.58 ns)
	'select' operation ('msb_idx', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [324]  (0.446 ns)
	'icmp' operation ('tmp_126', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [331]  (1.31 ns)
	'select' operation ('tmp_137', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [335]  (0 ns)
	'lshr' operation ('tmp_140', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [338]  (0 ns)
	'select' operation ('tmp32.V', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [340]  (1.79 ns)

 <State 21>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [341]  (8.29 ns)

 <State 22>: 8.29ns
The critical path consists of the following:
	'uitofp' operation ('f', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [341]  (8.29 ns)

 <State 23>: 2.77ns
The critical path consists of the following:
	'icmp' operation ('tmp_85', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [344]  (0.987 ns)
	'select' operation ('tmp24_cast_cast', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [346]  (0 ns)
	'add' operation ('p_Repl2_3_trunc', ./cnn.h:139->./cnn.h:155->./cnn.h:266) [347]  (1.28 ns)
	'xor' operation ('p_Result_12_op', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [350]  (0 ns)
	'select' operation ('x', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [352]  (0.498 ns)

 <State 24>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266) [353]  (8.08 ns)

 <State 25>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266) [353]  (8.08 ns)

 <State 26>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266) [353]  (8.08 ns)

 <State 27>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266) [353]  (8.08 ns)

 <State 28>: 8.08ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:15->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:15->./cnn.h:140->./cnn.h:155->./cnn.h:266) [353]  (8.08 ns)

 <State 29>: 2.66ns
The critical path consists of the following:
	'fpext' operation ('tmp_88', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [354]  (2.66 ns)

 <State 30>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_89', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [355]  (7.54 ns)

 <State 31>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_89', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [355]  (7.54 ns)

 <State 32>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_89', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [355]  (7.54 ns)

 <State 33>: 7.54ns
The critical path consists of the following:
	'dadd' operation ('tmp_89', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [355]  (7.54 ns)

 <State 34>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 35>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 36>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 37>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 38>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 39>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 40>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 41>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 42>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 43>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 44>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 45>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 46>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 47>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 48>: 8.74ns
The critical path consists of the following:
	'ddiv' operation ('tmp_90', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [356]  (8.74 ns)

 <State 49>: 8.61ns
The critical path consists of the following:
	'fptrunc' operation ('res', ./cnn.h:140->./cnn.h:155->./cnn.h:266) [357]  (3.42 ns)
	'fpext' operation ('d', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [358]  (2.66 ns)
	'sub' operation ('F2', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [370]  (1.27 ns)
	'add' operation ('tmp_117', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [372]  (1.27 ns)

 <State 50>: 8.64ns
The critical path consists of the following:
	'sub' operation ('man.V', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [367]  (1.68 ns)
	'select' operation ('man.V', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [368]  (0.539 ns)
	'ashr' operation ('tmp_127', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [382]  (0 ns)
	'select' operation ('newSel4', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [399]  (2.17 ns)
	'select' operation ('newSel5', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [401]  (1.79 ns)
	'select' operation ('newSel6', ./cnn.h:141->./cnn.h:155->./cnn.h:266) [403]  (0.457 ns)
	'store' operation (./cnn.h:155->./cnn.h:266) of variable 'newSel6', ./cnn.h:141->./cnn.h:155->./cnn.h:266 on array '_output.val.V', ./cnn.h:258 [404]  (2 ns)

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 2.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./type.h:173->./cnn.h:267) [416]  (0 ns)
	'add' operation ('tmp_109', ./type.h:177->./cnn.h:267) [423]  (1.28 ns)
	'sub' operation ('tmp_111', ./type.h:177->./cnn.h:267) [427]  (1.26 ns)

 <State 53>: 3.27ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./type.h:174->./cnn.h:267) [435]  (0 ns)
	'add' operation ('tmp_133', ./type.h:177->./cnn.h:267) [448]  (1.27 ns)
	'getelementptr' operation ('p_output_val_V_addr_3', ./type.h:177->./cnn.h:267) [450]  (0 ns)
	'load' operation ('p_output_val_V_load_2', ./type.h:177->./cnn.h:267) on array '_output.val.V', ./cnn.h:258 [451]  (2 ns)

 <State 54>: 4ns
The critical path consists of the following:
	'load' operation ('p_output_val_V_load_2', ./type.h:177->./cnn.h:267) on array '_output.val.V', ./cnn.h:258 [451]  (2 ns)
	'store' operation (./type.h:177->./cnn.h:267) of variable 'p_output_val_V_load_2', ./type.h:177->./cnn.h:267 on array 'convlayer_output_val_V' [452]  (2 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
