Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun 30 15:27:47 2023
| Host         : DESKTOP-AD02GFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Generateur_Pattern_timing_summary_routed.rpt -pb Generateur_Pattern_timing_summary_routed.pb -rpx Generateur_Pattern_timing_summary_routed.rpx -warn_on_violation
| Design       : Generateur_Pattern
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (274)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (274)
--------------------------------
 There are 274 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.624        0.000                      0                  454        0.042        0.000                      0                  454        2.000        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk                      {0.000 4.000}        8.000           125.000         
  clk_25MHz_clock_VGA    {0.000 19.862}       39.724          25.174          
  clkfbout_clock_VGA     {0.000 28.000}       56.000          17.857          
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  clk_25MHz_clock_VGA_1  {0.000 19.862}       39.724          25.174          
  clkfbout_clock_VGA_1   {0.000 28.000}       56.000          17.857          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_25MHz_clock_VGA         32.624        0.000                      0                  454        0.187        0.000                      0                  454       19.362        0.000                       0                   276  
  clkfbout_clock_VGA                                                                                                                                                      44.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk_25MHz_clock_VGA_1       32.626        0.000                      0                  454        0.187        0.000                      0                  454       19.362        0.000                       0                   276  
  clkfbout_clock_VGA_1                                                                                                                                                    44.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz_clock_VGA_1  clk_25MHz_clock_VGA         32.624        0.000                      0                  454        0.042        0.000                      0                  454  
clk_25MHz_clock_VGA    clk_25MHz_clock_VGA_1       32.624        0.000                      0                  454        0.042        0.000                      0                  454  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA
  To Clock:  clk_25MHz_clock_VGA

Setup :            0  Failing Endpoints,  Worst Slack       32.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.624ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.605ns (37.245%)  route 4.389ns (62.755%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     5.118 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[3]
                         net (fo=1, routed)           0.592     5.709    Gaussien/plusOp_inferred__6/i___1_carry__0_n_4
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555     6.264 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.264    Gaussien/plusOp_inferred__7/i___0_carry__0_n_4
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[7]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 32.624    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.716ns (39.606%)  route 4.142ns (60.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     6.128 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.128    Gaussien/plusOp_inferred__7/i___0_carry__0_n_5
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[6]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             33.005ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.709ns (40.964%)  route 3.904ns (59.036%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.884 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.884    Gaussien/plusOp_inferred__4/i___0_carry__0_n_6
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[5]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 33.005    

Slack (MET) :             33.026ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.688ns (40.776%)  route 3.904ns (59.224%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.863    Gaussien/plusOp_inferred__4/i___0_carry__0_n_4
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[7]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 33.026    

Slack (MET) :             33.100ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.614ns (40.104%)  route 3.904ns (59.896%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.789 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.789    Gaussien/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[6]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 33.100    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.614ns (40.318%)  route 3.870ns (59.682%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.751 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.751    Gaussien/plusOp[7]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[7]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.363ns (36.328%)  route 4.142ns (63.672%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533     5.775 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.775    Gaussien/plusOp_inferred__7/i___0_carry__0_n_6
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[5]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.598ns (39.957%)  route 3.904ns (60.043%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.773 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.773    Gaussien/plusOp_inferred__4/i___0_carry__0_n_7
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[4]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 33.116    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.554ns (39.760%)  route 3.870ns (60.240%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     5.691 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.691    Gaussien/plusOp[6]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[6]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.417ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.594ns (41.827%)  route 3.608ns (58.173%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.334     3.310    Gaussien/C__1[3]
    SLICE_X30Y28         LUT6 (Prop_lut6_I3_O)        0.328     3.638 r  Gaussien/i___1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.638    Gaussien/i___1_carry_i_3__1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     3.893 r  Gaussien/plusOp_inferred__6/i___1_carry/O[3]
                         net (fo=2, routed)           0.648     4.541    Gaussien/plusOp_inferred__6/i___1_carry_n_4
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.307     4.848 r  Gaussien/i___0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.848    Gaussien/i___0_carry_i_4__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.249 r  Gaussien/plusOp_inferred__7/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.249    Gaussien/plusOp_inferred__7/i___0_carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.472 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.472    Gaussien/plusOp_inferred__7/i___0_carry__0_n_7
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[4]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 33.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Gaussien/Reg7_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg8_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.556    -0.539    Gaussien/clk_25MHz
    SLICE_X33Y29         FDCE                                         r  Gaussien/Reg7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  Gaussien/Reg7_reg[10]/Q
                         net (fo=4, routed)           0.123    -0.275    Gaussien/Reg7[10]
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.064    -0.462    Gaussien/Reg8_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Gaussien/Reg8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.557    -0.538    Gaussien/clk_25MHz
    SLICE_X29Y30         FDCE                                         r  Gaussien/Reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  Gaussien/Reg8_reg[4]/Q
                         net (fo=10, routed)          0.131    -0.265    Gaussien/Reg8[4]
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.823    -0.774    Gaussien/clk_25MHz
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X31Y30         FDCE (Hold_fdce_C_D)         0.070    -0.454    Gaussien/Reg9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.258    Synchro0/Vert_reg[3][2]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.213 r  Synchro0/Vert[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    Gaussien/Vert_reg[3]_1[2]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    Gaussien/Vert_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Pattern_Damier/Vert_Intensite_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Pattern_Damier/CLK
    SLICE_X36Y29         FDCE                                         r  Pattern_Damier/Vert_Intensite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Pattern_Damier/Vert_Intensite_reg[3]/Q
                         net (fo=1, routed)           0.125    -0.246    Gaussien/Reg1_reg[11]_0[0]
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Gaussien/clk_25MHz
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/C
                         clock pessimism              0.235    -0.512    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.075    -0.437    Gaussien/Reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.257    Synchro0/Vert_reg[3][1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  Synchro0/Vert[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Gaussien/Vert_reg[3]_1[1]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    Gaussien/Vert_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Synchro0/CLK
    SLICE_X39Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=8, routed)           0.142    -0.228    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Synchro0/p_0_in__0[9]
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Synchro0/CLK
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120    -0.379    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Gaussien/Position_V_filtre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/V_SYNCH_filtre_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.584    -0.511    Gaussien/clk_25MHz
    SLICE_X40Y28         FDCE                                         r  Gaussien/Position_V_filtre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Gaussien/Position_V_filtre_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.250    Gaussien/Position_V_filtre_reg[7]
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  Gaussien/V_SYNCH_filtre_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Gaussien/V_SYNCH_filtre_i_1_n_0
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.851    -0.746    Gaussien/clk_25MHz
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/C
                         clock pessimism              0.248    -0.498    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.091    -0.407    Gaussien/V_SYNCH_filtre_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.199%)  route 0.302ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y25         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.302    -0.077    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.863    -0.734    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.281    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.133%)  route 0.135ns (48.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.135    -0.267    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.817    -0.780    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.070    -0.473    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Gaussien/Reg5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.247%)  route 0.145ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.540    Gaussien/clk_25MHz
    SLICE_X29Y27         FDCE                                         r  Gaussien/Reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Gaussien/Reg5_reg[1]/Q
                         net (fo=5, routed)           0.145    -0.253    Gaussien/Reg5_reg[11]_0[1]
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.066    -0.460    Gaussien/Reg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clock_VGA
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y11     Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y11     Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y10     Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y10     Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   clock_VGA0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X30Y30     Gaussien/Reg5_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X28Y30     Gaussien/Reg5_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg5_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X29Y30     Gaussien/Reg5_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg6_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg6_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X31Y30     Gaussien/Reg9_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X31Y30     Gaussien/Reg9_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X28Y30     Gaussien/Reg9_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X36Y27     Gaussien/Rouge_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y26     Gaussien/Compteur_Fifo_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y26     Gaussien/Compteur_Fifo_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y25     Gaussien/Compteur_Fifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_VGA
  To Clock:  clkfbout_clock_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_VGA
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   clock_VGA0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA_1
  To Clock:  clk_25MHz_clock_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       32.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.362ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.626ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.605ns (37.245%)  route 4.389ns (62.755%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     5.118 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[3]
                         net (fo=1, routed)           0.592     5.709    Gaussien/plusOp_inferred__6/i___1_carry__0_n_4
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555     6.264 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.264    Gaussien/plusOp_inferred__7/i___0_carry__0_n_4
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Bleu_reg[7]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 32.626    

Slack (MET) :             32.762ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.716ns (39.606%)  route 4.142ns (60.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     6.128 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.128    Gaussien/plusOp_inferred__7/i___0_carry__0_n_5
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Bleu_reg[6]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 32.762    

Slack (MET) :             33.007ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.709ns (40.964%)  route 3.904ns (59.036%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.884 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.884    Gaussien/plusOp_inferred__4/i___0_carry__0_n_6
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.144    38.829    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.891    Gaussien/Convolution_Vert_reg[5]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 33.007    

Slack (MET) :             33.028ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.688ns (40.776%)  route 3.904ns (59.224%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.863    Gaussien/plusOp_inferred__4/i___0_carry__0_n_4
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.144    38.829    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.891    Gaussien/Convolution_Vert_reg[7]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 33.028    

Slack (MET) :             33.102ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.614ns (40.104%)  route 3.904ns (59.896%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.789 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.789    Gaussien/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.144    38.829    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.891    Gaussien/Convolution_Vert_reg[6]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 33.102    

Slack (MET) :             33.104ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.614ns (40.318%)  route 3.870ns (59.682%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.751 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.751    Gaussien/plusOp[7]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.144    38.793    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.855    Gaussien/Convolution_Rouge_reg[7]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 33.104    

Slack (MET) :             33.115ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.363ns (36.328%)  route 4.142ns (63.672%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533     5.775 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.775    Gaussien/plusOp_inferred__7/i___0_carry__0_n_6
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Bleu_reg[5]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.115    

Slack (MET) :             33.118ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.598ns (39.957%)  route 3.904ns (60.043%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.773 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.773    Gaussien/plusOp_inferred__4/i___0_carry__0_n_7
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.144    38.829    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.891    Gaussien/Convolution_Vert_reg[4]
  -------------------------------------------------------------------
                         required time                         38.891    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 33.118    

Slack (MET) :             33.164ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.554ns (39.760%)  route 3.870ns (60.240%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     5.691 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.691    Gaussien/plusOp[6]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.144    38.793    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.855    Gaussien/Convolution_Rouge_reg[6]
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 33.164    

Slack (MET) :             33.418ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.594ns (41.827%)  route 3.608ns (58.173%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.334     3.310    Gaussien/C__1[3]
    SLICE_X30Y28         LUT6 (Prop_lut6_I3_O)        0.328     3.638 r  Gaussien/i___1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.638    Gaussien/i___1_carry_i_3__1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     3.893 r  Gaussien/plusOp_inferred__6/i___1_carry/O[3]
                         net (fo=2, routed)           0.648     4.541    Gaussien/plusOp_inferred__6/i___1_carry_n_4
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.307     4.848 r  Gaussien/i___0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.848    Gaussien/i___0_carry_i_4__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.249 r  Gaussien/plusOp_inferred__7/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.249    Gaussien/plusOp_inferred__7/i___0_carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.472 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.472    Gaussien/plusOp_inferred__7/i___0_carry__0_n_7
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.144    38.828    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Bleu_reg[4]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 33.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Gaussien/Reg7_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg8_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.556    -0.539    Gaussien/clk_25MHz
    SLICE_X33Y29         FDCE                                         r  Gaussien/Reg7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  Gaussien/Reg7_reg[10]/Q
                         net (fo=4, routed)           0.123    -0.275    Gaussien/Reg7[10]
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.064    -0.462    Gaussien/Reg8_reg[10]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Gaussien/Reg8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.557    -0.538    Gaussien/clk_25MHz
    SLICE_X29Y30         FDCE                                         r  Gaussien/Reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  Gaussien/Reg8_reg[4]/Q
                         net (fo=10, routed)          0.131    -0.265    Gaussien/Reg8[4]
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.823    -0.774    Gaussien/clk_25MHz
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X31Y30         FDCE (Hold_fdce_C_D)         0.070    -0.454    Gaussien/Reg9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.258    Synchro0/Vert_reg[3][2]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.213 r  Synchro0/Vert[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    Gaussien/Vert_reg[3]_1[2]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    Gaussien/Vert_reg[2]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Pattern_Damier/Vert_Intensite_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Pattern_Damier/CLK
    SLICE_X36Y29         FDCE                                         r  Pattern_Damier/Vert_Intensite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Pattern_Damier/Vert_Intensite_reg[3]/Q
                         net (fo=1, routed)           0.125    -0.246    Gaussien/Reg1_reg[11]_0[0]
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Gaussien/clk_25MHz
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/C
                         clock pessimism              0.235    -0.512    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.075    -0.437    Gaussien/Reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.257    Synchro0/Vert_reg[3][1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  Synchro0/Vert[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Gaussien/Vert_reg[3]_1[1]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/C
                         clock pessimism              0.249    -0.524    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.403    Gaussien/Vert_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Synchro0/CLK
    SLICE_X39Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=8, routed)           0.142    -0.228    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Synchro0/p_0_in__0[9]
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Synchro0/CLK
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.248    -0.499    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120    -0.379    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Gaussien/Position_V_filtre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/V_SYNCH_filtre_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.584    -0.511    Gaussien/clk_25MHz
    SLICE_X40Y28         FDCE                                         r  Gaussien/Position_V_filtre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Gaussien/Position_V_filtre_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.250    Gaussien/Position_V_filtre_reg[7]
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  Gaussien/V_SYNCH_filtre_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Gaussien/V_SYNCH_filtre_i_1_n_0
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.851    -0.746    Gaussien/clk_25MHz
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/C
                         clock pessimism              0.248    -0.498    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.091    -0.407    Gaussien/V_SYNCH_filtre_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.199%)  route 0.302ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y25         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.302    -0.077    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.863    -0.734    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.281    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.133%)  route 0.135ns (48.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.135    -0.267    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.817    -0.780    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.070    -0.473    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Gaussien/Reg5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.247%)  route 0.145ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.540    Gaussien/clk_25MHz
    SLICE_X29Y27         FDCE                                         r  Gaussien/Reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Gaussien/Reg5_reg[1]/Q
                         net (fo=5, routed)           0.145    -0.253    Gaussien/Reg5_reg[11]_0[1]
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/C
                         clock pessimism              0.250    -0.526    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.066    -0.460    Gaussien/Reg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clock_VGA_1
Waveform(ns):       { 0.000 19.862 }
Period(ns):         39.724
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y11     Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y11     Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y10     Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         39.724      37.148     RAMB18_X1Y10     Gaussien/Fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.724      37.568     BUFGCTRL_X0Y16   clock_VGA0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.724      38.475     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.724      38.724     SLICE_X31Y27     Gaussien/Bleu_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.724      173.636    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X30Y30     Gaussien/Reg5_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X28Y30     Gaussien/Reg5_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg5_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X29Y30     Gaussien/Reg5_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg6_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X27Y30     Gaussien/Reg6_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X31Y30     Gaussien/Reg9_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X31Y30     Gaussien/Reg9_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X28Y30     Gaussien/Reg9_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.862      19.362     SLICE_X36Y27     Gaussien/Rouge_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y26     Gaussien/Compteur_Fifo_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y26     Gaussien/Compteur_Fifo_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y27     Gaussien/Compteur_Fifo_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y24     Gaussien/Compteur_Fifo_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.862      19.362     SLICE_X34Y25     Gaussien/Compteur_Fifo_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_VGA_1
  To Clock:  clkfbout_clock_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       44.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_VGA_1
Waveform(ns):       { 0.000 28.000 }
Period(ns):         56.000
Sources:            { clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         56.000      53.845     BUFGCTRL_X0Y17   clock_VGA0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         56.000      54.751     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       56.000      44.000     MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       56.000      157.360    MMCME2_ADV_X0Y1  clock_VGA0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA_1
  To Clock:  clk_25MHz_clock_VGA

Setup :            0  Failing Endpoints,  Worst Slack       32.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.624ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.605ns (37.245%)  route 4.389ns (62.755%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     5.118 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[3]
                         net (fo=1, routed)           0.592     5.709    Gaussien/plusOp_inferred__6/i___1_carry__0_n_4
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555     6.264 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.264    Gaussien/plusOp_inferred__7/i___0_carry__0_n_4
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[7]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 32.624    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.716ns (39.606%)  route 4.142ns (60.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     6.128 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.128    Gaussien/plusOp_inferred__7/i___0_carry__0_n_5
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[6]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             33.005ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.709ns (40.964%)  route 3.904ns (59.036%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.884 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.884    Gaussien/plusOp_inferred__4/i___0_carry__0_n_6
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[5]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 33.005    

Slack (MET) :             33.026ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.688ns (40.776%)  route 3.904ns (59.224%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.863    Gaussien/plusOp_inferred__4/i___0_carry__0_n_4
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[7]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 33.026    

Slack (MET) :             33.100ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.614ns (40.104%)  route 3.904ns (59.896%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.789 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.789    Gaussien/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[6]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 33.100    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.614ns (40.318%)  route 3.870ns (59.682%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.751 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.751    Gaussien/plusOp[7]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[7]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.363ns (36.328%)  route 4.142ns (63.672%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533     5.775 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.775    Gaussien/plusOp_inferred__7/i___0_carry__0_n_6
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[5]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.598ns (39.957%)  route 3.904ns (60.043%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.773 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.773    Gaussien/plusOp_inferred__4/i___0_carry__0_n_7
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[4]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 33.116    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.554ns (39.760%)  route 3.870ns (60.240%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     5.691 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.691    Gaussien/plusOp[6]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[6]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.417ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA rise@39.724ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.594ns (41.827%)  route 3.608ns (58.173%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.334     3.310    Gaussien/C__1[3]
    SLICE_X30Y28         LUT6 (Prop_lut6_I3_O)        0.328     3.638 r  Gaussien/i___1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.638    Gaussien/i___1_carry_i_3__1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     3.893 r  Gaussien/plusOp_inferred__6/i___1_carry/O[3]
                         net (fo=2, routed)           0.648     4.541    Gaussien/plusOp_inferred__6/i___1_carry_n_4
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.307     4.848 r  Gaussien/i___0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.848    Gaussien/i___0_carry_i_4__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.249 r  Gaussien/plusOp_inferred__7/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.249    Gaussien/plusOp_inferred__7/i___0_carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.472 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.472    Gaussien/plusOp_inferred__7/i___0_carry__0_n_7
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[4]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 33.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Gaussien/Reg7_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg8_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.556    -0.539    Gaussien/clk_25MHz
    SLICE_X33Y29         FDCE                                         r  Gaussien/Reg7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  Gaussien/Reg7_reg[10]/Q
                         net (fo=4, routed)           0.123    -0.275    Gaussien/Reg7[10]
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.145    -0.381    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.064    -0.317    Gaussien/Reg8_reg[10]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Gaussien/Reg8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.557    -0.538    Gaussien/clk_25MHz
    SLICE_X29Y30         FDCE                                         r  Gaussien/Reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  Gaussien/Reg8_reg[4]/Q
                         net (fo=10, routed)          0.131    -0.265    Gaussien/Reg8[4]
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.823    -0.774    Gaussien/clk_25MHz
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X31Y30         FDCE (Hold_fdce_C_D)         0.070    -0.309    Gaussien/Reg9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.258    Synchro0/Vert_reg[3][2]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.213 r  Synchro0/Vert[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    Gaussien/Vert_reg[3]_1[2]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.258    Gaussien/Vert_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Pattern_Damier/Vert_Intensite_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Pattern_Damier/CLK
    SLICE_X36Y29         FDCE                                         r  Pattern_Damier/Vert_Intensite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Pattern_Damier/Vert_Intensite_reg[3]/Q
                         net (fo=1, routed)           0.125    -0.246    Gaussien/Reg1_reg[11]_0[0]
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Gaussien/clk_25MHz
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/C
                         clock pessimism              0.235    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.075    -0.292    Gaussien/Reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.257    Synchro0/Vert_reg[3][1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  Synchro0/Vert[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Gaussien/Vert_reg[3]_1[1]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.258    Gaussien/Vert_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Synchro0/CLK
    SLICE_X39Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=8, routed)           0.142    -0.228    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Synchro0/p_0_in__0[9]
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Synchro0/CLK
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.145    -0.354    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120    -0.234    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Gaussien/Position_V_filtre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/V_SYNCH_filtre_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.584    -0.511    Gaussien/clk_25MHz
    SLICE_X40Y28         FDCE                                         r  Gaussien/Position_V_filtre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Gaussien/Position_V_filtre_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.250    Gaussien/Position_V_filtre_reg[7]
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  Gaussien/V_SYNCH_filtre_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Gaussien/V_SYNCH_filtre_i_1_n_0
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.851    -0.746    Gaussien/clk_25MHz
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.145    -0.353    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.091    -0.262    Gaussien/V_SYNCH_filtre_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.199%)  route 0.302ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y25         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.302    -0.077    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.863    -0.734    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
                         clock uncertainty            0.145    -0.319    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.136    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.133%)  route 0.135ns (48.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.135    -0.267    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.817    -0.780    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.237    -0.543    
                         clock uncertainty            0.145    -0.398    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.070    -0.328    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Gaussien/Reg5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA rise@0.000ns - clk_25MHz_clock_VGA_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.247%)  route 0.145ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.540    Gaussien/clk_25MHz
    SLICE_X29Y27         FDCE                                         r  Gaussien/Reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Gaussien/Reg5_reg[1]/Q
                         net (fo=5, routed)           0.145    -0.253    Gaussien/Reg5_reg[11]_0[1]
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.145    -0.381    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.066    -0.315    Gaussien/Reg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clock_VGA
  To Clock:  clk_25MHz_clock_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       32.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.624ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.605ns (37.245%)  route 4.389ns (62.755%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642     5.118 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[3]
                         net (fo=1, routed)           0.592     5.709    Gaussien/plusOp_inferred__6/i___1_carry__0_n_4
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.555     6.264 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     6.264    Gaussien/plusOp_inferred__7/i___0_carry__0_n_4
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[7]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[7]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                 32.624    

Slack (MET) :             32.761ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 2.716ns (39.606%)  route 4.142ns (60.394%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886     6.128 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     6.128    Gaussien/plusOp_inferred__7/i___0_carry__0_n_5
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[6]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[6]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                 32.761    

Slack (MET) :             33.005ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 2.709ns (40.964%)  route 3.904ns (59.036%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.884 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.884    Gaussien/plusOp_inferred__4/i___0_carry__0_n_6
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[5]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 33.005    

Slack (MET) :             33.026ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.688ns (40.776%)  route 3.904ns (59.224%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.863 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.863    Gaussien/plusOp_inferred__4/i___0_carry__0_n_4
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[7]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[7]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 33.026    

Slack (MET) :             33.100ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 2.614ns (40.104%)  route 3.904ns (59.896%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.789 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.789    Gaussien/plusOp_inferred__4/i___0_carry__0_n_5
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[6]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.789    
  -------------------------------------------------------------------
                         slack                                 33.100    

Slack (MET) :             33.103ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.614ns (40.318%)  route 3.870ns (59.682%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.751 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.000     5.751    Gaussien/plusOp[7]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[7]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[7]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                 33.103    

Slack (MET) :             33.114ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.363ns (36.328%)  route 4.142ns (63.672%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.707     3.683    Gaussien/C__1[3]
    SLICE_X29Y29         LUT5 (Prop_lut5_I4_O)        0.328     4.011 r  Gaussien/i___1_carry__0_i_1__1/O
                         net (fo=1, routed)           0.465     4.476    Gaussien/i___1_carry__0_i_1__1_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422     4.898 r  Gaussien/plusOp_inferred__6/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.344     5.242    Gaussien/plusOp_inferred__6/i___1_carry__0_n_6
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533     5.775 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.775    Gaussien/plusOp_inferred__7/i___0_carry__0_n_6
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[5]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[5]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.775    
  -------------------------------------------------------------------
                         slack                                 33.114    

Slack (MET) :             33.116ns  (required time - arrival time)
  Source:                 Gaussien/Reg6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Vert_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 2.598ns (39.957%)  route 3.904ns (60.043%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 38.350 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.664    -0.729    Gaussien/clk_25MHz
    SLICE_X29Y29         FDCE                                         r  Gaussien/Reg6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.273 r  Gaussien/Reg6_reg[4]/Q
                         net (fo=10, routed)          0.904     0.631    Gaussien/Reg6[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I4_O)        0.124     0.755 r  Gaussien/i___1_carry__0_i_17__0/O
                         net (fo=3, routed)           0.914     1.670    Gaussien/i___1_carry__0_i_17__0_n_0
    SLICE_X28Y31         LUT3 (Prop_lut3_I1_O)        0.150     1.820 r  Gaussien/i___1_carry_i_12__0/O
                         net (fo=5, routed)           0.812     2.631    Gaussien/i___1_carry_i_12__0_n_0
    SLICE_X31Y31         LUT3 (Prop_lut3_I1_O)        0.356     2.987 r  Gaussien/i___1_carry_i_9__0/O
                         net (fo=3, routed)           0.463     3.451    Gaussien/C__0__0[3]
    SLICE_X30Y30         LUT6 (Prop_lut6_I3_O)        0.326     3.777 r  Gaussien/i___1_carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.777    Gaussien/i___1_carry_i_3__0_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     4.032 r  Gaussien/plusOp_inferred__3/i___1_carry/O[3]
                         net (fo=2, routed)           0.811     4.842    Gaussien/plusOp_inferred__3/i___1_carry_n_4
    SLICE_X29Y30         LUT5 (Prop_lut5_I3_O)        0.307     5.149 r  Gaussien/i___0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     5.149    Gaussien/i___0_carry_i_4__0_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.550 r  Gaussien/plusOp_inferred__4/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.550    Gaussien/plusOp_inferred__4/i___0_carry_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.773 r  Gaussien/plusOp_inferred__4/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.773    Gaussien/plusOp_inferred__4/i___0_carry__0_n_7
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.492    38.350    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[4]/C
                         clock pessimism              0.623    38.973    
                         clock uncertainty           -0.145    38.828    
    SLICE_X29Y31         FDCE (Setup_fdce_C_D)        0.062    38.890    Gaussien/Convolution_Vert_reg[4]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -5.773    
  -------------------------------------------------------------------
                         slack                                 33.116    

Slack (MET) :             33.163ns  (required time - arrival time)
  Source:                 Gaussien/Reg5_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Rouge_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.554ns (39.760%)  route 3.870ns (60.240%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.660    -0.733    Gaussien/clk_25MHz
    SLICE_X32Y27         FDCE                                         r  Gaussien/Reg5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.518    -0.215 f  Gaussien/Reg5_reg[8]/Q
                         net (fo=4, routed)           0.965     0.750    Gaussien/Reg5_reg[11]_0[8]
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.150     0.900 r  Gaussien/i___1_carry__0_i_16/O
                         net (fo=3, routed)           0.606     1.506    Gaussien/i___1_carry__0_i_16_n_0
    SLICE_X32Y29         LUT3 (Prop_lut3_I0_O)        0.348     1.854 r  Gaussien/i___1_carry_i_12/O
                         net (fo=5, routed)           0.678     2.532    Gaussien/i___1_carry_i_12_n_0
    SLICE_X32Y27         LUT3 (Prop_lut3_I1_O)        0.124     2.656 r  Gaussien/i___1_carry_i_9/O
                         net (fo=3, routed)           0.849     3.506    Gaussien/C__0[3]
    SLICE_X32Y28         LUT5 (Prop_lut5_I4_O)        0.124     3.630 r  Gaussien/i___1_carry__0_i_1/O
                         net (fo=1, routed)           0.471     4.101    Gaussien/i___1_carry__0_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     4.508 r  Gaussien/plusOp_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.300     4.808    Gaussien/p_0_in[5]
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     5.691 r  Gaussien/plusOp_inferred__1/i___0_carry__0/O[2]
                         net (fo=1, routed)           0.000     5.691    Gaussien/plusOp[6]
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X35Y28         FDCE                                         r  Gaussien/Convolution_Rouge_reg[6]/C
                         clock pessimism              0.588    38.937    
                         clock uncertainty           -0.145    38.792    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.062    38.854    Gaussien/Convolution_Rouge_reg[6]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -5.691    
  -------------------------------------------------------------------
                         slack                                 33.163    

Slack (MET) :             33.417ns  (required time - arrival time)
  Source:                 Gaussien/Reg8_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Convolution_Bleu_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.724ns  (clk_25MHz_clock_VGA_1 rise@39.724ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.594ns (41.827%)  route 3.608ns (58.173%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 38.349 - 39.724 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.663    -0.730    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg8_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.456    -0.274 r  Gaussien/Reg8_reg[1]/Q
                         net (fo=5, routed)           1.143     0.869    Gaussien/Reg8[1]
    SLICE_X29Y28         LUT5 (Prop_lut5_I2_O)        0.152     1.021 r  Gaussien/i___1_carry_i_10__1/O
                         net (fo=3, routed)           0.596     1.617    Gaussien/i___1_carry_i_10__1_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.326     1.943 r  Gaussien/i___1_carry_i_11__1/O
                         net (fo=5, routed)           0.887     2.830    Gaussien/i___1_carry_i_11__1_n_0
    SLICE_X28Y27         LUT3 (Prop_lut3_I0_O)        0.146     2.976 r  Gaussien/i___1_carry_i_9__1/O
                         net (fo=3, routed)           0.334     3.310    Gaussien/C__1[3]
    SLICE_X30Y28         LUT6 (Prop_lut6_I3_O)        0.328     3.638 r  Gaussien/i___1_carry_i_3__1/O
                         net (fo=1, routed)           0.000     3.638    Gaussien/i___1_carry_i_3__1_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     3.893 r  Gaussien/plusOp_inferred__6/i___1_carry/O[3]
                         net (fo=2, routed)           0.648     4.541    Gaussien/plusOp_inferred__6/i___1_carry_n_4
    SLICE_X31Y28         LUT5 (Prop_lut5_I3_O)        0.307     4.848 r  Gaussien/i___0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     4.848    Gaussien/i___0_carry_i_4__1_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.249 r  Gaussien/plusOp_inferred__7/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.249    Gaussien/plusOp_inferred__7/i___0_carry_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.472 r  Gaussien/plusOp_inferred__7/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.000     5.472    Gaussien/plusOp_inferred__7/i___0_carry__0_n_7
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                     39.724    39.724 r  
    H16                                               0.000    39.724 r  clk (IN)
                         net (fo=0)                   0.000    39.724    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.110 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.168 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.767    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.858 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         1.491    38.349    Gaussien/clk_25MHz
    SLICE_X31Y29         FDCE                                         r  Gaussien/Convolution_Bleu_reg[4]/C
                         clock pessimism              0.623    38.972    
                         clock uncertainty           -0.145    38.827    
    SLICE_X31Y29         FDCE (Setup_fdce_C_D)        0.062    38.889    Gaussien/Convolution_Bleu_reg[4]
  -------------------------------------------------------------------
                         required time                         38.889    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 33.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Gaussien/Reg7_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg8_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.556    -0.539    Gaussien/clk_25MHz
    SLICE_X33Y29         FDCE                                         r  Gaussien/Reg7_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  Gaussien/Reg7_reg[10]/Q
                         net (fo=4, routed)           0.123    -0.275    Gaussien/Reg7[10]
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X32Y28         FDCE                                         r  Gaussien/Reg8_reg[10]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.145    -0.381    
    SLICE_X32Y28         FDCE (Hold_fdce_C_D)         0.064    -0.317    Gaussien/Reg8_reg[10]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Gaussien/Reg8_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg9_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.797%)  route 0.131ns (48.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.557    -0.538    Gaussien/clk_25MHz
    SLICE_X29Y30         FDCE                                         r  Gaussien/Reg8_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  Gaussien/Reg8_reg[4]/Q
                         net (fo=10, routed)          0.131    -0.265    Gaussien/Reg8[4]
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.823    -0.774    Gaussien/clk_25MHz
    SLICE_X31Y30         FDCE                                         r  Gaussien/Reg9_reg[4]/C
                         clock pessimism              0.250    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X31Y30         FDCE (Hold_fdce_C_D)         0.070    -0.309    Gaussien/Reg9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.258    Synchro0/Vert_reg[3][2]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.213 r  Synchro0/Vert[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    Gaussien/Vert_reg[3]_1[2]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[2]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.258    Gaussien/Vert_reg[2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Pattern_Damier/Vert_Intensite_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Pattern_Damier/CLK
    SLICE_X36Y29         FDCE                                         r  Pattern_Damier/Vert_Intensite_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Pattern_Damier/Vert_Intensite_reg[3]/Q
                         net (fo=1, routed)           0.125    -0.246    Gaussien/Reg1_reg[11]_0[0]
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Gaussien/clk_25MHz
    SLICE_X36Y29         FDCE                                         r  Gaussien/Reg1_reg[7]/C
                         clock pessimism              0.235    -0.512    
                         clock uncertainty            0.145    -0.367    
    SLICE_X36Y29         FDCE (Hold_fdce_C_D)         0.075    -0.292    Gaussien/Reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Gaussien/Convolution_Vert_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Vert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.558    -0.537    Gaussien/clk_25MHz
    SLICE_X29Y31         FDCE                                         r  Gaussien/Convolution_Vert_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  Gaussien/Convolution_Vert_reg[5]/Q
                         net (fo=1, routed)           0.139    -0.257    Synchro0/Vert_reg[3][1]
    SLICE_X28Y31         LUT4 (Prop_lut4_I1_O)        0.045    -0.212 r  Synchro0/Vert[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    Gaussien/Vert_reg[3]_1[1]
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.824    -0.773    Gaussien/clk_25MHz
    SLICE_X28Y31         FDCE                                         r  Gaussien/Vert_reg[1]/C
                         clock pessimism              0.249    -0.524    
                         clock uncertainty            0.145    -0.379    
    SLICE_X28Y31         FDCE (Hold_fdce_C_D)         0.121    -0.258    Gaussien/Vert_reg[1]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Synchro0/S_Position_Horizontal_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Synchro0/S_Position_Horizontal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.583    -0.512    Synchro0/CLK
    SLICE_X39Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  Synchro0/S_Position_Horizontal_reg[5]/Q
                         net (fo=8, routed)           0.142    -0.228    Synchro0/S_Position_Horizontal_reg[5]
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.183 r  Synchro0/S_Position_Horizontal[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    Synchro0/p_0_in__0[9]
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.850    -0.747    Synchro0/CLK
    SLICE_X38Y29         FDCE                                         r  Synchro0/S_Position_Horizontal_reg[9]/C
                         clock pessimism              0.248    -0.499    
                         clock uncertainty            0.145    -0.354    
    SLICE_X38Y29         FDCE (Hold_fdce_C_D)         0.120    -0.234    Synchro0/S_Position_Horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Gaussien/Position_V_filtre_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/V_SYNCH_filtre_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.584    -0.511    Gaussien/clk_25MHz
    SLICE_X40Y28         FDCE                                         r  Gaussien/Position_V_filtre_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.370 f  Gaussien/Position_V_filtre_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.250    Gaussien/Position_V_filtre_reg[7]
    SLICE_X41Y28         LUT5 (Prop_lut5_I4_O)        0.045    -0.205 r  Gaussien/V_SYNCH_filtre_i_1/O
                         net (fo=1, routed)           0.000    -0.205    Gaussien/V_SYNCH_filtre_i_1_n_0
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.851    -0.746    Gaussien/clk_25MHz
    SLICE_X41Y28         FDCE                                         r  Gaussien/V_SYNCH_filtre_reg/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.145    -0.353    
    SLICE_X41Y28         FDCE (Hold_fdce_C_D)         0.091    -0.262    Gaussien/V_SYNCH_filtre_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.199%)  route 0.302ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y25         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.302    -0.077    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.863    -0.734    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y11         RAMB18E1                                     r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.269    -0.464    
                         clock uncertainty            0.145    -0.319    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.136    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.133%)  route 0.135ns (48.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.552    -0.543    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.135    -0.267    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[5]
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.817    -0.780    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDRE                                         r  Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.237    -0.543    
                         clock uncertainty            0.145    -0.398    
    SLICE_X26Y24         FDRE (Hold_fdre_C_D)         0.070    -0.328    Gaussien/Fifo_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Gaussien/Reg5_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA  {rise@0.000ns fall@19.862ns period=39.724ns})
  Destination:            Gaussien/Reg6_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25MHz_clock_VGA_1  {rise@0.000ns fall@19.862ns period=39.724ns})
  Path Group:             clk_25MHz_clock_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clock_VGA_1 rise@0.000ns - clk_25MHz_clock_VGA rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.247%)  route 0.145ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.281ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clock_VGA rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.555    -0.540    Gaussien/clk_25MHz
    SLICE_X29Y27         FDCE                                         r  Gaussien/Reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  Gaussien/Reg5_reg[1]/Q
                         net (fo=5, routed)           0.145    -0.253    Gaussien/Reg5_reg[11]_0[1]
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clock_VGA_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_VGA0/inst/clk_125MHz
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_VGA0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    clock_VGA0/inst/clk_125MHz_clock_VGA
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  clock_VGA0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    clock_VGA0/inst/clk_25MHz_clock_VGA
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  clock_VGA0/inst/clkout1_buf/O
                         net (fo=274, routed)         0.821    -0.776    Gaussien/clk_25MHz
    SLICE_X29Y28         FDCE                                         r  Gaussien/Reg6_reg[1]/C
                         clock pessimism              0.250    -0.526    
                         clock uncertainty            0.145    -0.381    
    SLICE_X29Y28         FDCE (Hold_fdce_C_D)         0.066    -0.315    Gaussien/Reg6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    





