

================================================================
== Vitis HLS Report for 'xfgray2rgb_1080_1920_s'
================================================================
* Date:           Tue Nov  3 14:37:15 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        detectCorner
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.183 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_59_1_VITIS_LOOP_61_2  |  2073600|  2073600|         2|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      29|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_84_p2                 |     +    |   0|  0|  28|          21|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln59_fu_78_p2                |   icmp   |   0|  0|  20|          21|          16|
    |icmp_ln874_fu_90_p2               |   icmp   |   0|  0|  11|           8|           2|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |img_out_4218_din                  |  select  |   0|  0|  24|           1|          16|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  93|          57|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_gray_dst_4222_blk_n  |   9|          2|    1|          2|
    |img_out_4218_blk_n       |   9|          2|    1|          2|
    |img_rgb_dst_4220_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_67    |   9|          2|   21|         42|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   28|         59|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln59_reg_105        |   1|   0|    1|          0|
    |indvar_flatten_reg_67    |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  29|   0|   29|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|start_out                  | out |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|start_write                | out |    1| ap_ctrl_hs | xfgray2rgb<1080, 1920> | return value |
|img_gray_dst_4222_dout     |  in |    8|   ap_fifo  |    img_gray_dst_4222   |    pointer   |
|img_gray_dst_4222_empty_n  |  in |    1|   ap_fifo  |    img_gray_dst_4222   |    pointer   |
|img_gray_dst_4222_read     | out |    1|   ap_fifo  |    img_gray_dst_4222   |    pointer   |
|img_rgb_dst_4220_dout      |  in |   24|   ap_fifo  |    img_rgb_dst_4220    |    pointer   |
|img_rgb_dst_4220_empty_n   |  in |    1|   ap_fifo  |    img_rgb_dst_4220    |    pointer   |
|img_rgb_dst_4220_read      | out |    1|   ap_fifo  |    img_rgb_dst_4220    |    pointer   |
|img_out_4218_din           | out |   24|   ap_fifo  |      img_out_4218      |    pointer   |
|img_out_4218_full_n        |  in |    1|   ap_fifo  |      img_out_4218      |    pointer   |
|img_out_4218_write         | out |    1|   ap_fifo  |      img_out_4218      |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

