{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658234027253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658234027257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 19 19:33:47 2022 " "Processing started: Tue Jul 19 19:33:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658234027257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658234027257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HEX_Disp -c HEX_Disp " "Command: quartus_map --read_settings_files=on --write_settings_files=off HEX_Disp -c HEX_Disp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658234027257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658234027575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658234027575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Disp " "Found entity 1: HEX_Disp" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658234033699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658234033699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HEX_Disp " "Elaborating entity \"HEX_Disp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658234033714 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "ZERO 7 32 HEX_Disp.sv(6) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(6): encoded value for element \"ZERO\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 6 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "ONE 7 32 HEX_Disp.sv(6) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(6): encoded value for element \"ONE\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 6 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "TWO 7 32 HEX_Disp.sv(6) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(6): encoded value for element \"TWO\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 6 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "THREE 7 32 HEX_Disp.sv(6) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(6): encoded value for element \"THREE\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 6 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "FOUR 7 32 HEX_Disp.sv(7) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(7): encoded value for element \"FOUR\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 7 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "FIVE 7 32 HEX_Disp.sv(7) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(7): encoded value for element \"FIVE\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 7 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "SIX 7 32 HEX_Disp.sv(7) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(7): encoded value for element \"SIX\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 7 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "SEVEN 7 32 HEX_Disp.sv(7) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(7): encoded value for element \"SEVEN\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 7 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "EIGHT 7 32 HEX_Disp.sv(8) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(8): encoded value for element \"EIGHT\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 8 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "NINE 7 32 HEX_Disp.sv(8) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(8): encoded value for element \"NINE\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 8 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "A 7 32 HEX_Disp.sv(8) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(8): encoded value for element \"A\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 8 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "B 7 32 HEX_Disp.sv(8) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(8): encoded value for element \"B\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 8 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "C 7 32 HEX_Disp.sv(9) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(9): encoded value for element \"C\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 9 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "D 7 32 HEX_Disp.sv(9) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(9): encoded value for element \"D\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 9 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "E 7 32 HEX_Disp.sv(9) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(9): encoded value for element \"E\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 9 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "F 7 32 HEX_Disp.sv(9) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(9): encoded value for element \"F\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 9 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "EVRFX_SV_ENUM_ENCODED_VALUE_WIDTH_MISMATCH" "DASH 7 32 HEX_Disp.sv(9) " "SystemVerilog Enumeration Type Declaration error at HEX_Disp.sv(9): encoded value for element \"DASH\" has width 7, which does not match the width of the enumeration's base type (32)" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/HEX_Disp/HEX_Disp.sv" 9 0 0 } }  } 0 10355 "SystemVerilog Enumeration Type Declaration error at %4!s!: encoded value for element \"%1!s!\" has width %2!d!, which does not match the width of the enumeration's base type (%3!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658234033717 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658234033718 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658234033750 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 19 19:33:53 2022 " "Processing ended: Tue Jul 19 19:33:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658234033750 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658234033750 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658234033750 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658234033750 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Quartus Prime Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658234034337 ""}
