{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425824637184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425824637185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 07:23:56 2015 " "Processing started: Sun Mar 08 07:23:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425824637185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425824637185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core -c core " "Command: quartus_map --read_settings_files=on --write_settings_files=off core -c core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425824637185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1425824637695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file xm_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 XM_reg " "Found entity 1: XM_reg" {  } { { "XM_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/XM_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_packet_logger_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file net_packet_logger_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 network_packet_s_logger " "Found entity 1: network_packet_s_logger" {  } { { "net_packet_logger_s.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/net_packet_logger_s.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mw_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MW_reg " "Found entity 1: MW_reg" {  } { { "MW_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/MW_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miner_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file miner_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miner_tb " "Found entity 1: miner_tb" {  } { { "miner_tb.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/miner_tb.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/instr_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file fd_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FD_reg " "Found entity 1: FD_reg" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dx_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DX_reg " "Found entity 1: DX_reg" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 0 0 " "Found 0 design units, including 0 entities, in source file definitions.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(49) " "Verilog HDL warning at data_mem.sv(49): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/data_mem.sv" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425824637926 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(50) " "Verilog HDL warning at data_mem.sv(50): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/data_mem.sv" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1425824637928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/data_mem.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_flattened.sv 1 1 " "Found 1 design units, including 1 entities, in source file core_flattened.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_flattened " "Found entity 1: core_flattened" {  } { { "core_flattened.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core_flattened.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_state_machine " "Found entity 1: cl_state_machine" {  } { { "cl_state_machine.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/cl_state_machine.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cl_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cl_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cl_decode " "Found entity 1: cl_decode" {  } { { "cl_decode.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/cl_decode.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824637963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824637963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425824638149 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(231) " "Verilog HDL Case Statement information at core.sv(231): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 231 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425824638169 "|core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(242) " "Verilog HDL Case Statement information at core.sv(242): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425824638170 "|core"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.sv(253) " "Verilog HDL Case Statement information at core.sv(253): all case item expressions in this case statement are onehot" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1425824638170 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(303) " "Verilog HDL assignment warning at core.sv(303): truncated value with size 14 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425824638172 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 core.sv(308) " "Verilog HDL assignment warning at core.sv(308): truncated value with size 32 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425824638172 "|core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 10 core.sv(446) " "Verilog HDL assignment warning at core.sv(446): truncated value with size 14 to match size of target (10)" {  } { { "core.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425824638176 "|core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_reg FD_reg:fd_reg " "Elaborating entity \"FD_reg\" for hierarchy \"FD_reg:fd_reg\"" {  } { { "core.sv" "fd_reg" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824638353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX_reg DX_reg:dx_reg " "Elaborating entity \"DX_reg\" for hierarchy \"DX_reg:dx_reg\"" {  } { { "core.sv" "dx_reg" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824638369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM_reg XM_reg:xm_reg " "Elaborating entity \"XM_reg\" for hierarchy \"XM_reg:xm_reg\"" {  } { { "core.sv" "xm_reg" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824638393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW_reg MW_reg:mw_reg " "Elaborating entity \"MW_reg\" for hierarchy \"MW_reg:mw_reg\"" {  } { { "core.sv" "mw_reg" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824638416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:imem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:imem\"" {  } { { "core.sv" "imem" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824638439 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Inferred dual-clock RAM node \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1425824640811 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Inferred altsyncram megafunction from the following design logic: \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824640820 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1425824640820 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425824640820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Elaborated megafunction instantiation \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425824641350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1 " "Instantiated megafunction \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425824641352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42e1 " "Found entity 1: altsyncram_42e1" {  } { { "db/altsyncram_42e1.tdf" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/db/altsyncram_42e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824641441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824641441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_42e1 instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_42e1:auto_generated " "Elaborating entity \"altsyncram_42e1\" for hierarchy \"instr_mem:imem\|altsyncram:mem\[0\].opcode\[4\]__1\|altsyncram_42e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf\"" {  } { { "core.sv" "rf" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "core.sv" "alu_1" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection hazard_detection:hazard " "Elaborating entity \"hazard_detection\" for hierarchy \"hazard_detection:hazard\"" {  } { { "core.sv" "hazard" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_decode cl_decode:decode " "Elaborating entity \"cl_decode\" for hierarchy \"cl_decode:decode\"" {  } { { "core.sv" "decode" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_state_machine cl_state_machine:state_machine " "Elaborating entity \"cl_state_machine\" for hierarchy \"cl_state_machine:state_machine\"" {  } { { "core.sv" "state_machine" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/core.sv" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824641543 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[0\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[0\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[1\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[1\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[2\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[2\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[3\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[3\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[4\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[4\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[5\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rs_imm\[5\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[0\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[0\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[1\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[1\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[2\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[2\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[3\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[3\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[4\] " "Converted tri-state buffer \"DX_reg:dx_reg\|dx_s_o.instruction_dx.rd\[4\]\" feeding internal logic into a wire" {  } { { "DX_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/DX_reg.sv" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[0\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[0\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[1\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[1\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[2\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[2\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[3\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[3\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[4\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[4\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[5\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rs_imm\[5\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[0\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[0\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[1\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[1\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[2\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[2\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[3\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[3\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[4\] " "Converted tri-state buffer \"FD_reg:fd_reg\|fd_s_o.instruction_fd.rd\[4\]\" feeding internal logic into a wire" {  } { { "FD_reg.sv" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/FD_reg.sv" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1425824643441 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1425824643441 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "reg_file:rf\|rf_rtl_0 " "Inferred RAM node \"reg_file:rf\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1425824643952 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:rf\|rf " "RAM logic \"reg_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "reg_file.sv" "rf" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/reg_file.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1425824643952 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1425824643952 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "reg_file:rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"reg_file:rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1425824646153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1425824646153 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1425824646153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"reg_file:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425824646186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"reg_file:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425824646187 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1425824646187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sd1 " "Found entity 1: altsyncram_9sd1" {  } { { "db/altsyncram_9sd1.tdf" "" { Text "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/db/altsyncram_9sd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425824646260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425824646260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1425824651743 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1425824657670 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/output_files/core.map.smsg " "Generated suppressed messages file C:/Users/heng/Desktop/fucked up 141L/5-stages-pipeline/output_files/core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1425824657947 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1425824658470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425824658470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5693 " "Implemented 5693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1425824659280 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1425824659280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5373 " "Implemented 5373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1425824659280 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1425824659280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1425824659280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "637 " "Peak virtual memory: 637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425824659337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 08 07:24:19 2015 " "Processing ended: Sun Mar 08 07:24:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425824659337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425824659337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425824659337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425824659337 ""}
