<DOC>
<DOCNO>EP-0616370</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Semiconductor device comprising a lateral  bipolar transistor including SiGe and method of manufacturing the same
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2170	H01L2184	H01L2973	H01L21331	H01L2966	H01L2102	H01L29737	H01L29735	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L21	H01L21	H01L29	H01L21	H01L29	H01L21	H01L29	H01L29	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
An Si semiconductor device has an emitter 
region (10,11), a base (13,14) region and a collector (5,5') 

region formed 
on a substrate substantially in parallel to a plane 

of the substrate. And at least one of the emitter 
region the base region and the collector region 

includes an SiGe mixed crystal semiconductor region (21,22) 
formed by ion implantation of Ge. 


</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
CANON KK
</APPLICANT-NAME>
<APPLICANT-NAME>
CANON KABUSHIKI KAISHA
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
TSUDA HISANORI
</INVENTOR-NAME>
<INVENTOR-NAME>
WATANABE HIDENORI
</INVENTOR-NAME>
<INVENTOR-NAME>
TSUDA, HISANORI
</INVENTOR-NAME>
<INVENTOR-NAME>
WATANABE, HIDENORI
</INVENTOR-NAME>
</INVENTORS>
<DESCRIPTION>
The present invention relates to a highly
integrated and high performance semiconductor device
having a lateral bipolar transistor formed in a semiconductor layer on
an insulating substrate and to a method for manufacturing
the same.In a prior art silicon wafer bulk process, a
vertical bipolar transistor is manufactured in a manner
shown in Fig. 28. In Fig. 28, numeral 301 denotes a first
vertical npn-type bipolar transistor, numeral 302
denotes a second npn-type bipolar transistor, and
numeral 303 denotes a device isolation region for
electrically isolating the bipolar transistor 301 and
the bipolar transistor 302. In Fig. 28, a collector
of the bipolar transistor 301 and an emitter of the
bipolar transistor 302 are electrically connected by
an electric conductor 315. Numeral 304 denotes a p-type
silicon substrate, numerals 305 and 305' denote n+-type 
regions which serve as collector regions of the
bipolar transistors 301 and 302, respectively, numeral
306 denotes an n--type epitaxial region, numeral 307
denotes a p-type region for electrically isolating
the bipolar transistor 301 and the bipolar transistor
302, numeral 30B denotes a selective oxidization
region, numerals 309 and 309' denote collector lead
layers, numerals 310 and 310' denote p-type base
regions, numerals 311 and 311' denote n+-type emitter
regions, numeral 312 denotes an interlayer insulating
layer, numerals 313, 314, 315, 316 and 317 denote Al
(aluminum) electrodes, and numeral 318 denotes a
passivation insulating layer.In a prior art silicon wafer bulk process,
a lateral bipolar transistor is manufactured in a
manner shown in Fig. 29. In Fig. 29, numeral 321
denotes a first lateral pnp-type bipolar transistor,
numeral 322 denotes a second lateral pnp-type bipolar
transistor, and numeral 323 denotes a device
isolation region for electrically isolating the
bipolar transistor 321 and the bipolar transistor
322. In Fig. 29, a collector of the bipolar
transistor 321 and an emitter of the bipolar
transistor 322 are electrically connected by a wiring
335. Numeral 324 denotes a p-type silicon substrate,
numerals 325 and 325' denote n+-type regions which
serve as base regions of the bipolar transistors 321 
and 322, respectively, numeral 326 denotes an n--type
epitaxial region, numeral 327 denotes a p-type region
for electrically isolating the bipolar transistor
321 and the bipolar transistor 322, numeral 328
denotes a selective oxidization region, numerals 329
and 329' denote base lead layers, numerals 330 and
330' denote p+-type emitter
</DESCRIPTION>
<CLAIMS>
A semiconductor device comprising a lateral
heterojunction bipolar transistor having a SiGe mixed

crystal semiconductor region (21,22), an emitter region
(10,11), a base region (13,14) and a collector region

(5,5',11,12) formed on a substrate (4), said base region
(13,14) of the transistor including at least a portion of

said SiGe mixed crystal semiconductor region (21,22), said
emitter and collector regions (10,11,5,5',12) of the

transistor including a Si semiconductor region,

   
characterized in that

   said substrate (4) is insulating and a base electrode
(8,9) formed of polysilicon is in direct contact with said

SiGe mixed crystal semiconductor region (21,22).
A semiconductor device according to claim 1,

characterized in that
 a forbidden band width of said base
region is varied from a junction between said emitter

region and said base region to a junction between said
collector region and said base region.
A semiconductor device according to claim 2,

characterized in that
 a forbidden band width of said base
region is reduced from a junction between said emitter

region and said base region to a junction between said
collector region and said base region. 
A semiconductor device according to claim 3,

characterized in that
 a ratio of Ge atoms to Si atoms in
said SiGe mixed crystal semiconductor region is increased

from said junction between said emitter region and said
base region to said junction between said collector region

and said base region.
A semiconductor device according to any one of claims
1 to 4, 
characterized in that
 an insulating film (7') is
formed in contact to said base region and an electrode (19') is

formed in contact to said insulating film, thereby
controlling a potential of said base region.
A semiconductor device according to any one of claims
1 to 4, 
characterized in that
 an insulating film (124) is
formed at an interface of said base region and said emitter

region.
A semiconductor device according to any one of claims
1 to 6, 
characterized in that
 an insulating film (124) is
formed in said emitter region.
A semiconductor device according to any one of claims
1 to 7, 
characterized in that
 at least a portion of an
interface between said SiGe mixed crystal semiconductor

region and said Si semiconductor region of the emitter
region is located in the emitter region (10,11).
A semiconductor device according to any one of claims
1 to 8, 
characterized in that
 at least a portion of an
interface between said SiGe mixed crystal semiconductor

region and said Si semiconductor region of the collector
region is located in the collector region (5,5',11,12). 
A method for manufacturing a semiconductor device as
defined in any one of claims 1 to 9 comprising the step of:


forming the SiGe mixed crystal semiconductor region by
ion implanting and thermally diffusing Ge ions.
A method according to claim 10, 
characterized in that

said SiGe mixed crystal semiconductor region has a
spatially varying ratio of Ge atoms to Si atoms formed by

obliquely implanting Ge ions to a Si region by using an ion
implantation mask.
A method according to claim 10, 
characterized in that

said SiGe mixed crystal semiconductor region has a
spatially varying ratio of Ge atoms to Si atoms formed by

implanting Ge ions to a Si region through a buffer film
(30, 30') having a varying thickness.
</CLAIMS>
</TEXT>
</DOC>
