@online{vivado_tut,
author = {Xilinx},
title = {Vivado Design Suite Tutorial},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug888-vivado-design-flows-overview-tutorial.pdf}
}

@online{ultrafast,
author = {Xilinx},
title = {UltraFast Design Methodology Guide for the Vivado Design Suite},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/ug949-vivado-design-methodology.pdf}
}

@online{IP,
author = {Xilinx},
title = {Designing with IP},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug896-vivado-ip.pdf}
}

@online{IP_subsystems,
author = {Xilinx},
title = {Designing IP Subsystems Using IP Integrator},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug994-vivado-ip-subsystems.pdf}
}

@online{design_flows,
author = {Xilinx},
title = {Design Flows Overview},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug888-vivado-design-flows-overview-tutorial.pdf}
}

@online{starter,
author = {Xilinx},
title = {Getting Started},
year = {2015},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug910-vivado-getting-started.pdf}
}

@book{802.3z,
author = {IEEE},
title = {802.3 IEEE Standard for Information Technology - Telecommunications and Information Exchange Between Systems - Local and Metropolitan Area Networks - Specific Requirements - Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications},
journaltitle = {IEEE Std 802.3-2002},
year = {2002},
pages = {1,562}
}

@online{zynq_pl_eth,
author = {naveenku},
title = {Ethernet Performance with Jumbo Frame Support and PL Ethernet in Zynq-7000 AP SoC},
year = {2015},
url = {http://www.wiki.xilinx.com/Zynq+PL+Ethernet}
}

@online{pp,
author = {Michael Attig and Gordon Brebner},
title = {400 Gb/s Programmable Packet Parsing on a Single FPGA},
year = {2012},
url ={http://www.xilinx.com/programmable/about/research-labs/ANCS_final.pdf}
}

@online{redirect,
author = {E. Srikanth},
title = {Zynq-7000 AP SoC - Performance - Ethernet Packet Inspection - Linux - Redirecting Packets to PL and Cache Tech Tip},
year = {2013},
url = {http://www.wiki.xilinx.com/Zynq-7000+AP+SoC+-+Performance+-+Ethernet+Packet+Inspection+-+Linux+-+Redirecting+Packets+to+PL+and+Cache+Tech+Tip}
}

@book{the_zynq_book,
author = {Louise H. Crockett and Ross A. Elliot and Martin A. Enderwitz and Robert W. Stewart},
title = {The Zynq Book - Embedded Processing with the ARM Cortex - A9 on the Xilinx Zynq 7000 All Programmable SoC},
year = {2014},
pages = {484}
}

@online{hls_tut,
author = {Xilinx},
title = {Vivado Design Suite Tutorial High-Level Synthesis},
year = {2014},
url = {http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_3/ug871-vivado-high-level-synthesis-tutorial.pdf}
}
