Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1955 LCs used as LUT4 only
Info:      173 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      503 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 579)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [reset] (fanout 40)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0xdaba8516

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8ae05c1a

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2633/ 5280    49%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2664 cells.
Info:   initial placement placed 500/2664 cells
Info:   initial placement placed 1000/2664 cells
Info:   initial placement placed 1500/2664 cells
Info:   initial placement placed 2000/2664 cells
Info:   initial placement placed 2500/2664 cells
Info:   initial placement placed 2664/2664 cells
Info: Initial placement time 1.39s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3367, wirelen = 71870
Info:   at iteration #5: temp = 0.062500, timing cost = 3456, wirelen = 71337
Info:   at iteration #10: temp = 0.001953, timing cost = 2572, wirelen = 71299
Info:   at iteration #15: temp = 0.001153, timing cost = 2773, wirelen = 69700
Info:   at iteration #20: temp = 0.000681, timing cost = 3223, wirelen = 68432
Info:   at iteration #25: temp = 0.000496, timing cost = 3229, wirelen = 67363
Info:   at iteration #30: temp = 0.000402, timing cost = 3934, wirelen = 64806
Info:   at iteration #35: temp = 0.000328, timing cost = 3429, wirelen = 63826
Info:   at iteration #40: temp = 0.000296, timing cost = 2325, wirelen = 62000
Info:   at iteration #45: temp = 0.000253, timing cost = 3415, wirelen = 59924
Info:   at iteration #50: temp = 0.000217, timing cost = 2340, wirelen = 59368
Info:   at iteration #55: temp = 0.000186, timing cost = 3154, wirelen = 57416
Info:   at iteration #60: temp = 0.000168, timing cost = 3070, wirelen = 56568
Info:   at iteration #65: temp = 0.000152, timing cost = 2633, wirelen = 53958
Info:   at iteration #70: temp = 0.000144, timing cost = 2957, wirelen = 50229
Info:   at iteration #75: temp = 0.000130, timing cost = 2595, wirelen = 48934
Info:   at iteration #80: temp = 0.000124, timing cost = 3155, wirelen = 46149
Info:   at iteration #85: temp = 0.000117, timing cost = 2963, wirelen = 42619
Info:   at iteration #90: temp = 0.000112, timing cost = 3328, wirelen = 41381
Info:   at iteration #95: temp = 0.000106, timing cost = 2753, wirelen = 38553
Info:   at iteration #100: temp = 0.000106, timing cost = 2947, wirelen = 37088
Info:   at iteration #105: temp = 0.000101, timing cost = 2270, wirelen = 34355
Info:   at iteration #110: temp = 0.000096, timing cost = 2769, wirelen = 33084
Info:   at iteration #115: temp = 0.000091, timing cost = 2552, wirelen = 30513
Info:   at iteration #120: temp = 0.000091, timing cost = 2715, wirelen = 28985
Info:   at iteration #125: temp = 0.000086, timing cost = 2504, wirelen = 27589
Info:   at iteration #130: temp = 0.000082, timing cost = 3066, wirelen = 26339
Info:   at iteration #135: temp = 0.000078, timing cost = 2335, wirelen = 24605
Info:   at iteration #140: temp = 0.000074, timing cost = 2509, wirelen = 23631
Info: Legalising relative constraints...
Info:     moved 0 cells, 0 unplaced (after legalising chains)
Info:   at iteration #145: temp = 0.000070, timing cost = 2376, wirelen = 22611
Info:   at iteration #150: temp = 0.000067, timing cost = 2429, wirelen = 21675
Info:   at iteration #155: temp = 0.000063, timing cost = 2350, wirelen = 20767
Info:   at iteration #160: temp = 0.000057, timing cost = 2194, wirelen = 19445
Info:   at iteration #165: temp = 0.000054, timing cost = 2216, wirelen = 18745
Info:   at iteration #170: temp = 0.000049, timing cost = 2389, wirelen = 18053
Info:   at iteration #175: temp = 0.000047, timing cost = 2184, wirelen = 17309
Info:   at iteration #180: temp = 0.000042, timing cost = 2101, wirelen = 16580
Info:   at iteration #185: temp = 0.000038, timing cost = 2046, wirelen = 16079
Info:   at iteration #190: temp = 0.000029, timing cost = 2297, wirelen = 15519
Info:   at iteration #195: temp = 0.000023, timing cost = 2016, wirelen = 14665
Info:   at iteration #200: temp = 0.000018, timing cost = 1938, wirelen = 13890
Info:   at iteration #205: temp = 0.000012, timing cost = 1837, wirelen = 13494
Info:   at iteration #210: temp = 0.000006, timing cost = 1814, wirelen = 13155
Info:   at iteration #215: temp = 0.000002, timing cost = 1817, wirelen = 13037
Info:   at iteration #220: temp = 0.000001, timing cost = 1836, wirelen = 13005
Info:   at iteration #225: temp = 0.000000, timing cost = 1807, wirelen = 12991
Info:   at iteration #230: temp = 0.000000, timing cost = 1804, wirelen = 12984
Info:   at iteration #235: temp = 0.000000, timing cost = 1833, wirelen = 12980
Info:   at iteration #237: temp = 0.000000, timing cost = 1834, wirelen = 12975 
Info: SA placement time 45.30s

Info: Max frequency for clock               'clk': 19.77 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 21.28 MHz (PASS at 12.00 MHz)
Info: Clock 'processor.addr_adder.dsp_adder.CLK$const' has no interior paths
Info: Clock 'processor.pc_adder.dsp_adder.CLK$const' has no interior paths
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET                          -> posedge clk                                     : 45.71 ns
Info: Max delay posedge $PACKER_GND_NET                          -> posedge clk_proc_$glb_clk                       : 31.10 ns
Info: Max delay posedge clk                                      -> posedge $PACKER_GND_NET                         : 20.28 ns
Info: Max delay posedge clk                                      -> <async>                                         : 4.82 ns
Info: Max delay posedge clk                                      -> posedge clk_proc_$glb_clk                       : 37.03 ns
Info: Max delay posedge clk                                      -> posedge processor.addr_adder.dsp_adder.CLK$const: 19.62 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge $PACKER_GND_NET                         : 30.21 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge clk                                     : 60.56 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge processor.addr_adder.dsp_adder.CLK$const: 26.44 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge processor.pc_adder.dsp_adder.CLK$const  : 5.18 ns
Info: Max delay posedge processor.addr_adder.dsp_adder.CLK$const -> posedge clk_proc_$glb_clk                       : 5.94 ns
Info: Max delay posedge processor.pc_adder.dsp_adder.CLK$const   -> posedge clk_proc_$glb_clk                       : 7.72 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 36333,  42688) |***+
Info: [ 42688,  49043) |***+
Info: [ 49043,  55398) |******************+
Info: [ 55398,  61753) |***************+
Info: [ 61753,  68108) |*********************************+
Info: [ 68108,  74463) |***********************************+
Info: [ 74463,  80818) |************************************************************ 
Info: [ 80818,  87173) | 
Info: [ 87173,  93528) | 
Info: [ 93528,  99883) | 
Info: [ 99883, 106238) |+
Info: [106238, 112593) |+
Info: [112593, 118948) |+
Info: [118948, 125303) |*+
Info: [125303, 131658) |+
Info: [131658, 138013) |***+
Info: [138013, 144368) |**************+
Info: [144368, 150723) |*********+
Info: [150723, 157078) |****+
Info: [157078, 163433) |******************+
Info: Checksum: 0xab0ee5bc

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8780 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       28        971 |   28   971 |      7829|       0.66       0.66|
Info:       2000 |      129       1870 |  101   899 |      6970|       0.23       0.89|
Info:       3000 |      346       2653 |  217   783 |      6251|       0.24       1.13|
Info:       4000 |      684       3315 |  338   662 |      5647|       0.30       1.43|
Info:       5000 |      834       4165 |  150   850 |      4848|       0.28       1.71|
Info:       6000 |      979       5020 |  145   855 |      4034|       0.43       2.14|
Info:       7000 |     1178       5821 |  199   801 |      3286|       0.37       2.51|
Info:       8000 |     1461       6538 |  283   717 |      2719|       0.35       2.86|
Info:       9000 |     1699       7300 |  238   762 |      2104|       0.37       3.24|
Info:      10000 |     1992       8007 |  293   707 |      1586|       0.38       3.62|
Info:      11000 |     2378       8621 |  386   614 |      1254|       0.49       4.10|
Info:      12000 |     2807       9192 |  429   571 |       981|       0.46       4.57|
Info:      13000 |     3196       9803 |  389   611 |       559|       0.37       4.94|
Info:      14000 |     3713      10286 |  517   483 |       437|       0.52       5.46|
Info:      15000 |     4033      10966 |  320   680 |        14|       0.66       6.12|
Info:      15013 |     4033      10980 |    0    14 |         0|       0.03       6.15|
Info: Routing complete.
Info: Router1 time 6.15s
Info: Checksum: 0x15b48de7

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget 3.091000 ns (7,19) -> (8,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  7.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.482000 ns (8,18) -> (12,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2  8.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 10.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 1.114000 ns (12,22) -> (13,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 11.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 14.1    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 2.088000 ns (13,22) -> (11,24)
Info:                Sink processor.alu_main.B_SB_LUT4_O_31_LC.I1
Info:  1.2 15.4  Source processor.alu_main.B_SB_LUT4_O_31_LC.O
Info:  3.0 18.3    Net processor.alu_mux_out[0] budget 1.792000 ns (11,24) -> (12,20)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 19.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 21.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 2.348000 ns (12,20) -> (13,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 22.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 23.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.530000 ns (13,21) -> (12,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 24.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 26.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.428000 ns (12,21) -> (12,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 27.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 29.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3 budget 2.751000 ns (12,22) -> (13,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info:  0.9 30.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_LC.O
Info:  3.0 33.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D budget 5.555000 ns (13,22) -> (17,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_LC.I3
Info:  0.9 33.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_LC.O
Info:  4.1 38.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O budget 5.555000 ns (17,25) -> (9,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:  1.2 39.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.8 42.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_O budget 5.555000 ns (9,22) -> (16,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I2
Info:  1.2 43.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.4 49.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 5.830000 ns (16,22) -> (7,2)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 49.8  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 14.0 ns logic, 35.8 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q_DFFLC.O
Info:  2.3  3.7    Net processor.ex_mem_out[3] budget 3.025000 ns (10,7) -> (9,7)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.I1
Info:  1.2  4.9  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.O
Info:  1.8  6.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O budget 2.196000 ns (9,7) -> (9,6)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.I3
Info:  0.9  7.6  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  1.8  9.3    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_O budget 1.750000 ns (9,6) -> (9,6)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 10.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.2 14.4    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.967000 ns (9,6) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 15.6  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 18.7    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.517000 ns (12,16) -> (12,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 19.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 21.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 1.114000 ns (12,22) -> (13,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 22.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 25.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 2.088000 ns (13,22) -> (11,24)
Info:                Sink processor.alu_main.B_SB_LUT4_O_31_LC.I1
Info:  1.2 26.4  Source processor.alu_main.B_SB_LUT4_O_31_LC.O
Info:  1.8 28.2    Net processor.alu_mux_out[0] budget 2.490000 ns (11,24) -> (10,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 29.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 30.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 2.659000 ns (10,25) -> (10,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 32.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 33.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.212000 ns (10,26) -> (11,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 34.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 37.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.638000 ns (11,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 38.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 39.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.376000 ns (12,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 41.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 44.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3 budget 2.245000 ns (12,26) -> (10,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 45.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  1.8 46.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D budget 2.634000 ns (10,22) -> (10,21)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_75_DFFLC.I0
Info:  1.2 48.0  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_75_DFFLC.I0
Info: 16.0 ns logic, 31.9 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst.mac_inst_DSP.O_31
Info:  2.8  2.9    Net processor.alu_main.dsp_result[31] budget 6.510000 ns (25,23) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  5.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.978000 ns (20,26) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  6.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 2.861000 ns (20,26) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  9.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 11.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.707000 ns (20,26) -> (18,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 14.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 3.149000 ns (18,26) -> (18,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 15.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 17.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 2.107000 ns (18,26) -> (17,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 18.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 21.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 3.063000 ns (17,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 23.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 25.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 5.891000 ns (12,26) -> (9,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.I2
Info:  1.2 26.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  3.0 29.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I0_O budget 5.555000 ns (9,26) -> (9,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.I3
Info:  0.9 30.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  1.8 32.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_10_D_SB_LUT4_O_I1_SB_LUT4_I0_O budget 5.555000 ns (9,22) -> (9,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 33.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.8 36.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_O budget 5.555000 ns (9,22) -> (16,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I2
Info:  1.2 37.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.4 43.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 5.830000 ns (16,22) -> (7,2)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 43.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 12.6 ns logic, 31.3 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.alu_main.dsp_inst.mac_inst_DSP.O_31
Info:  2.8  2.9    Net processor.alu_main.dsp_result[31] budget 6.510000 ns (25,23) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2  4.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  5.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.978000 ns (20,26) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9  6.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 2.861000 ns (20,26) -> (20,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9  9.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 11.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.707000 ns (20,26) -> (18,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 13.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 14.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2 budget 3.149000 ns (18,26) -> (18,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 15.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 17.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 2.107000 ns (18,26) -> (17,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 18.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.8 21.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 3.063000 ns (17,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 23.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 25.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I2 budget 2.557000 ns (12,26) -> (9,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.I2
Info:  1.2 26.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_LC.O
Info:  1.8 28.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D budget 2.199000 ns (9,26) -> (8,25)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_79_DFFLC.I0
Info:  1.2 29.5  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_79_DFFLC.I0
Info: 10.4 ns logic, 19.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget 3.091000 ns (7,19) -> (8,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  7.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.482000 ns (8,18) -> (12,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2  8.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 10.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 1.114000 ns (12,22) -> (13,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 11.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 14.1    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 2.088000 ns (13,22) -> (11,24)
Info:                Sink processor.alu_main.B_SB_LUT4_O_31_LC.I1
Info:  1.2 15.4  Source processor.alu_main.B_SB_LUT4_O_31_LC.O
Info:  4.6 19.9    Net processor.alu_mux_out[0] budget 7.422000 ns (11,24) -> (25,23)
Info:                Sink processor.alu_main.dsp_inst.mac_inst_DSP.B_0
Info:  0.1 20.0  Setup processor.alu_main.dsp_inst.mac_inst_DSP.B_0
Info: 6.0 ns logic, 14.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  3.8  5.2    Net led[4]$SB_IO_OUT budget 81.943001 ns (7,25) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget 3.091000 ns (7,19) -> (8,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0  7.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2 budget 1.482000 ns (8,18) -> (12,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2  8.5  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 10.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 1.114000 ns (12,22) -> (13,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 11.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 14.1    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 2.088000 ns (13,22) -> (11,24)
Info:                Sink processor.alu_main.B_SB_LUT4_O_31_LC.I1
Info:  1.2 15.4  Source processor.alu_main.B_SB_LUT4_O_31_LC.O
Info:  1.8 17.1    Net processor.alu_mux_out[0] budget 2.490000 ns (11,24) -> (10,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 18.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 19.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 2.659000 ns (10,25) -> (10,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 21.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 22.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 1.212000 ns (10,26) -> (11,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 23.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 25.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.638000 ns (11,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 27.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 28.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.376000 ns (12,26) -> (12,26)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 30.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.0 33.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_I3 budget 2.245000 ns (12,26) -> (10,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 33.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  1.8 35.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_7_D budget 2.634000 ns (10,22) -> (10,21)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_75_DFFLC.I0
Info:  1.2 36.9  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_75_DFFLC.I0
Info: 13.4 ns logic, 23.5 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge processor.addr_adder.dsp_adder.CLK$const':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_LC.O
Info:  3.5  4.9    Net data_out[5] budget 3.954000 ns (17,19) -> (11,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2  6.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  7.9    Net processor.addr_adder_mux.input1_SB_LUT4_O_4_I3_SB_LUT4_O_I2 budget 0.382000 ns (11,16) -> (11,16)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_4_I3_SB_LUT4_O_LC.I2
Info:  1.2  9.1  Source processor.addr_adder_mux.input1_SB_LUT4_O_4_I3_SB_LUT4_O_LC.O
Info:  1.8 10.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_4_I3 budget 1.191000 ns (11,16) -> (11,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_4_LC.I3
Info:  0.9 11.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_4_LC.O
Info:  3.5 15.2    Net processor.wb_fwd1_mux_out[5] budget 7.812000 ns (11,17) -> (17,15)
Info:                Sink processor.addr_adder.input1_SB_LUT4_O_4_LC.I3
Info:  0.9 16.1  Source processor.addr_adder.input1_SB_LUT4_O_4_LC.O
Info:  3.5 19.6    Net processor.addr_adder_mux_out[5] budget 8.704000 ns (17,15) -> (25,15)
Info:                Sink processor.addr_adder.dsp_adder_DSP.B_5
Info:  0.1 19.7  Setup processor.addr_adder.dsp_adder_DSP.B_5
Info: 5.7 ns logic, 14.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q_DFFLC.O
Info:  2.3  3.7    Net processor.ex_mem_out[3] budget 3.025000 ns (10,7) -> (9,7)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.I1
Info:  1.2  4.9  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.O
Info:  1.8  6.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O budget 2.196000 ns (9,7) -> (9,6)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.I3
Info:  0.9  7.6  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  1.8  9.3    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_O budget 1.750000 ns (9,6) -> (9,6)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 10.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.2 14.4    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.967000 ns (9,6) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 15.6  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 18.6    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 2.078000 ns (12,16) -> (9,17)
Info:                Sink processor.alu_main.B_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 19.5  Source processor.alu_main.B_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 21.2    Net processor.alu_main.B_SB_LUT4_O_29_I3_SB_LUT4_O_I3 budget 3.554000 ns (9,17) -> (10,17)
Info:                Sink processor.alu_main.B_SB_LUT4_O_29_I3_SB_LUT4_O_LC.I3
Info:  0.9 22.1  Source processor.alu_main.B_SB_LUT4_O_29_I3_SB_LUT4_O_LC.O
Info:  4.7 26.8    Net processor.alu_main.B_SB_LUT4_O_29_I3 budget 2.537000 ns (10,17) -> (20,23)
Info:                Sink processor.alu_main.B_SB_LUT4_O_29_LC.I3
Info:  0.9 27.7  Source processor.alu_main.B_SB_LUT4_O_29_LC.O
Info:  3.5 31.2    Net processor.alu_mux_out[11] budget 7.751000 ns (20,23) -> (25,23)
Info:                Sink processor.alu_main.dsp_inst.mac_inst_DSP.B_11
Info:  0.1 31.3  Setup processor.alu_main.dsp_inst.mac_inst_DSP.B_11
Info: 8.3 ns logic, 23.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q_DFFLC.O
Info:  2.3  3.7    Net processor.ex_mem_out[3] budget 3.025000 ns (10,7) -> (9,7)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.I1
Info:  1.2  4.9  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_LC.O
Info:  1.8  6.7    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O budget 2.196000 ns (9,7) -> (9,6)
Info:                Sink processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.I3
Info:  0.9  7.6  Source processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_LC.O
Info:  1.8  9.3    Net processor.forwarding_unit.MEM_CSRR_SB_LUT4_I1_O_SB_LUT4_I3_O budget 1.750000 ns (9,6) -> (9,6)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 10.2  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  4.2 14.4    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 1.967000 ns (9,6) -> (12,16)
Info:                Sink processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 15.6  Source processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 18.7    Net processor.alu_main.B_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 1.517000 ns (12,16) -> (12,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I3
Info:  0.9 19.6  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  1.8 21.3    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_I3 budget 1.114000 ns (12,22) -> (13,22)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.I3
Info:  0.9 22.2  Source processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_LC.O
Info:  3.0 25.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_31_I1_SB_LUT4_I1_O budget 2.088000 ns (13,22) -> (11,24)
Info:                Sink processor.alu_main.B_SB_LUT4_O_31_LC.I1
Info:  1.2 26.4  Source processor.alu_main.B_SB_LUT4_O_31_LC.O
Info:  3.0 29.3    Net processor.alu_mux_out[0] budget 1.792000 ns (11,24) -> (12,20)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 30.6  Source processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 32.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 2.348000 ns (12,20) -> (13,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 33.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 35.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.530000 ns (13,21) -> (12,21)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 35.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 37.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.428000 ns (12,21) -> (12,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 40.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_I3 budget 2.751000 ns (12,22) -> (13,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_LC.I3
Info:  0.9 41.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_O_LC.O
Info:  3.0 44.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D budget 5.555000 ns (13,22) -> (17,25)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_LC.I3
Info:  0.9 44.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_LC.O
Info:  4.1 49.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O budget 5.555000 ns (17,25) -> (9,22)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:  1.2 50.3  Source data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.8 53.1    Net data_mem_inst.addr_buf_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I1_O budget 5.555000 ns (9,22) -> (16,22)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.I2
Info:  1.2 54.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  6.4 60.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I1_O_SB_LUT4_I0_O budget 5.830000 ns (16,22) -> (7,2)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info:  0.1 60.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_1_DFFLC.CEN
Info: 16.7 ns logic, 44.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.addr_adder.dsp_adder.CLK$const':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_13_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[140] budget 1.773000 ns (12,13) -> (13,13)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.486000 ns (13,13) -> (13,13)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 10.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 1.800000 ns (13,13) -> (14,17)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 11.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.5 14.8    Net processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_I3 budget 2.385000 ns (14,17) -> (9,18)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 15.7  Source processor.addr_adder_mux.input1_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 17.5    Net processor.addr_adder_mux.input1_SB_LUT4_O_I3 budget 1.146000 ns (9,18) -> (10,19)
Info:                Sink processor.addr_adder_mux.input1_SB_LUT4_O_LC.I3
Info:  0.9 18.3  Source processor.addr_adder_mux.input1_SB_LUT4_O_LC.O
Info:  3.0 21.3    Net processor.wb_fwd1_mux_out[9] budget 8.309000 ns (10,19) -> (10,15)
Info:                Sink processor.addr_adder.input1_SB_LUT4_O_LC.I3
Info:  0.9 22.2  Source processor.addr_adder.input1_SB_LUT4_O_LC.O
Info:  4.6 26.8    Net processor.addr_adder_mux_out[9] budget 8.381000 ns (10,15) -> (25,15)
Info:                Sink processor.addr_adder.dsp_adder_DSP.B_9
Info:  0.1 26.9  Setup processor.addr_adder.dsp_adder_DSP.B_9
Info: 7.5 ns logic, 19.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge processor.pc_adder.dsp_adder.CLK$const':
Info: curr total
Info:  1.4  1.4  Source processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_LC.O
Info:  3.6  5.0    Net inst_in[14] budget 81.843002 ns (2,15) -> (0,10)
Info:                Sink processor.pc_adder.dsp_adder_DSP.D_14
Info:  0.1  5.1  Setup processor.pc_adder.dsp_adder_DSP.D_14
Info: 1.5 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path 'posedge processor.addr_adder.dsp_adder.CLK$const' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.addr_adder.dsp_adder_DSP.O_11
Info:  4.2  4.3    Net processor.addr_adder_sum[11] budget 81.999001 ns (25,15) -> (9,16)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_100_DFFLC.I0
Info:  1.2  5.6  Setup processor.ex_mem_reg.data_out_SB_DFF_Q_100_DFFLC.I0
Info: 1.3 ns logic, 4.2 ns routing

Info: Critical path report for cross-domain path 'posedge processor.pc_adder.dsp_adder.CLK$const' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source processor.pc_adder.dsp_adder_DSP.O_6
Info:  2.4  2.5    Net processor.fence_mux_out[6] budget 39.062000 ns (0,10) -> (1,10)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3  3.8  Source processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.4  7.2    Net processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3 budget 16.899000 ns (1,10) -> (10,10)
Info:                Sink processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.I3
Info:  0.8  8.0  Setup processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_LC.I3
Info: 2.2 ns logic, 5.8 ns routing

Info: Max frequency for clock               'clk': 20.08 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 20.85 MHz (PASS at 12.00 MHz)
Info: Clock 'processor.addr_adder.dsp_adder.CLK$const' has no interior paths
Info: Clock 'processor.pc_adder.dsp_adder.CLK$const' has no interior paths
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET                          -> posedge clk                                     : 43.93 ns
Info: Max delay posedge $PACKER_GND_NET                          -> posedge clk_proc_$glb_clk                       : 29.50 ns
Info: Max delay posedge clk                                      -> posedge $PACKER_GND_NET                         : 20.04 ns
Info: Max delay posedge clk                                      -> <async>                                         : 5.19 ns
Info: Max delay posedge clk                                      -> posedge clk_proc_$glb_clk                       : 36.92 ns
Info: Max delay posedge clk                                      -> posedge processor.addr_adder.dsp_adder.CLK$const: 19.68 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge $PACKER_GND_NET                         : 31.26 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge clk                                     : 60.85 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge processor.addr_adder.dsp_adder.CLK$const: 26.88 ns
Info: Max delay posedge clk_proc_$glb_clk                        -> posedge processor.pc_adder.dsp_adder.CLK$const  : 5.09 ns
Info: Max delay posedge processor.addr_adder.dsp_adder.CLK$const -> posedge clk_proc_$glb_clk                       : 5.56 ns
Info: Max delay posedge processor.pc_adder.dsp_adder.CLK$const   -> posedge clk_proc_$glb_clk                       : 8.01 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 35378,  41780) |***+
Info: [ 41780,  48182) |*+
Info: [ 48182,  54584) |**************+
Info: [ 54584,  60986) |*******************+
Info: [ 60986,  67388) |******************************+
Info: [ 67388,  73790) |***************************************+
Info: [ 73790,  80192) |************************************************************ 
Info: [ 80192,  86594) | 
Info: [ 86594,  92996) | 
Info: [ 92996,  99398) | 
Info: [ 99398, 105800) | 
Info: [105800, 112202) |+
Info: [112202, 118604) |+
Info: [118604, 125006) |*+
Info: [125006, 131408) |+
Info: [131408, 137810) |*+
Info: [137810, 144212) |**********+
Info: [144212, 150614) |**************+
Info: [150614, 157016) |*****+
Info: [157016, 163418) |*****************+
