Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version R-2020.12-SP2-1_Full64; Runtime version R-2020.12-SP2-1_Full64;  Apr 20 05:16 2024

---- Starting CPU Testbench ----

Using memory file  : programs/loop_simple.mem
Using output files : output/loop_simple.{cpi, wb, ppln}

                 0 : Asserting Reset
               450 : Loading Unified Memory
              1060 : Deasserting Reset
              1060 : Running Processor
             20120 : Processor Finished

Final memory state and exit status:

@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 00d0011300100093 : 58547976272871571
@@@ mem[    8] = fe209ee300108093 : 18311810782684283027
@@@ mem[   16] = 0000000010500073 : 273678451
@@@
@@@
@@@ System halted on WFI instruction
@@@

---- Finished CPU Testbench ----

$finish called from file "test/cpu_test.sv", line 297.
$finish at simulation time                21120
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2112000 ps
CPU Time:      0.260 seconds;       Data structure size:   0.1Mb
Sat Apr 20 05:16:42 2024
