<stg><name>nn_inference_Pipeline_col2</name>


<trans_list>

<trans id="256" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %temp_output2_0_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_16

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_16_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %temp_output2_0_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_15_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %temp_output2_0_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_14_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %temp_output2_0_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_13_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %temp_output2_0_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_12_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %temp_output2_0_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_11_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %temp_output2_0_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_10_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %temp_output2_0_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_9_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %temp_output2_0_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_8_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %temp_output2_0_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_7_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %temp_output2_0_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_6_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %temp_output2_0_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_5_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %temp_output2_0_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_4_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %temp_output2_0_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_3_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %temp_output2_0_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_2

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_2_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %temp_output2_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %temp_output2_0_load_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_1_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:2 %icmp_ln45 = icmp_eq  i4 %j_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:4 %add_ln45 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_fS0_.exit:5 %br_ln45 = br i1 %icmp_ln45, void %.split4, void %_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="4">
<![CDATA[
.split4:0 %j_1_cast = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:2 %layer3_weights_0_addr = getelementptr i32 %layer3_weights_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split4:3 %layer3_weights_0_load = load i4 %layer3_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_0_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:68 %store_ln45 = store i4 %add_ln45, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
.split4:3 %layer3_weights_0_load = load i4 %layer3_weights_0_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_0_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:4 %mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:4 %mul_i1 = fmul i32 %temp_output2_0_load_1_read, i32 %layer3_weights_0_load

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:6 %layer3_weights_1_addr = getelementptr i32 %layer3_weights_1, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_1_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split4:7 %layer3_weights_1_load = load i4 %layer3_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %sum_3 = fadd i32 %mul_i1, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.split4:7 %layer3_weights_1_load = load i4 %layer3_weights_1_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_1_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_i1_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="75" st_id="5" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:5 %sum_3 = fadd i32 %mul_i1, i32 0

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:8 %mul_i1_1 = fmul i32 %temp_output2_0_load_2_read, i32 %layer3_weights_1_load

]]></Node>
<StgValue><ssdm name="mul_i1_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:10 %layer3_weights_2_addr = getelementptr i32 %layer3_weights_2, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_2_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split4:11 %layer3_weights_2_load = load i4 %layer3_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_2_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="79" st_id="6" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:9 %sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.split4:11 %layer3_weights_2_load = load i4 %layer3_weights_2_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_2_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_i1_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:9 %sum_3_1 = fadd i32 %sum_3, i32 %mul_i1_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:12 %mul_i1_2 = fmul i32 %temp_output2_0_load_3_read, i32 %layer3_weights_2_load

]]></Node>
<StgValue><ssdm name="mul_i1_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:14 %layer3_weights_3_addr = getelementptr i32 %layer3_weights_3, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_3_addr"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split4:15 %layer3_weights_3_load = load i4 %layer3_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_3_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="86" st_id="8" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.split4:15 %layer3_weights_3_load = load i4 %layer3_weights_3_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_3_load"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:16 %mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_i1_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="89" st_id="9" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:13 %sum_3_2 = fadd i32 %sum_3_1, i32 %mul_i1_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:16 %mul_i1_3 = fmul i32 %temp_output2_0_load_4_read, i32 %layer3_weights_3_load

]]></Node>
<StgValue><ssdm name="mul_i1_3"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:18 %layer3_weights_4_addr = getelementptr i32 %layer3_weights_4, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_4_addr"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split4:19 %layer3_weights_4_load = load i4 %layer3_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_4_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="93" st_id="10" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:17 %sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3

]]></Node>
<StgValue><ssdm name="sum_3_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.split4:19 %layer3_weights_4_load = load i4 %layer3_weights_4_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_4_load"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:20 %mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_i1_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="96" st_id="11" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:17 %sum_3_3 = fadd i32 %sum_3_2, i32 %mul_i1_3

]]></Node>
<StgValue><ssdm name="sum_3_3"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:20 %mul_i1_4 = fmul i32 %temp_output2_0_load_5_read, i32 %layer3_weights_4_load

]]></Node>
<StgValue><ssdm name="mul_i1_4"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:22 %layer3_weights_5_addr = getelementptr i32 %layer3_weights_5, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_5_addr"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split4:23 %layer3_weights_5_load = load i4 %layer3_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_5_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="100" st_id="12" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:21 %sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4

]]></Node>
<StgValue><ssdm name="sum_3_4"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.split4:23 %layer3_weights_5_load = load i4 %layer3_weights_5_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_5_load"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_i1_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="103" st_id="13" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:21 %sum_3_4 = fadd i32 %sum_3_3, i32 %mul_i1_4

]]></Node>
<StgValue><ssdm name="sum_3_4"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:24 %mul_i1_5 = fmul i32 %temp_output2_0_load_6_read, i32 %layer3_weights_5_load

]]></Node>
<StgValue><ssdm name="mul_i1_5"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:26 %layer3_weights_6_addr = getelementptr i32 %layer3_weights_6, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_6_addr"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split4:27 %layer3_weights_6_load = load i4 %layer3_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_6_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="107" st_id="14" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5

]]></Node>
<StgValue><ssdm name="sum_3_5"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.split4:27 %layer3_weights_6_load = load i4 %layer3_weights_6_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_6_load"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:28 %mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_i1_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="110" st_id="15" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:25 %sum_3_5 = fadd i32 %sum_3_4, i32 %mul_i1_5

]]></Node>
<StgValue><ssdm name="sum_3_5"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:28 %mul_i1_6 = fmul i32 %temp_output2_0_load_7_read, i32 %layer3_weights_6_load

]]></Node>
<StgValue><ssdm name="mul_i1_6"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:30 %layer3_weights_7_addr = getelementptr i32 %layer3_weights_7, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_7_addr"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split4:31 %layer3_weights_7_load = load i4 %layer3_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_7_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="114" st_id="16" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:29 %sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6

]]></Node>
<StgValue><ssdm name="sum_3_6"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.split4:31 %layer3_weights_7_load = load i4 %layer3_weights_7_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_7_load"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:32 %mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_i1_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="117" st_id="17" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:29 %sum_3_6 = fadd i32 %sum_3_5, i32 %mul_i1_6

]]></Node>
<StgValue><ssdm name="sum_3_6"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:32 %mul_i1_7 = fmul i32 %temp_output2_0_load_8_read, i32 %layer3_weights_7_load

]]></Node>
<StgValue><ssdm name="mul_i1_7"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:34 %layer3_weights_8_addr = getelementptr i32 %layer3_weights_8, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_8_addr"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.split4:35 %layer3_weights_8_load = load i4 %layer3_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_8_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="121" st_id="18" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:33 %sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7

]]></Node>
<StgValue><ssdm name="sum_3_7"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.split4:35 %layer3_weights_8_load = load i4 %layer3_weights_8_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_8_load"/></StgValue>
</operation>

<operation id="123" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_i1_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="124" st_id="19" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:33 %sum_3_7 = fadd i32 %sum_3_6, i32 %mul_i1_7

]]></Node>
<StgValue><ssdm name="sum_3_7"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:36 %mul_i1_8 = fmul i32 %temp_output2_0_load_9_read, i32 %layer3_weights_8_load

]]></Node>
<StgValue><ssdm name="mul_i1_8"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:38 %layer3_weights_9_addr = getelementptr i32 %layer3_weights_9, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_9_addr"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.split4:39 %layer3_weights_9_load = load i4 %layer3_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_9_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="128" st_id="20" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8

]]></Node>
<StgValue><ssdm name="sum_3_8"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.split4:39 %layer3_weights_9_load = load i4 %layer3_weights_9_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_9_load"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:40 %mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_i1_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="131" st_id="21" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:37 %sum_3_8 = fadd i32 %sum_3_7, i32 %mul_i1_8

]]></Node>
<StgValue><ssdm name="sum_3_8"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:40 %mul_i1_9 = fmul i32 %temp_output2_0_load_10_read, i32 %layer3_weights_9_load

]]></Node>
<StgValue><ssdm name="mul_i1_9"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:42 %layer3_weights_10_addr = getelementptr i32 %layer3_weights_10, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_10_addr"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.split4:43 %layer3_weights_10_load = load i4 %layer3_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_10_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="135" st_id="22" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:41 %sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9

]]></Node>
<StgValue><ssdm name="sum_3_9"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.split4:43 %layer3_weights_10_load = load i4 %layer3_weights_10_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_10_load"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:44 %mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_i1_s"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="138" st_id="23" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:41 %sum_3_9 = fadd i32 %sum_3_8, i32 %mul_i1_9

]]></Node>
<StgValue><ssdm name="sum_3_9"/></StgValue>
</operation>

<operation id="139" st_id="23" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:44 %mul_i1_s = fmul i32 %temp_output2_0_load_11_read, i32 %layer3_weights_10_load

]]></Node>
<StgValue><ssdm name="mul_i1_s"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:46 %layer3_weights_11_addr = getelementptr i32 %layer3_weights_11, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_11_addr"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split4:47 %layer3_weights_11_load = load i4 %layer3_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_11_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="142" st_id="24" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:45 %sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s

]]></Node>
<StgValue><ssdm name="sum_3_s"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="4">
<![CDATA[
.split4:47 %layer3_weights_11_load = load i4 %layer3_weights_11_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_11_load"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_i1_10"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="145" st_id="25" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:45 %sum_3_s = fadd i32 %sum_3_9, i32 %mul_i1_s

]]></Node>
<StgValue><ssdm name="sum_3_s"/></StgValue>
</operation>

<operation id="146" st_id="25" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:48 %mul_i1_10 = fmul i32 %temp_output2_0_load_12_read, i32 %layer3_weights_11_load

]]></Node>
<StgValue><ssdm name="mul_i1_10"/></StgValue>
</operation>

<operation id="147" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:50 %layer3_weights_12_addr = getelementptr i32 %layer3_weights_12, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_12_addr"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split4:51 %layer3_weights_12_load = load i4 %layer3_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_12_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="149" st_id="26" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10

]]></Node>
<StgValue><ssdm name="sum_3_10"/></StgValue>
</operation>

<operation id="150" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
.split4:51 %layer3_weights_12_load = load i4 %layer3_weights_12_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_12_load"/></StgValue>
</operation>

<operation id="151" st_id="26" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:52 %mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_i1_11"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="152" st_id="27" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:49 %sum_3_10 = fadd i32 %sum_3_s, i32 %mul_i1_10

]]></Node>
<StgValue><ssdm name="sum_3_10"/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:52 %mul_i1_11 = fmul i32 %temp_output2_0_load_13_read, i32 %layer3_weights_12_load

]]></Node>
<StgValue><ssdm name="mul_i1_11"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:54 %layer3_weights_13_addr = getelementptr i32 %layer3_weights_13, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_13_addr"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split4:55 %layer3_weights_13_load = load i4 %layer3_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_13_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="156" st_id="28" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11

]]></Node>
<StgValue><ssdm name="sum_3_11"/></StgValue>
</operation>

<operation id="157" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="4">
<![CDATA[
.split4:55 %layer3_weights_13_load = load i4 %layer3_weights_13_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_13_load"/></StgValue>
</operation>

<operation id="158" st_id="28" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:56 %mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_i1_12"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="159" st_id="29" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:53 %sum_3_11 = fadd i32 %sum_3_10, i32 %mul_i1_11

]]></Node>
<StgValue><ssdm name="sum_3_11"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:56 %mul_i1_12 = fmul i32 %temp_output2_0_load_14_read, i32 %layer3_weights_13_load

]]></Node>
<StgValue><ssdm name="mul_i1_12"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:58 %layer3_weights_14_addr = getelementptr i32 %layer3_weights_14, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_14_addr"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split4:59 %layer3_weights_14_load = load i4 %layer3_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_14_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="163" st_id="30" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12

]]></Node>
<StgValue><ssdm name="sum_3_12"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="4">
<![CDATA[
.split4:59 %layer3_weights_14_load = load i4 %layer3_weights_14_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_14_load"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_i1_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="166" st_id="31" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:57 %sum_3_12 = fadd i32 %sum_3_11, i32 %mul_i1_12

]]></Node>
<StgValue><ssdm name="sum_3_12"/></StgValue>
</operation>

<operation id="167" st_id="31" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:60 %mul_i1_13 = fmul i32 %temp_output2_0_load_15_read, i32 %layer3_weights_14_load

]]></Node>
<StgValue><ssdm name="mul_i1_13"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:62 %layer3_weights_15_addr = getelementptr i32 %layer3_weights_15, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer3_weights_15_addr"/></StgValue>
</operation>

<operation id="169" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split4:63 %layer3_weights_15_load = load i4 %layer3_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_15_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="170" st_id="32" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13

]]></Node>
<StgValue><ssdm name="sum_3_13"/></StgValue>
</operation>

<operation id="171" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="4">
<![CDATA[
.split4:63 %layer3_weights_15_load = load i4 %layer3_weights_15_addr

]]></Node>
<StgValue><ssdm name="layer3_weights_15_load"/></StgValue>
</operation>

<operation id="172" st_id="32" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:64 %mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_i1_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="173" st_id="33" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:61 %sum_3_13 = fadd i32 %sum_3_12, i32 %mul_i1_13

]]></Node>
<StgValue><ssdm name="sum_3_13"/></StgValue>
</operation>

<operation id="174" st_id="33" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:64 %mul_i1_14 = fmul i32 %temp_output2_0_load_16_read, i32 %layer3_weights_15_load

]]></Node>
<StgValue><ssdm name="mul_i1_14"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="175" st_id="34" stage="2" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14

]]></Node>
<StgValue><ssdm name="sum_3_14"/></StgValue>
</operation>

<operation id="181" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0">
<![CDATA[
_Z11hwmm_layer3PA16_fPA10_KfPA10_f.exit.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="177" st_id="35" stage="1" lat="2">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split4:65 %sum_3_14 = fadd i32 %sum_3_13, i32 %mul_i1_14

]]></Node>
<StgValue><ssdm name="sum_3_14"/></StgValue>
</operation>

<operation id="178" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:66 %temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="temp_output3_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split4:67 %store_ln53 = store i32 %sum_3_14, i4 %temp_output3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="180" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.split4:69 %br_ln0 = br void %_Z13hw_act_layer2PA16_fS0_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
