--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml RockyJourney.twx RockyJourney.ncd -o RockyJourney.twr
RockyJourney.pcf -ucf RockyJourneyMap.ucf

Design file:              RockyJourney.ncd
Physical constraint file: RockyJourney.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
DISPLAY_GROUND<0>|    8.403(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<0> |    9.133(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<1> |    9.183(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<2> |    9.398(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<3> |    9.097(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<4> |    9.608(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<5> |    7.948(R)|CLK_BUFGP         |   0.000|
DISPLAY_POWER<6> |    8.950(R)|CLK_BUFGP         |   0.000|
SH_CP            |    8.187(R)|CLK_BUFGP         |   0.000|
ST_CP            |    8.199(R)|CLK_BUFGP         |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.744|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
DISPLAY_ENABLED|DISPLAY_GROUND<0>|    7.041|
---------------+-----------------+---------+


Analysis completed Mon Dec 21 19:07:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



