
DS_SysNum.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000499c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08004b2c  08004b2c  00014b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c18  08004c18  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08004c18  08004c18  00014c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004c20  08004c20  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c20  08004c20  00014c20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004c24  08004c24  00014c24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004c28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  2000005c  08004c84  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08004c84  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e0a9  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002063  00000000  00000000  0002e178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c00  00000000  00000000  000301e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000941  00000000  00000000  00030de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025dbb  00000000  00000000  00031721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000106f2  00000000  00000000  000574dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8afb  00000000  00000000  00067bce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003590  00000000  00000000  001506cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00153c5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b14 	.word	0x08004b14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004b14 	.word	0x08004b14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b08a      	sub	sp, #40	; 0x28
 8000570:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000572:	f107 0314 	add.w	r3, r7, #20
 8000576:	2200      	movs	r2, #0
 8000578:	601a      	str	r2, [r3, #0]
 800057a:	605a      	str	r2, [r3, #4]
 800057c:	609a      	str	r2, [r3, #8]
 800057e:	60da      	str	r2, [r3, #12]
 8000580:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	4b2b      	ldr	r3, [pc, #172]	; (8000630 <MX_GPIO_Init+0xc4>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000586:	4a2a      	ldr	r2, [pc, #168]	; (8000630 <MX_GPIO_Init+0xc4>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800058e:	4b28      	ldr	r3, [pc, #160]	; (8000630 <MX_GPIO_Init+0xc4>)
 8000590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000592:	f003 0304 	and.w	r3, r3, #4
 8000596:	613b      	str	r3, [r7, #16]
 8000598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800059a:	4b25      	ldr	r3, [pc, #148]	; (8000630 <MX_GPIO_Init+0xc4>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800059e:	4a24      	ldr	r2, [pc, #144]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005a6:	4b22      	ldr	r3, [pc, #136]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b1f      	ldr	r3, [pc, #124]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005b6:	4a1e      	ldr	r2, [pc, #120]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005be:	4b1c      	ldr	r3, [pc, #112]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ca:	4b19      	ldr	r3, [pc, #100]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005ce:	4a18      	ldr	r2, [pc, #96]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005d0:	f043 0302 	orr.w	r3, r3, #2
 80005d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005d6:	4b16      	ldr	r3, [pc, #88]	; (8000630 <MX_GPIO_Init+0xc4>)
 80005d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005da:	f003 0302 	and.w	r3, r3, #2
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2120      	movs	r1, #32
 80005e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ea:	f000 fe21 	bl	8001230 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80005f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fa:	2300      	movs	r3, #0
 80005fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	4619      	mov	r1, r3
 8000604:	480b      	ldr	r0, [pc, #44]	; (8000634 <MX_GPIO_Init+0xc8>)
 8000606:	f000 fc69 	bl	8000edc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800060a:	2320      	movs	r3, #32
 800060c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800060e:	2301      	movs	r3, #1
 8000610:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000612:	2300      	movs	r3, #0
 8000614:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000616:	2300      	movs	r3, #0
 8000618:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000624:	f000 fc5a 	bl	8000edc <HAL_GPIO_Init>

}
 8000628:	bf00      	nop
 800062a:	3728      	adds	r7, #40	; 0x28
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}
 8000630:	40021000 	.word	0x40021000
 8000634:	48000800 	.word	0x48000800

08000638 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800063c:	4b1b      	ldr	r3, [pc, #108]	; (80006ac <MX_I2C1_Init+0x74>)
 800063e:	4a1c      	ldr	r2, [pc, #112]	; (80006b0 <MX_I2C1_Init+0x78>)
 8000640:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8000642:	4b1a      	ldr	r3, [pc, #104]	; (80006ac <MX_I2C1_Init+0x74>)
 8000644:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <MX_I2C1_Init+0x7c>)
 8000646:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000648:	4b18      	ldr	r3, [pc, #96]	; (80006ac <MX_I2C1_Init+0x74>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800064e:	4b17      	ldr	r3, [pc, #92]	; (80006ac <MX_I2C1_Init+0x74>)
 8000650:	2201      	movs	r2, #1
 8000652:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000654:	4b15      	ldr	r3, [pc, #84]	; (80006ac <MX_I2C1_Init+0x74>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800065a:	4b14      	ldr	r3, [pc, #80]	; (80006ac <MX_I2C1_Init+0x74>)
 800065c:	2200      	movs	r2, #0
 800065e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000660:	4b12      	ldr	r3, [pc, #72]	; (80006ac <MX_I2C1_Init+0x74>)
 8000662:	2200      	movs	r2, #0
 8000664:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000666:	4b11      	ldr	r3, [pc, #68]	; (80006ac <MX_I2C1_Init+0x74>)
 8000668:	2200      	movs	r2, #0
 800066a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800066c:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <MX_I2C1_Init+0x74>)
 800066e:	2200      	movs	r2, #0
 8000670:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000672:	480e      	ldr	r0, [pc, #56]	; (80006ac <MX_I2C1_Init+0x74>)
 8000674:	f000 fdf4 	bl	8001260 <HAL_I2C_Init>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800067e:	f000 f956 	bl	800092e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000682:	2100      	movs	r1, #0
 8000684:	4809      	ldr	r0, [pc, #36]	; (80006ac <MX_I2C1_Init+0x74>)
 8000686:	f001 fc2f 	bl	8001ee8 <HAL_I2CEx_ConfigAnalogFilter>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000690:	f000 f94d 	bl	800092e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000694:	2100      	movs	r1, #0
 8000696:	4805      	ldr	r0, [pc, #20]	; (80006ac <MX_I2C1_Init+0x74>)
 8000698:	f001 fc71 	bl	8001f7e <HAL_I2CEx_ConfigDigitalFilter>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80006a2:	f000 f944 	bl	800092e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006a6:	bf00      	nop
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	20000078 	.word	0x20000078
 80006b0:	40005400 	.word	0x40005400
 80006b4:	10909cec 	.word	0x10909cec

080006b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b0ac      	sub	sp, #176	; 0xb0
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006d0:	f107 0314 	add.w	r3, r7, #20
 80006d4:	2288      	movs	r2, #136	; 0x88
 80006d6:	2100      	movs	r1, #0
 80006d8:	4618      	mov	r0, r3
 80006da:	f003 fd97 	bl	800420c <memset>
  if(i2cHandle->Instance==I2C1)
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a21      	ldr	r2, [pc, #132]	; (8000768 <HAL_I2C_MspInit+0xb0>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d13b      	bne.n	8000760 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006e8:	2340      	movs	r3, #64	; 0x40
 80006ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4618      	mov	r0, r3
 80006f6:	f002 faf3 	bl	8002ce0 <HAL_RCCEx_PeriphCLKConfig>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000700:	f000 f915 	bl	800092e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000704:	4b19      	ldr	r3, [pc, #100]	; (800076c <HAL_I2C_MspInit+0xb4>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000708:	4a18      	ldr	r2, [pc, #96]	; (800076c <HAL_I2C_MspInit+0xb4>)
 800070a:	f043 0302 	orr.w	r3, r3, #2
 800070e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000710:	4b16      	ldr	r3, [pc, #88]	; (800076c <HAL_I2C_MspInit+0xb4>)
 8000712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000714:	f003 0302 	and.w	r3, r3, #2
 8000718:	613b      	str	r3, [r7, #16]
 800071a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800071c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000720:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000724:	2312      	movs	r3, #18
 8000726:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	2300      	movs	r3, #0
 800072c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000730:	2303      	movs	r3, #3
 8000732:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000736:	2304      	movs	r3, #4
 8000738:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800073c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000740:	4619      	mov	r1, r3
 8000742:	480b      	ldr	r0, [pc, #44]	; (8000770 <HAL_I2C_MspInit+0xb8>)
 8000744:	f000 fbca 	bl	8000edc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000748:	4b08      	ldr	r3, [pc, #32]	; (800076c <HAL_I2C_MspInit+0xb4>)
 800074a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800074c:	4a07      	ldr	r2, [pc, #28]	; (800076c <HAL_I2C_MspInit+0xb4>)
 800074e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000752:	6593      	str	r3, [r2, #88]	; 0x58
 8000754:	4b05      	ldr	r3, [pc, #20]	; (800076c <HAL_I2C_MspInit+0xb4>)
 8000756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800075c:	60fb      	str	r3, [r7, #12]
 800075e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000760:	bf00      	nop
 8000762:	37b0      	adds	r7, #176	; 0xb0
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	40005400 	.word	0x40005400
 800076c:	40021000 	.word	0x40021000
 8000770:	48000400 	.word	0x48000400

08000774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800077a:	f000 fa29 	bl	8000bd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077e:	f000 f885 	bl	800088c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000782:	f7ff fef3 	bl	800056c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000786:	f000 f96d 	bl	8000a64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800078a:	f7ff ff55 	bl	8000638 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  textLenght = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE, "Test...");
 800078e:	4a38      	ldr	r2, [pc, #224]	; (8000870 <main+0xfc>)
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4838      	ldr	r0, [pc, #224]	; (8000874 <main+0x100>)
 8000794:	f003 fd06 	bl	80041a4 <sniprintf>
 8000798:	4603      	mov	r3, r0
 800079a:	73fb      	strb	r3, [r7, #15]
    HAL_UART_Transmit(&huart2, uartTxBuffer, textLenght, 100);
 800079c:	7bfb      	ldrb	r3, [r7, #15]
 800079e:	b29a      	uxth	r2, r3
 80007a0:	2364      	movs	r3, #100	; 0x64
 80007a2:	4934      	ldr	r1, [pc, #208]	; (8000874 <main+0x100>)
 80007a4:	4834      	ldr	r0, [pc, #208]	; (8000878 <main+0x104>)
 80007a6:	f002 ffa5 	bl	80036f4 <HAL_UART_Transmit>
    if(HAL_OK == HAL_I2C_IsDeviceReady(&hi2c1, ADRESSE_CAPTEUR << 1, 1, 100)){
 80007aa:	2364      	movs	r3, #100	; 0x64
 80007ac:	2201      	movs	r2, #1
 80007ae:	2190      	movs	r1, #144	; 0x90
 80007b0:	4832      	ldr	r0, [pc, #200]	; (800087c <main+0x108>)
 80007b2:	f000 ffff 	bl	80017b4 <HAL_I2C_IsDeviceReady>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10e      	bne.n	80007da <main+0x66>
  	  textLenght = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE, "Le capteur de temperature est pret ! ");
 80007bc:	4a30      	ldr	r2, [pc, #192]	; (8000880 <main+0x10c>)
 80007be:	2140      	movs	r1, #64	; 0x40
 80007c0:	482c      	ldr	r0, [pc, #176]	; (8000874 <main+0x100>)
 80007c2:	f003 fcef 	bl	80041a4 <sniprintf>
 80007c6:	4603      	mov	r3, r0
 80007c8:	73fb      	strb	r3, [r7, #15]
  	  HAL_UART_Transmit(&huart2, uartTxBuffer, textLenght, 100);
 80007ca:	7bfb      	ldrb	r3, [r7, #15]
 80007cc:	b29a      	uxth	r2, r3
 80007ce:	2364      	movs	r3, #100	; 0x64
 80007d0:	4928      	ldr	r1, [pc, #160]	; (8000874 <main+0x100>)
 80007d2:	4829      	ldr	r0, [pc, #164]	; (8000878 <main+0x104>)
 80007d4:	f002 ff8e 	bl	80036f4 <HAL_UART_Transmit>
 80007d8:	e00e      	b.n	80007f8 <main+0x84>

    }
    else{
  	  textLenght = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE, "Le capteur de temperature ne repond pas. ");
 80007da:	4a2a      	ldr	r2, [pc, #168]	; (8000884 <main+0x110>)
 80007dc:	2140      	movs	r1, #64	; 0x40
 80007de:	4825      	ldr	r0, [pc, #148]	; (8000874 <main+0x100>)
 80007e0:	f003 fce0 	bl	80041a4 <sniprintf>
 80007e4:	4603      	mov	r3, r0
 80007e6:	73fb      	strb	r3, [r7, #15]
  	  HAL_UART_Transmit(&huart2, uartTxBuffer, textLenght, 100);
 80007e8:	7bfb      	ldrb	r3, [r7, #15]
 80007ea:	b29a      	uxth	r2, r3
 80007ec:	2364      	movs	r3, #100	; 0x64
 80007ee:	4921      	ldr	r1, [pc, #132]	; (8000874 <main+0x100>)
 80007f0:	4821      	ldr	r0, [pc, #132]	; (8000878 <main+0x104>)
 80007f2:	f002 ff7f 	bl	80036f4 <HAL_UART_Transmit>
  	  while(1);
 80007f6:	e7fe      	b.n	80007f6 <main+0x82>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uint8_t rawData[2];
  // Envoyer la commande de lecture de la température
     uint8_t command = 0x00;  // Adresse de température du TCN75S-2
 80007f8:	2300      	movs	r3, #0
 80007fa:	70fb      	strb	r3, [r7, #3]
	 HAL_I2C_Master_Transmit(&hi2c1, ADRESSE_CAPTEUR, &command, 1, HAL_MAX_DELAY);
 80007fc:	1cfa      	adds	r2, r7, #3
 80007fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000802:	9300      	str	r3, [sp, #0]
 8000804:	2301      	movs	r3, #1
 8000806:	2148      	movs	r1, #72	; 0x48
 8000808:	481c      	ldr	r0, [pc, #112]	; (800087c <main+0x108>)
 800080a:	f000 fdc5 	bl	8001398 <HAL_I2C_Master_Transmit>

	 // Lire les données brutes de la température (2 octets)
	 HAL_I2C_Master_Receive(&hi2c1, ADRESSE_CAPTEUR, rawData, 2, HAL_MAX_DELAY);
 800080e:	1d3a      	adds	r2, r7, #4
 8000810:	f04f 33ff 	mov.w	r3, #4294967295
 8000814:	9300      	str	r3, [sp, #0]
 8000816:	2302      	movs	r3, #2
 8000818:	2148      	movs	r1, #72	; 0x48
 800081a:	4818      	ldr	r0, [pc, #96]	; (800087c <main+0x108>)
 800081c:	f000 fed4 	bl	80015c8 <HAL_I2C_Master_Receive>

	 // Combiner les octets pour obtenir la valeur brute de la température
	 int16_t rawTemperature = (int16_t)(rawData[0] << 8) | rawData[1];
 8000820:	793b      	ldrb	r3, [r7, #4]
 8000822:	021b      	lsls	r3, r3, #8
 8000824:	b21a      	sxth	r2, r3
 8000826:	797b      	ldrb	r3, [r7, #5]
 8000828:	b21b      	sxth	r3, r3
 800082a:	4313      	orrs	r3, r2
 800082c:	81bb      	strh	r3, [r7, #12]
	 float Temperature=(float)rawTemperature/16;
 800082e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000832:	ee07 3a90 	vmov	s15, r3
 8000836:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800083a:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800083e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000842:	edc7 7a02 	vstr	s15, [r7, #8]
	 textLenght = snprintf(uartTxBuffer, UART_TX_BUFFER_SIZE, "Temperature : %d\n ", rawTemperature);
 8000846:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800084a:	4a0f      	ldr	r2, [pc, #60]	; (8000888 <main+0x114>)
 800084c:	2140      	movs	r1, #64	; 0x40
 800084e:	4809      	ldr	r0, [pc, #36]	; (8000874 <main+0x100>)
 8000850:	f003 fca8 	bl	80041a4 <sniprintf>
 8000854:	4603      	mov	r3, r0
 8000856:	73fb      	strb	r3, [r7, #15]
	 HAL_UART_Transmit(&huart2, uartTxBuffer, textLenght, 100);
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	b29a      	uxth	r2, r3
 800085c:	2364      	movs	r3, #100	; 0x64
 800085e:	4905      	ldr	r1, [pc, #20]	; (8000874 <main+0x100>)
 8000860:	4805      	ldr	r0, [pc, #20]	; (8000878 <main+0x104>)
 8000862:	f002 ff47 	bl	80036f4 <HAL_UART_Transmit>
	 HAL_Delay(500);
 8000866:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800086a:	f000 fa2d 	bl	8000cc8 <HAL_Delay>
  {
 800086e:	e7c3      	b.n	80007f8 <main+0x84>
 8000870:	08004b2c 	.word	0x08004b2c
 8000874:	200000cc 	.word	0x200000cc
 8000878:	20000110 	.word	0x20000110
 800087c:	20000078 	.word	0x20000078
 8000880:	08004b34 	.word	0x08004b34
 8000884:	08004b5c 	.word	0x08004b5c
 8000888:	08004b88 	.word	0x08004b88

0800088c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b096      	sub	sp, #88	; 0x58
 8000890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2244      	movs	r2, #68	; 0x44
 8000898:	2100      	movs	r1, #0
 800089a:	4618      	mov	r0, r3
 800089c:	f003 fcb6 	bl	800420c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	463b      	mov	r3, r7
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008b2:	f001 fbbf 	bl	8002034 <HAL_PWREx_ControlVoltageScaling>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80008bc:	f000 f837 	bl	800092e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c0:	2302      	movs	r3, #2
 80008c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ca:	2310      	movs	r3, #16
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ce:	2302      	movs	r3, #2
 80008d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008d2:	2302      	movs	r3, #2
 80008d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008d6:	2301      	movs	r3, #1
 80008d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80008da:	230a      	movs	r3, #10
 80008dc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80008de:	2307      	movs	r3, #7
 80008e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ea:	f107 0314 	add.w	r3, r7, #20
 80008ee:	4618      	mov	r0, r3
 80008f0:	f001 fbf6 	bl	80020e0 <HAL_RCC_OscConfig>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <SystemClock_Config+0x72>
  {
    Error_Handler();
 80008fa:	f000 f818 	bl	800092e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008fe:	230f      	movs	r3, #15
 8000900:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000902:	2303      	movs	r3, #3
 8000904:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000912:	463b      	mov	r3, r7
 8000914:	2104      	movs	r1, #4
 8000916:	4618      	mov	r0, r3
 8000918:	f001 ffbe 	bl	8002898 <HAL_RCC_ClockConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000922:	f000 f804 	bl	800092e <Error_Handler>
  }
}
 8000926:	bf00      	nop
 8000928:	3758      	adds	r7, #88	; 0x58
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}

0800092e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000932:	b672      	cpsid	i
}
 8000934:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000936:	e7fe      	b.n	8000936 <Error_Handler+0x8>

08000938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000938:	b480      	push	{r7}
 800093a:	b083      	sub	sp, #12
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800093e:	4b0f      	ldr	r3, [pc, #60]	; (800097c <HAL_MspInit+0x44>)
 8000940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000942:	4a0e      	ldr	r2, [pc, #56]	; (800097c <HAL_MspInit+0x44>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6613      	str	r3, [r2, #96]	; 0x60
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <HAL_MspInit+0x44>)
 800094c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	4b09      	ldr	r3, [pc, #36]	; (800097c <HAL_MspInit+0x44>)
 8000958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800095a:	4a08      	ldr	r2, [pc, #32]	; (800097c <HAL_MspInit+0x44>)
 800095c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000960:	6593      	str	r3, [r2, #88]	; 0x58
 8000962:	4b06      	ldr	r3, [pc, #24]	; (800097c <HAL_MspInit+0x44>)
 8000964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096a:	603b      	str	r3, [r7, #0]
 800096c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800096e:	bf00      	nop
 8000970:	370c      	adds	r7, #12
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	40021000 	.word	0x40021000

08000980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <NMI_Handler+0x4>

08000986 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800098a:	e7fe      	b.n	800098a <HardFault_Handler+0x4>

0800098c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <MemManage_Handler+0x4>

08000992 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <BusFault_Handler+0x4>

08000998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <UsageFault_Handler+0x4>

0800099e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009b0:	bf00      	nop
 80009b2:	46bd      	mov	sp, r7
 80009b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b8:	4770      	bx	lr

080009ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ba:	b480      	push	{r7}
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009cc:	f000 f95c 	bl	8000c88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009dc:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <_sbrk+0x5c>)
 80009de:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <_sbrk+0x60>)
 80009e0:	1ad3      	subs	r3, r2, r3
 80009e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e8:	4b13      	ldr	r3, [pc, #76]	; (8000a38 <_sbrk+0x64>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d102      	bne.n	80009f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009f0:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <_sbrk+0x64>)
 80009f2:	4a12      	ldr	r2, [pc, #72]	; (8000a3c <_sbrk+0x68>)
 80009f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009f6:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <_sbrk+0x64>)
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	4413      	add	r3, r2
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d207      	bcs.n	8000a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a04:	f003 fc0a 	bl	800421c <__errno>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	220c      	movs	r2, #12
 8000a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a12:	e009      	b.n	8000a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a14:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <_sbrk+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a1a:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <_sbrk+0x64>)
 8000a1c:	681a      	ldr	r2, [r3, #0]
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4413      	add	r3, r2
 8000a22:	4a05      	ldr	r2, [pc, #20]	; (8000a38 <_sbrk+0x64>)
 8000a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a26:	68fb      	ldr	r3, [r7, #12]
}
 8000a28:	4618      	mov	r0, r3
 8000a2a:	3718      	adds	r7, #24
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	20018000 	.word	0x20018000
 8000a34:	00000400 	.word	0x00000400
 8000a38:	2000010c 	.word	0x2000010c
 8000a3c:	200002e8 	.word	0x200002e8

08000a40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <SystemInit+0x20>)
 8000a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a4a:	4a05      	ldr	r2, [pc, #20]	; (8000a60 <SystemInit+0x20>)
 8000a4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000a54:	bf00      	nop
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a6a:	4a15      	ldr	r2, [pc, #84]	; (8000ac0 <MX_USART2_UART_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a76:	4b11      	ldr	r3, [pc, #68]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a94:	4b09      	ldr	r3, [pc, #36]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	; (8000abc <MX_USART2_UART_Init+0x58>)
 8000aa8:	f002 fdd6 	bl	8003658 <HAL_UART_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ab2:	f7ff ff3c 	bl	800092e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000110 	.word	0x20000110
 8000ac0:	40004400 	.word	0x40004400

08000ac4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b0ac      	sub	sp, #176	; 0xb0
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2288      	movs	r2, #136	; 0x88
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f003 fb91 	bl	800420c <memset>
  if(uartHandle->Instance==USART2)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a21      	ldr	r2, [pc, #132]	; (8000b74 <HAL_UART_MspInit+0xb0>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d13b      	bne.n	8000b6c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000af4:	2302      	movs	r3, #2
 8000af6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000af8:	2300      	movs	r3, #0
 8000afa:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4618      	mov	r0, r3
 8000b02:	f002 f8ed 	bl	8002ce0 <HAL_RCCEx_PeriphCLKConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b0c:	f7ff ff0f 	bl	800092e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b14:	4a18      	ldr	r2, [pc, #96]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b1a:	6593      	str	r3, [r2, #88]	; 0x58
 8000b1c:	4b16      	ldr	r3, [pc, #88]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b24:	613b      	str	r3, [r7, #16]
 8000b26:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2c:	4a12      	ldr	r2, [pc, #72]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b2e:	f043 0301 	orr.w	r3, r3, #1
 8000b32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b34:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b38:	f003 0301 	and.w	r3, r3, #1
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b40:	230c      	movs	r3, #12
 8000b42:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b46:	2302      	movs	r3, #2
 8000b48:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b52:	2303      	movs	r3, #3
 8000b54:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b58:	2307      	movs	r3, #7
 8000b5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b62:	4619      	mov	r1, r3
 8000b64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b68:	f000 f9b8 	bl	8000edc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000b6c:	bf00      	nop
 8000b6e:	37b0      	adds	r7, #176	; 0xb0
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	40004400 	.word	0x40004400
 8000b78:	40021000 	.word	0x40021000

08000b7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bb4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b80:	f7ff ff5e 	bl	8000a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b84:	480c      	ldr	r0, [pc, #48]	; (8000bb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b86:	490d      	ldr	r1, [pc, #52]	; (8000bbc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b88:	4a0d      	ldr	r2, [pc, #52]	; (8000bc0 <LoopForever+0xe>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b8c:	e002      	b.n	8000b94 <LoopCopyDataInit>

08000b8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b92:	3304      	adds	r3, #4

08000b94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b98:	d3f9      	bcc.n	8000b8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b9a:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b9c:	4c0a      	ldr	r4, [pc, #40]	; (8000bc8 <LoopForever+0x16>)
  movs r3, #0
 8000b9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba0:	e001      	b.n	8000ba6 <LoopFillZerobss>

08000ba2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ba2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ba4:	3204      	adds	r2, #4

08000ba6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ba6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ba8:	d3fb      	bcc.n	8000ba2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000baa:	f003 fb3d 	bl	8004228 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bae:	f7ff fde1 	bl	8000774 <main>

08000bb2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bb2:	e7fe      	b.n	8000bb2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000bb4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000bb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bbc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bc0:	08004c28 	.word	0x08004c28
  ldr r2, =_sbss
 8000bc4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000bc8:	200002e4 	.word	0x200002e4

08000bcc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bcc:	e7fe      	b.n	8000bcc <ADC1_2_IRQHandler>
	...

08000bd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <HAL_Init+0x3c>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a0b      	ldr	r2, [pc, #44]	; (8000c0c <HAL_Init+0x3c>)
 8000be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000be4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be6:	2003      	movs	r0, #3
 8000be8:	f000 f944 	bl	8000e74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bec:	2000      	movs	r0, #0
 8000bee:	f000 f80f 	bl	8000c10 <HAL_InitTick>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d002      	beq.n	8000bfe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	71fb      	strb	r3, [r7, #7]
 8000bfc:	e001      	b.n	8000c02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bfe:	f7ff fe9b 	bl	8000938 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40022000 	.word	0x40022000

08000c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000c1c:	4b17      	ldr	r3, [pc, #92]	; (8000c7c <HAL_InitTick+0x6c>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d023      	beq.n	8000c6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000c24:	4b16      	ldr	r3, [pc, #88]	; (8000c80 <HAL_InitTick+0x70>)
 8000c26:	681a      	ldr	r2, [r3, #0]
 8000c28:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <HAL_InitTick+0x6c>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 f941 	bl	8000ec2 <HAL_SYSTICK_Config>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d10f      	bne.n	8000c66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	2b0f      	cmp	r3, #15
 8000c4a:	d809      	bhi.n	8000c60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	f04f 30ff 	mov.w	r0, #4294967295
 8000c54:	f000 f919 	bl	8000e8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c58:	4a0a      	ldr	r2, [pc, #40]	; (8000c84 <HAL_InitTick+0x74>)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6013      	str	r3, [r2, #0]
 8000c5e:	e007      	b.n	8000c70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	73fb      	strb	r3, [r7, #15]
 8000c64:	e004      	b.n	8000c70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	73fb      	strb	r3, [r7, #15]
 8000c6a:	e001      	b.n	8000c70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	20000000 	.word	0x20000000
 8000c84:	20000004 	.word	0x20000004

08000c88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_IncTick+0x20>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <HAL_IncTick+0x24>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4413      	add	r3, r2
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <HAL_IncTick+0x24>)
 8000c9a:	6013      	str	r3, [r2, #0]
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	20000198 	.word	0x20000198

08000cb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <HAL_GetTick+0x14>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	20000198 	.word	0x20000198

08000cc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd0:	f7ff ffee 	bl	8000cb0 <HAL_GetTick>
 8000cd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce0:	d005      	beq.n	8000cee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_Delay+0x44>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	4413      	add	r3, r2
 8000cec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cee:	bf00      	nop
 8000cf0:	f7ff ffde 	bl	8000cb0 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	68fa      	ldr	r2, [r7, #12]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d8f7      	bhi.n	8000cf0 <HAL_Delay+0x28>
  {
  }
}
 8000d00:	bf00      	nop
 8000d02:	bf00      	nop
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008

08000d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b085      	sub	sp, #20
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	f003 0307 	and.w	r3, r3, #7
 8000d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d22:	68db      	ldr	r3, [r3, #12]
 8000d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d26:	68ba      	ldr	r2, [r7, #8]
 8000d28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d42:	4a04      	ldr	r2, [pc, #16]	; (8000d54 <__NVIC_SetPriorityGrouping+0x44>)
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	60d3      	str	r3, [r2, #12]
}
 8000d48:	bf00      	nop
 8000d4a:	3714      	adds	r7, #20
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000ed00 	.word	0xe000ed00

08000d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <__NVIC_GetPriorityGrouping+0x18>)
 8000d5e:	68db      	ldr	r3, [r3, #12]
 8000d60:	0a1b      	lsrs	r3, r3, #8
 8000d62:	f003 0307 	and.w	r3, r3, #7
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	6039      	str	r1, [r7, #0]
 8000d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	db0a      	blt.n	8000d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	b2da      	uxtb	r2, r3
 8000d8c:	490c      	ldr	r1, [pc, #48]	; (8000dc0 <__NVIC_SetPriority+0x4c>)
 8000d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d92:	0112      	lsls	r2, r2, #4
 8000d94:	b2d2      	uxtb	r2, r2
 8000d96:	440b      	add	r3, r1
 8000d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d9c:	e00a      	b.n	8000db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	b2da      	uxtb	r2, r3
 8000da2:	4908      	ldr	r1, [pc, #32]	; (8000dc4 <__NVIC_SetPriority+0x50>)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	f003 030f 	and.w	r3, r3, #15
 8000daa:	3b04      	subs	r3, #4
 8000dac:	0112      	lsls	r2, r2, #4
 8000dae:	b2d2      	uxtb	r2, r2
 8000db0:	440b      	add	r3, r1
 8000db2:	761a      	strb	r2, [r3, #24]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	e000e100 	.word	0xe000e100
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b089      	sub	sp, #36	; 0x24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f003 0307 	and.w	r3, r3, #7
 8000dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	f1c3 0307 	rsb	r3, r3, #7
 8000de2:	2b04      	cmp	r3, #4
 8000de4:	bf28      	it	cs
 8000de6:	2304      	movcs	r3, #4
 8000de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	3304      	adds	r3, #4
 8000dee:	2b06      	cmp	r3, #6
 8000df0:	d902      	bls.n	8000df8 <NVIC_EncodePriority+0x30>
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	3b03      	subs	r3, #3
 8000df6:	e000      	b.n	8000dfa <NVIC_EncodePriority+0x32>
 8000df8:	2300      	movs	r3, #0
 8000dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8000e00:	69bb      	ldr	r3, [r7, #24]
 8000e02:	fa02 f303 	lsl.w	r3, r2, r3
 8000e06:	43da      	mvns	r2, r3
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	401a      	ands	r2, r3
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e10:	f04f 31ff 	mov.w	r1, #4294967295
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1a:	43d9      	mvns	r1, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e20:	4313      	orrs	r3, r2
         );
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3724      	adds	r7, #36	; 0x24
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
	...

08000e30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	3b01      	subs	r3, #1
 8000e3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e40:	d301      	bcc.n	8000e46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e42:	2301      	movs	r3, #1
 8000e44:	e00f      	b.n	8000e66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e46:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <SysTick_Config+0x40>)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4e:	210f      	movs	r1, #15
 8000e50:	f04f 30ff 	mov.w	r0, #4294967295
 8000e54:	f7ff ff8e 	bl	8000d74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e58:	4b05      	ldr	r3, [pc, #20]	; (8000e70 <SysTick_Config+0x40>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5e:	4b04      	ldr	r3, [pc, #16]	; (8000e70 <SysTick_Config+0x40>)
 8000e60:	2207      	movs	r2, #7
 8000e62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	e000e010 	.word	0xe000e010

08000e74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e7c:	6878      	ldr	r0, [r7, #4]
 8000e7e:	f7ff ff47 	bl	8000d10 <__NVIC_SetPriorityGrouping>
}
 8000e82:	bf00      	nop
 8000e84:	3708      	adds	r7, #8
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}

08000e8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b086      	sub	sp, #24
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	4603      	mov	r3, r0
 8000e92:	60b9      	str	r1, [r7, #8]
 8000e94:	607a      	str	r2, [r7, #4]
 8000e96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e9c:	f7ff ff5c 	bl	8000d58 <__NVIC_GetPriorityGrouping>
 8000ea0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	68b9      	ldr	r1, [r7, #8]
 8000ea6:	6978      	ldr	r0, [r7, #20]
 8000ea8:	f7ff ff8e 	bl	8000dc8 <NVIC_EncodePriority>
 8000eac:	4602      	mov	r2, r0
 8000eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eb2:	4611      	mov	r1, r2
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff ff5d 	bl	8000d74 <__NVIC_SetPriority>
}
 8000eba:	bf00      	nop
 8000ebc:	3718      	adds	r7, #24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b082      	sub	sp, #8
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f7ff ffb0 	bl	8000e30 <SysTick_Config>
 8000ed0:	4603      	mov	r3, r0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b087      	sub	sp, #28
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eea:	e17f      	b.n	80011ec <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	681a      	ldr	r2, [r3, #0]
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 8171 	beq.w	80011e6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 0303 	and.w	r3, r3, #3
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d005      	beq.n	8000f1c <HAL_GPIO_Init+0x40>
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 0303 	and.w	r3, r3, #3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d130      	bne.n	8000f7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	2203      	movs	r2, #3
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4013      	ands	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	68da      	ldr	r2, [r3, #12]
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	693a      	ldr	r2, [r7, #16]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f52:	2201      	movs	r2, #1
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	693a      	ldr	r2, [r7, #16]
 8000f5e:	4013      	ands	r3, r2
 8000f60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	091b      	lsrs	r3, r3, #4
 8000f68:	f003 0201 	and.w	r2, r3, #1
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	4313      	orrs	r3, r2
 8000f76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	d118      	bne.n	8000fbc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f90:	2201      	movs	r2, #1
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	08db      	lsrs	r3, r3, #3
 8000fa6:	f003 0201 	and.w	r2, r3, #1
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	693a      	ldr	r2, [r7, #16]
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d017      	beq.n	8000ff8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	693a      	ldr	r2, [r7, #16]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	689a      	ldr	r2, [r3, #8]
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	005b      	lsls	r3, r3, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b02      	cmp	r3, #2
 8001002:	d123      	bne.n	800104c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	08da      	lsrs	r2, r3, #3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3208      	adds	r2, #8
 800100c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	f003 0307 	and.w	r3, r3, #7
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	220f      	movs	r2, #15
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	691a      	ldr	r2, [r3, #16]
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	693a      	ldr	r2, [r7, #16]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	08da      	lsrs	r2, r3, #3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	3208      	adds	r2, #8
 8001046:	6939      	ldr	r1, [r7, #16]
 8001048:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	2203      	movs	r2, #3
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	4013      	ands	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f003 0203 	and.w	r2, r3, #3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	693a      	ldr	r2, [r7, #16]
 8001076:	4313      	orrs	r3, r2
 8001078:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001088:	2b00      	cmp	r3, #0
 800108a:	f000 80ac 	beq.w	80011e6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800108e:	4b5f      	ldr	r3, [pc, #380]	; (800120c <HAL_GPIO_Init+0x330>)
 8001090:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001092:	4a5e      	ldr	r2, [pc, #376]	; (800120c <HAL_GPIO_Init+0x330>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6613      	str	r3, [r2, #96]	; 0x60
 800109a:	4b5c      	ldr	r3, [pc, #368]	; (800120c <HAL_GPIO_Init+0x330>)
 800109c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800109e:	f003 0301 	and.w	r3, r3, #1
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80010a6:	4a5a      	ldr	r2, [pc, #360]	; (8001210 <HAL_GPIO_Init+0x334>)
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	089b      	lsrs	r3, r3, #2
 80010ac:	3302      	adds	r3, #2
 80010ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	f003 0303 	and.w	r3, r3, #3
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80010d0:	d025      	beq.n	800111e <HAL_GPIO_Init+0x242>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4f      	ldr	r2, [pc, #316]	; (8001214 <HAL_GPIO_Init+0x338>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01f      	beq.n	800111a <HAL_GPIO_Init+0x23e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4e      	ldr	r2, [pc, #312]	; (8001218 <HAL_GPIO_Init+0x33c>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d019      	beq.n	8001116 <HAL_GPIO_Init+0x23a>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4d      	ldr	r2, [pc, #308]	; (800121c <HAL_GPIO_Init+0x340>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d013      	beq.n	8001112 <HAL_GPIO_Init+0x236>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a4c      	ldr	r2, [pc, #304]	; (8001220 <HAL_GPIO_Init+0x344>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d00d      	beq.n	800110e <HAL_GPIO_Init+0x232>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a4b      	ldr	r2, [pc, #300]	; (8001224 <HAL_GPIO_Init+0x348>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d007      	beq.n	800110a <HAL_GPIO_Init+0x22e>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a4a      	ldr	r2, [pc, #296]	; (8001228 <HAL_GPIO_Init+0x34c>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d101      	bne.n	8001106 <HAL_GPIO_Init+0x22a>
 8001102:	2306      	movs	r3, #6
 8001104:	e00c      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001106:	2307      	movs	r3, #7
 8001108:	e00a      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800110a:	2305      	movs	r3, #5
 800110c:	e008      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800110e:	2304      	movs	r3, #4
 8001110:	e006      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001112:	2303      	movs	r3, #3
 8001114:	e004      	b.n	8001120 <HAL_GPIO_Init+0x244>
 8001116:	2302      	movs	r3, #2
 8001118:	e002      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800111a:	2301      	movs	r3, #1
 800111c:	e000      	b.n	8001120 <HAL_GPIO_Init+0x244>
 800111e:	2300      	movs	r3, #0
 8001120:	697a      	ldr	r2, [r7, #20]
 8001122:	f002 0203 	and.w	r2, r2, #3
 8001126:	0092      	lsls	r2, r2, #2
 8001128:	4093      	lsls	r3, r2
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001130:	4937      	ldr	r1, [pc, #220]	; (8001210 <HAL_GPIO_Init+0x334>)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	089b      	lsrs	r3, r3, #2
 8001136:	3302      	adds	r3, #2
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800113e:	4b3b      	ldr	r3, [pc, #236]	; (800122c <HAL_GPIO_Init+0x350>)
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	43db      	mvns	r3, r3
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	4013      	ands	r3, r2
 800114c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001156:	2b00      	cmp	r3, #0
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	4313      	orrs	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001162:	4a32      	ldr	r2, [pc, #200]	; (800122c <HAL_GPIO_Init+0x350>)
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001168:	4b30      	ldr	r3, [pc, #192]	; (800122c <HAL_GPIO_Init+0x350>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	43db      	mvns	r3, r3
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001180:	2b00      	cmp	r3, #0
 8001182:	d003      	beq.n	800118c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	4313      	orrs	r3, r2
 800118a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800118c:	4a27      	ldr	r2, [pc, #156]	; (800122c <HAL_GPIO_Init+0x350>)
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001192:	4b26      	ldr	r3, [pc, #152]	; (800122c <HAL_GPIO_Init+0x350>)
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	43db      	mvns	r3, r3
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	4013      	ands	r3, r2
 80011a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d003      	beq.n	80011b6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80011b6:	4a1d      	ldr	r2, [pc, #116]	; (800122c <HAL_GPIO_Init+0x350>)
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <HAL_GPIO_Init+0x350>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80011e0:	4a12      	ldr	r2, [pc, #72]	; (800122c <HAL_GPIO_Init+0x350>)
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	3301      	adds	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	fa22 f303 	lsr.w	r3, r2, r3
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f47f ae78 	bne.w	8000eec <HAL_GPIO_Init+0x10>
  }
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	371c      	adds	r7, #28
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	40021000 	.word	0x40021000
 8001210:	40010000 	.word	0x40010000
 8001214:	48000400 	.word	0x48000400
 8001218:	48000800 	.word	0x48000800
 800121c:	48000c00 	.word	0x48000c00
 8001220:	48001000 	.word	0x48001000
 8001224:	48001400 	.word	0x48001400
 8001228:	48001800 	.word	0x48001800
 800122c:	40010400 	.word	0x40010400

08001230 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	460b      	mov	r3, r1
 800123a:	807b      	strh	r3, [r7, #2]
 800123c:	4613      	mov	r3, r2
 800123e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001240:	787b      	ldrb	r3, [r7, #1]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001246:	887a      	ldrh	r2, [r7, #2]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800124c:	e002      	b.n	8001254 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800124e:	887a      	ldrh	r2, [r7, #2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d101      	bne.n	8001272 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800126e:	2301      	movs	r3, #1
 8001270:	e08d      	b.n	800138e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b00      	cmp	r3, #0
 800127c:	d106      	bne.n	800128c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff fa16 	bl	80006b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2224      	movs	r2, #36	; 0x24
 8001290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f022 0201 	bic.w	r2, r2, #1
 80012a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012b0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	689a      	ldr	r2, [r3, #8]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80012c0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	2b01      	cmp	r3, #1
 80012c8:	d107      	bne.n	80012da <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	e006      	b.n	80012e8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	689a      	ldr	r2, [r3, #8]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80012e6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	68db      	ldr	r3, [r3, #12]
 80012ec:	2b02      	cmp	r3, #2
 80012ee:	d108      	bne.n	8001302 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	685a      	ldr	r2, [r3, #4]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	e007      	b.n	8001312 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	685a      	ldr	r2, [r3, #4]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	6812      	ldr	r2, [r2, #0]
 800131c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001320:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001324:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001334:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	691a      	ldr	r2, [r3, #16]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	430a      	orrs	r2, r1
 800134e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69d9      	ldr	r1, [r3, #28]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a1a      	ldr	r2, [r3, #32]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	430a      	orrs	r2, r1
 800135e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f042 0201 	orr.w	r2, r2, #1
 800136e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	2200      	movs	r2, #0
 8001374:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2220      	movs	r2, #32
 800137a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2200      	movs	r2, #0
 8001382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2200      	movs	r2, #0
 8001388:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
	...

08001398 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af02      	add	r7, sp, #8
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	607a      	str	r2, [r7, #4]
 80013a2:	461a      	mov	r2, r3
 80013a4:	460b      	mov	r3, r1
 80013a6:	817b      	strh	r3, [r7, #10]
 80013a8:	4613      	mov	r3, r2
 80013aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	2b20      	cmp	r3, #32
 80013b6:	f040 80fd 	bne.w	80015b4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d101      	bne.n	80013c8 <HAL_I2C_Master_Transmit+0x30>
 80013c4:	2302      	movs	r3, #2
 80013c6:	e0f6      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	2201      	movs	r2, #1
 80013cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80013d0:	f7ff fc6e 	bl	8000cb0 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	9300      	str	r3, [sp, #0]
 80013da:	2319      	movs	r3, #25
 80013dc:	2201      	movs	r2, #1
 80013de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f000 fb13 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	e0e1      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	2221      	movs	r2, #33	; 0x21
 80013f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2210      	movs	r2, #16
 80013fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	2200      	movs	r2, #0
 8001406:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	893a      	ldrh	r2, [r7, #8]
 8001412:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2200      	movs	r2, #0
 8001418:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800141e:	b29b      	uxth	r3, r3
 8001420:	2bff      	cmp	r3, #255	; 0xff
 8001422:	d906      	bls.n	8001432 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	22ff      	movs	r2, #255	; 0xff
 8001428:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800142a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	e007      	b.n	8001442 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001436:	b29a      	uxth	r2, r3
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800143c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001440:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001446:	2b00      	cmp	r3, #0
 8001448:	d024      	beq.n	8001494 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800145a:	1c5a      	adds	r2, r3, #1
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001464:	b29b      	uxth	r3, r3
 8001466:	3b01      	subs	r3, #1
 8001468:	b29a      	uxth	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001472:	3b01      	subs	r3, #1
 8001474:	b29a      	uxth	r2, r3
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800147e:	b2db      	uxtb	r3, r3
 8001480:	3301      	adds	r3, #1
 8001482:	b2da      	uxtb	r2, r3
 8001484:	8979      	ldrh	r1, [r7, #10]
 8001486:	4b4e      	ldr	r3, [pc, #312]	; (80015c0 <HAL_I2C_Master_Transmit+0x228>)
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f000 fcf9 	bl	8001e84 <I2C_TransferConfig>
 8001492:	e066      	b.n	8001562 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001498:	b2da      	uxtb	r2, r3
 800149a:	8979      	ldrh	r1, [r7, #10]
 800149c:	4b48      	ldr	r3, [pc, #288]	; (80015c0 <HAL_I2C_Master_Transmit+0x228>)
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	68f8      	ldr	r0, [r7, #12]
 80014a4:	f000 fcee 	bl	8001e84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80014a8:	e05b      	b.n	8001562 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	6a39      	ldr	r1, [r7, #32]
 80014ae:	68f8      	ldr	r0, [r7, #12]
 80014b0:	f000 fafc 	bl	8001aac <I2C_WaitOnTXISFlagUntilTimeout>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d001      	beq.n	80014be <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e07b      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c2:	781a      	ldrb	r2, [r3, #0]
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d8:	b29b      	uxth	r3, r3
 80014da:	3b01      	subs	r3, #1
 80014dc:	b29a      	uxth	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014e6:	3b01      	subs	r3, #1
 80014e8:	b29a      	uxth	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d034      	beq.n	8001562 <HAL_I2C_Master_Transmit+0x1ca>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d130      	bne.n	8001562 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	6a3b      	ldr	r3, [r7, #32]
 8001506:	2200      	movs	r2, #0
 8001508:	2180      	movs	r1, #128	; 0x80
 800150a:	68f8      	ldr	r0, [r7, #12]
 800150c:	f000 fa7f 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e04d      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800151e:	b29b      	uxth	r3, r3
 8001520:	2bff      	cmp	r3, #255	; 0xff
 8001522:	d90e      	bls.n	8001542 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	22ff      	movs	r2, #255	; 0xff
 8001528:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800152e:	b2da      	uxtb	r2, r3
 8001530:	8979      	ldrh	r1, [r7, #10]
 8001532:	2300      	movs	r3, #0
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	f000 fca2 	bl	8001e84 <I2C_TransferConfig>
 8001540:	e00f      	b.n	8001562 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001546:	b29a      	uxth	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001550:	b2da      	uxtb	r2, r3
 8001552:	8979      	ldrh	r1, [r7, #10]
 8001554:	2300      	movs	r3, #0
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f000 fc91 	bl	8001e84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001566:	b29b      	uxth	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d19e      	bne.n	80014aa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	6a39      	ldr	r1, [r7, #32]
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f000 fae2 	bl	8001b3a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e01a      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2220      	movs	r2, #32
 8001586:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	6859      	ldr	r1, [r3, #4]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_I2C_Master_Transmit+0x22c>)
 8001594:	400b      	ands	r3, r1
 8001596:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	2220      	movs	r2, #32
 800159c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e000      	b.n	80015b6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80015b4:	2302      	movs	r3, #2
  }
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	80002000 	.word	0x80002000
 80015c4:	fe00e800 	.word	0xfe00e800

080015c8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	607a      	str	r2, [r7, #4]
 80015d2:	461a      	mov	r2, r3
 80015d4:	460b      	mov	r3, r1
 80015d6:	817b      	strh	r3, [r7, #10]
 80015d8:	4613      	mov	r3, r2
 80015da:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	2b20      	cmp	r3, #32
 80015e6:	f040 80db 	bne.w	80017a0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_I2C_Master_Receive+0x30>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e0d4      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001600:	f7ff fb56 	bl	8000cb0 <HAL_GetTick>
 8001604:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	9300      	str	r3, [sp, #0]
 800160a:	2319      	movs	r3, #25
 800160c:	2201      	movs	r2, #1
 800160e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001612:	68f8      	ldr	r0, [r7, #12]
 8001614:	f000 f9fb 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e0bf      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2222      	movs	r2, #34	; 0x22
 8001626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2210      	movs	r2, #16
 800162e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	2200      	movs	r2, #0
 8001636:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	893a      	ldrh	r2, [r7, #8]
 8001642:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	2200      	movs	r2, #0
 8001648:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800164e:	b29b      	uxth	r3, r3
 8001650:	2bff      	cmp	r3, #255	; 0xff
 8001652:	d90e      	bls.n	8001672 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	22ff      	movs	r2, #255	; 0xff
 8001658:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800165e:	b2da      	uxtb	r2, r3
 8001660:	8979      	ldrh	r1, [r7, #10]
 8001662:	4b52      	ldr	r3, [pc, #328]	; (80017ac <HAL_I2C_Master_Receive+0x1e4>)
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800166a:	68f8      	ldr	r0, [r7, #12]
 800166c:	f000 fc0a 	bl	8001e84 <I2C_TransferConfig>
 8001670:	e06d      	b.n	800174e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001676:	b29a      	uxth	r2, r3
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001680:	b2da      	uxtb	r2, r3
 8001682:	8979      	ldrh	r1, [r7, #10]
 8001684:	4b49      	ldr	r3, [pc, #292]	; (80017ac <HAL_I2C_Master_Receive+0x1e4>)
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f000 fbf9 	bl	8001e84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001692:	e05c      	b.n	800174e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001694:	697a      	ldr	r2, [r7, #20]
 8001696:	6a39      	ldr	r1, [r7, #32]
 8001698:	68f8      	ldr	r0, [r7, #12]
 800169a:	f000 fa91 	bl	8001bc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e07c      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	1c5a      	adds	r2, r3, #1
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016c4:	3b01      	subs	r3, #1
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	3b01      	subs	r3, #1
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d034      	beq.n	800174e <HAL_I2C_Master_Receive+0x186>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d130      	bne.n	800174e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	6a3b      	ldr	r3, [r7, #32]
 80016f2:	2200      	movs	r2, #0
 80016f4:	2180      	movs	r1, #128	; 0x80
 80016f6:	68f8      	ldr	r0, [r7, #12]
 80016f8:	f000 f989 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e04d      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800170a:	b29b      	uxth	r3, r3
 800170c:	2bff      	cmp	r3, #255	; 0xff
 800170e:	d90e      	bls.n	800172e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	22ff      	movs	r2, #255	; 0xff
 8001714:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171a:	b2da      	uxtb	r2, r3
 800171c:	8979      	ldrh	r1, [r7, #10]
 800171e:	2300      	movs	r3, #0
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001726:	68f8      	ldr	r0, [r7, #12]
 8001728:	f000 fbac 	bl	8001e84 <I2C_TransferConfig>
 800172c:	e00f      	b.n	800174e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001732:	b29a      	uxth	r2, r3
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800173c:	b2da      	uxtb	r2, r3
 800173e:	8979      	ldrh	r1, [r7, #10]
 8001740:	2300      	movs	r3, #0
 8001742:	9300      	str	r3, [sp, #0]
 8001744:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f000 fb9b 	bl	8001e84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001752:	b29b      	uxth	r3, r3
 8001754:	2b00      	cmp	r3, #0
 8001756:	d19d      	bne.n	8001694 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001758:	697a      	ldr	r2, [r7, #20]
 800175a:	6a39      	ldr	r1, [r7, #32]
 800175c:	68f8      	ldr	r0, [r7, #12]
 800175e:	f000 f9ec 	bl	8001b3a <I2C_WaitOnSTOPFlagUntilTimeout>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e01a      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2220      	movs	r2, #32
 8001772:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6859      	ldr	r1, [r3, #4]
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <HAL_I2C_Master_Receive+0x1e8>)
 8001780:	400b      	ands	r3, r1
 8001782:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2220      	movs	r2, #32
 8001788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800179c:	2300      	movs	r3, #0
 800179e:	e000      	b.n	80017a2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80017a0:	2302      	movs	r3, #2
  }
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3718      	adds	r7, #24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	80002400 	.word	0x80002400
 80017b0:	fe00e800 	.word	0xfe00e800

080017b4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b08a      	sub	sp, #40	; 0x28
 80017b8:	af02      	add	r7, sp, #8
 80017ba:	60f8      	str	r0, [r7, #12]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	460b      	mov	r3, r1
 80017c2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	2b20      	cmp	r3, #32
 80017d2:	f040 80f3 	bne.w	80019bc <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	699b      	ldr	r3, [r3, #24]
 80017dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80017e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017e4:	d101      	bne.n	80017ea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80017e6:	2302      	movs	r3, #2
 80017e8:	e0e9      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_I2C_IsDeviceReady+0x44>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e0e2      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2224      	movs	r2, #36	; 0x24
 8001804:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2200      	movs	r2, #0
 800180c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	68db      	ldr	r3, [r3, #12]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d107      	bne.n	8001826 <HAL_I2C_IsDeviceReady+0x72>
 8001816:	897b      	ldrh	r3, [r7, #10]
 8001818:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800181c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001820:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001824:	e006      	b.n	8001834 <HAL_I2C_IsDeviceReady+0x80>
 8001826:	897b      	ldrh	r3, [r7, #10]
 8001828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800182c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001830:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	6812      	ldr	r2, [r2, #0]
 8001838:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800183a:	f7ff fa39 	bl	8000cb0 <HAL_GetTick>
 800183e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	699b      	ldr	r3, [r3, #24]
 8001846:	f003 0320 	and.w	r3, r3, #32
 800184a:	2b20      	cmp	r3, #32
 800184c:	bf0c      	ite	eq
 800184e:	2301      	moveq	r3, #1
 8001850:	2300      	movne	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	f003 0310 	and.w	r3, r3, #16
 8001860:	2b10      	cmp	r3, #16
 8001862:	bf0c      	ite	eq
 8001864:	2301      	moveq	r3, #1
 8001866:	2300      	movne	r3, #0
 8001868:	b2db      	uxtb	r3, r3
 800186a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800186c:	e034      	b.n	80018d8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001874:	d01a      	beq.n	80018ac <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001876:	f7ff fa1b 	bl	8000cb0 <HAL_GetTick>
 800187a:	4602      	mov	r2, r0
 800187c:	69bb      	ldr	r3, [r7, #24]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d302      	bcc.n	800188c <HAL_I2C_IsDeviceReady+0xd8>
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d10f      	bne.n	80018ac <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	2220      	movs	r2, #32
 8001890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001898:	f043 0220 	orr.w	r2, r3, #32
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2200      	movs	r2, #0
 80018a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e088      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f003 0320 	and.w	r3, r3, #32
 80018b6:	2b20      	cmp	r3, #32
 80018b8:	bf0c      	ite	eq
 80018ba:	2301      	moveq	r3, #1
 80018bc:	2300      	movne	r3, #0
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0310 	and.w	r3, r3, #16
 80018cc:	2b10      	cmp	r3, #16
 80018ce:	bf0c      	ite	eq
 80018d0:	2301      	moveq	r3, #1
 80018d2:	2300      	movne	r3, #0
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80018d8:	7ffb      	ldrb	r3, [r7, #31]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d102      	bne.n	80018e4 <HAL_I2C_IsDeviceReady+0x130>
 80018de:	7fbb      	ldrb	r3, [r7, #30]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0c4      	beq.n	800186e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	f003 0310 	and.w	r3, r3, #16
 80018ee:	2b10      	cmp	r3, #16
 80018f0:	d01a      	beq.n	8001928 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	2200      	movs	r2, #0
 80018fa:	2120      	movs	r1, #32
 80018fc:	68f8      	ldr	r0, [r7, #12]
 80018fe:	f000 f886 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e058      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2220      	movs	r2, #32
 8001912:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2220      	movs	r2, #32
 8001918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2200      	movs	r2, #0
 8001920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001924:	2300      	movs	r3, #0
 8001926:	e04a      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	2120      	movs	r1, #32
 8001932:	68f8      	ldr	r0, [r7, #12]
 8001934:	f000 f86b 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e03d      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2210      	movs	r2, #16
 8001948:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2220      	movs	r2, #32
 8001950:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	687a      	ldr	r2, [r7, #4]
 8001956:	429a      	cmp	r2, r3
 8001958:	d118      	bne.n	800198c <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001968:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	2200      	movs	r2, #0
 8001972:	2120      	movs	r1, #32
 8001974:	68f8      	ldr	r0, [r7, #12]
 8001976:	f000 f84a 	bl	8001a0e <I2C_WaitOnFlagUntilTimeout>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e01c      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2220      	movs	r2, #32
 800198a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	3301      	adds	r3, #1
 8001990:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	429a      	cmp	r2, r3
 8001998:	f63f af39 	bhi.w	800180e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2220      	movs	r2, #32
 80019a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a8:	f043 0220 	orr.w	r2, r3, #32
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e000      	b.n	80019be <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80019bc:	2302      	movs	r3, #2
  }
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3720      	adds	r7, #32
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	f003 0302 	and.w	r3, r3, #2
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d103      	bne.n	80019e4 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2200      	movs	r2, #0
 80019e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	699b      	ldr	r3, [r3, #24]
 80019ea:	f003 0301 	and.w	r3, r3, #1
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d007      	beq.n	8001a02 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	699a      	ldr	r2, [r3, #24]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f042 0201 	orr.w	r2, r2, #1
 8001a00:	619a      	str	r2, [r3, #24]
  }
}
 8001a02:	bf00      	nop
 8001a04:	370c      	adds	r7, #12
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr

08001a0e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001a0e:	b580      	push	{r7, lr}
 8001a10:	b084      	sub	sp, #16
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	60f8      	str	r0, [r7, #12]
 8001a16:	60b9      	str	r1, [r7, #8]
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a1e:	e031      	b.n	8001a84 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a26:	d02d      	beq.n	8001a84 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a28:	f7ff f942 	bl	8000cb0 <HAL_GetTick>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	69bb      	ldr	r3, [r7, #24]
 8001a30:	1ad3      	subs	r3, r2, r3
 8001a32:	683a      	ldr	r2, [r7, #0]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d302      	bcc.n	8001a3e <I2C_WaitOnFlagUntilTimeout+0x30>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d122      	bne.n	8001a84 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	699a      	ldr	r2, [r3, #24]
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	4013      	ands	r3, r2
 8001a48:	68ba      	ldr	r2, [r7, #8]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	bf0c      	ite	eq
 8001a4e:	2301      	moveq	r3, #1
 8001a50:	2300      	movne	r3, #0
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	461a      	mov	r2, r3
 8001a56:	79fb      	ldrb	r3, [r7, #7]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d113      	bne.n	8001a84 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a60:	f043 0220 	orr.w	r2, r3, #32
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2220      	movs	r2, #32
 8001a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2200      	movs	r2, #0
 8001a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e00f      	b.n	8001aa4 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	699a      	ldr	r2, [r3, #24]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	68ba      	ldr	r2, [r7, #8]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	bf0c      	ite	eq
 8001a94:	2301      	moveq	r3, #1
 8001a96:	2300      	movne	r3, #0
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	429a      	cmp	r2, r3
 8001aa0:	d0be      	beq.n	8001a20 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}

08001aac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ab8:	e033      	b.n	8001b22 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f000 f900 	bl	8001cc4 <I2C_IsErrorOccurred>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e031      	b.n	8001b32 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad4:	d025      	beq.n	8001b22 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ad6:	f7ff f8eb 	bl	8000cb0 <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	68ba      	ldr	r2, [r7, #8]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d302      	bcc.n	8001aec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d11a      	bne.n	8001b22 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	699b      	ldr	r3, [r3, #24]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b02      	cmp	r3, #2
 8001af8:	d013      	beq.n	8001b22 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001afe:	f043 0220 	orr.w	r2, r3, #32
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	2220      	movs	r2, #32
 8001b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e007      	b.n	8001b32 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	2b02      	cmp	r3, #2
 8001b2e:	d1c4      	bne.n	8001aba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b084      	sub	sp, #16
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b46:	e02f      	b.n	8001ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	68b9      	ldr	r1, [r7, #8]
 8001b4c:	68f8      	ldr	r0, [r7, #12]
 8001b4e:	f000 f8b9 	bl	8001cc4 <I2C_IsErrorOccurred>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e02d      	b.n	8001bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b5c:	f7ff f8a8 	bl	8000cb0 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d302      	bcc.n	8001b72 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d11a      	bne.n	8001ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	d013      	beq.n	8001ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b84:	f043 0220 	orr.w	r2, r3, #32
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2220      	movs	r2, #32
 8001b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e007      	b.n	8001bb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	f003 0320 	and.w	r3, r3, #32
 8001bb2:	2b20      	cmp	r3, #32
 8001bb4:	d1c8      	bne.n	8001b48 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001bcc:	e06b      	b.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	68b9      	ldr	r1, [r7, #8]
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f000 f876 	bl	8001cc4 <I2C_IsErrorOccurred>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e069      	b.n	8001cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	f003 0320 	and.w	r3, r3, #32
 8001bec:	2b20      	cmp	r3, #32
 8001bee:	d138      	bne.n	8001c62 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	699b      	ldr	r3, [r3, #24]
 8001bf6:	f003 0304 	and.w	r3, r3, #4
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	d105      	bne.n	8001c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	e055      	b.n	8001cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	f003 0310 	and.w	r3, r3, #16
 8001c14:	2b10      	cmp	r3, #16
 8001c16:	d107      	bne.n	8001c28 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2210      	movs	r2, #16
 8001c1e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	2204      	movs	r2, #4
 8001c24:	645a      	str	r2, [r3, #68]	; 0x44
 8001c26:	e002      	b.n	8001c2e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2220      	movs	r2, #32
 8001c34:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6859      	ldr	r1, [r3, #4]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b1f      	ldr	r3, [pc, #124]	; (8001cc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8001c42:	400b      	ands	r3, r1
 8001c44:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2220      	movs	r2, #32
 8001c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2200      	movs	r2, #0
 8001c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e029      	b.n	8001cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c62:	f7ff f825 	bl	8000cb0 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	68ba      	ldr	r2, [r7, #8]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d302      	bcc.n	8001c78 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d116      	bne.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	d00f      	beq.n	8001ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8a:	f043 0220 	orr.w	r2, r3, #32
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2220      	movs	r2, #32
 8001c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e007      	b.n	8001cb6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d18c      	bne.n	8001bce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	fe00e800 	.word	0xfe00e800

08001cc4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	; 0x28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001ce6:	69bb      	ldr	r3, [r7, #24]
 8001ce8:	f003 0310 	and.w	r3, r3, #16
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d068      	beq.n	8001dc2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2210      	movs	r2, #16
 8001cf6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001cf8:	e049      	b.n	8001d8e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d00:	d045      	beq.n	8001d8e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d02:	f7fe ffd5 	bl	8000cb0 <HAL_GetTick>
 8001d06:	4602      	mov	r2, r0
 8001d08:	69fb      	ldr	r3, [r7, #28]
 8001d0a:	1ad3      	subs	r3, r2, r3
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	429a      	cmp	r2, r3
 8001d10:	d302      	bcc.n	8001d18 <I2C_IsErrorOccurred+0x54>
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d13a      	bne.n	8001d8e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d22:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001d2a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d3a:	d121      	bne.n	8001d80 <I2C_IsErrorOccurred+0xbc>
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d42:	d01d      	beq.n	8001d80 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001d44:	7cfb      	ldrb	r3, [r7, #19]
 8001d46:	2b20      	cmp	r3, #32
 8001d48:	d01a      	beq.n	8001d80 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d58:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001d5a:	f7fe ffa9 	bl	8000cb0 <HAL_GetTick>
 8001d5e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d60:	e00e      	b.n	8001d80 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001d62:	f7fe ffa5 	bl	8000cb0 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b19      	cmp	r3, #25
 8001d6e:	d907      	bls.n	8001d80 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001d70:	6a3b      	ldr	r3, [r7, #32]
 8001d72:	f043 0320 	orr.w	r3, r3, #32
 8001d76:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8001d7e:	e006      	b.n	8001d8e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	2b20      	cmp	r3, #32
 8001d8c:	d1e9      	bne.n	8001d62 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0320 	and.w	r3, r3, #32
 8001d98:	2b20      	cmp	r3, #32
 8001d9a:	d003      	beq.n	8001da4 <I2C_IsErrorOccurred+0xe0>
 8001d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d0aa      	beq.n	8001cfa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8001da4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d103      	bne.n	8001db4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2220      	movs	r2, #32
 8001db2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8001db4:	6a3b      	ldr	r3, [r7, #32]
 8001db6:	f043 0304 	orr.w	r3, r3, #4
 8001dba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d00b      	beq.n	8001dec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001dd4:	6a3b      	ldr	r3, [r7, #32]
 8001dd6:	f043 0301 	orr.w	r3, r3, #1
 8001dda:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001de4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	f043 0308 	orr.w	r3, r3, #8
 8001dfc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001e0e:	69bb      	ldr	r3, [r7, #24]
 8001e10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d00b      	beq.n	8001e30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	f043 0302 	orr.w	r3, r3, #2
 8001e1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001e30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d01c      	beq.n	8001e72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e38:	68f8      	ldr	r0, [r7, #12]
 8001e3a:	f7ff fdc4 	bl	80019c6 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6859      	ldr	r1, [r3, #4]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <I2C_IsErrorOccurred+0x1bc>)
 8001e4a:	400b      	ands	r3, r1
 8001e4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e52:	6a3b      	ldr	r3, [r7, #32]
 8001e54:	431a      	orrs	r2, r3
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2220      	movs	r2, #32
 8001e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8001e72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3728      	adds	r7, #40	; 0x28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	fe00e800 	.word	0xfe00e800

08001e84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	607b      	str	r3, [r7, #4]
 8001e8e:	460b      	mov	r3, r1
 8001e90:	817b      	strh	r3, [r7, #10]
 8001e92:	4613      	mov	r3, r2
 8001e94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001e96:	897b      	ldrh	r3, [r7, #10]
 8001e98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001e9c:	7a7b      	ldrb	r3, [r7, #9]
 8001e9e:	041b      	lsls	r3, r3, #16
 8001ea0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ea4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001eaa:	6a3b      	ldr	r3, [r7, #32]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001eb2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	685a      	ldr	r2, [r3, #4]
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	0d5b      	lsrs	r3, r3, #21
 8001ebe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001ec2:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <I2C_TransferConfig+0x60>)
 8001ec4:	430b      	orrs	r3, r1
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	ea02 0103 	and.w	r1, r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	697a      	ldr	r2, [r7, #20]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001ed6:	bf00      	nop
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	03ff63ff 	.word	0x03ff63ff

08001ee8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b20      	cmp	r3, #32
 8001efc:	d138      	bne.n	8001f70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d101      	bne.n	8001f0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f08:	2302      	movs	r3, #2
 8001f0a:	e032      	b.n	8001f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2224      	movs	r2, #36	; 0x24
 8001f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f022 0201 	bic.w	r2, r2, #1
 8001f2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001f3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	6819      	ldr	r1, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f042 0201 	orr.w	r2, r2, #1
 8001f5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	e000      	b.n	8001f72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001f70:	2302      	movs	r3, #2
  }
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b085      	sub	sp, #20
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2b20      	cmp	r3, #32
 8001f92:	d139      	bne.n	8002008 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f9a:	2b01      	cmp	r3, #1
 8001f9c:	d101      	bne.n	8001fa2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e033      	b.n	800200a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2224      	movs	r2, #36	; 0x24
 8001fae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 0201 	bic.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001fd0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	68fa      	ldr	r2, [r7, #12]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f042 0201 	orr.w	r2, r2, #1
 8001ff2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002004:	2300      	movs	r3, #0
 8002006:	e000      	b.n	800200a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002008:	2302      	movs	r3, #2
  }
}
 800200a:	4618      	mov	r0, r3
 800200c:	3714      	adds	r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800201c:	4b04      	ldr	r3, [pc, #16]	; (8002030 <HAL_PWREx_GetVoltageRange+0x18>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40007000 	.word	0x40007000

08002034 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002042:	d130      	bne.n	80020a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002044:	4b23      	ldr	r3, [pc, #140]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800204c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002050:	d038      	beq.n	80020c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002052:	4b20      	ldr	r3, [pc, #128]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800205a:	4a1e      	ldr	r2, [pc, #120]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800205c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002060:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2232      	movs	r2, #50	; 0x32
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800206e:	fba2 2303 	umull	r2, r3, r2, r3
 8002072:	0c9b      	lsrs	r3, r3, #18
 8002074:	3301      	adds	r3, #1
 8002076:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002078:	e002      	b.n	8002080 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	3b01      	subs	r3, #1
 800207e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002080:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800208c:	d102      	bne.n	8002094 <HAL_PWREx_ControlVoltageScaling+0x60>
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f2      	bne.n	800207a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002094:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800209c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020a0:	d110      	bne.n	80020c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e00f      	b.n	80020c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80020a6:	4b0b      	ldr	r3, [pc, #44]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80020ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020b2:	d007      	beq.n	80020c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80020b4:	4b07      	ldr	r3, [pc, #28]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80020bc:	4a05      	ldr	r2, [pc, #20]	; (80020d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80020be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3714      	adds	r7, #20
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	40007000 	.word	0x40007000
 80020d8:	20000000 	.word	0x20000000
 80020dc:	431bde83 	.word	0x431bde83

080020e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b088      	sub	sp, #32
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e3ca      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020f2:	4b97      	ldr	r3, [pc, #604]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020fc:	4b94      	ldr	r3, [pc, #592]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	f003 0303 	and.w	r3, r3, #3
 8002104:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0310 	and.w	r3, r3, #16
 800210e:	2b00      	cmp	r3, #0
 8002110:	f000 80e4 	beq.w	80022dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d007      	beq.n	800212a <HAL_RCC_OscConfig+0x4a>
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	2b0c      	cmp	r3, #12
 800211e:	f040 808b 	bne.w	8002238 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	2b01      	cmp	r3, #1
 8002126:	f040 8087 	bne.w	8002238 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800212a:	4b89      	ldr	r3, [pc, #548]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d005      	beq.n	8002142 <HAL_RCC_OscConfig+0x62>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e3a2      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1a      	ldr	r2, [r3, #32]
 8002146:	4b82      	ldr	r3, [pc, #520]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 0308 	and.w	r3, r3, #8
 800214e:	2b00      	cmp	r3, #0
 8002150:	d004      	beq.n	800215c <HAL_RCC_OscConfig+0x7c>
 8002152:	4b7f      	ldr	r3, [pc, #508]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800215a:	e005      	b.n	8002168 <HAL_RCC_OscConfig+0x88>
 800215c:	4b7c      	ldr	r3, [pc, #496]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800215e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002162:	091b      	lsrs	r3, r3, #4
 8002164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002168:	4293      	cmp	r3, r2
 800216a:	d223      	bcs.n	80021b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	4618      	mov	r0, r3
 8002172:	f000 fd55 	bl	8002c20 <RCC_SetFlashLatencyFromMSIRange>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e383      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002180:	4b73      	ldr	r3, [pc, #460]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a72      	ldr	r2, [pc, #456]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002186:	f043 0308 	orr.w	r3, r3, #8
 800218a:	6013      	str	r3, [r2, #0]
 800218c:	4b70      	ldr	r3, [pc, #448]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	496d      	ldr	r1, [pc, #436]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800219a:	4313      	orrs	r3, r2
 800219c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800219e:	4b6c      	ldr	r3, [pc, #432]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	021b      	lsls	r3, r3, #8
 80021ac:	4968      	ldr	r1, [pc, #416]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	604b      	str	r3, [r1, #4]
 80021b2:	e025      	b.n	8002200 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021b4:	4b66      	ldr	r3, [pc, #408]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a65      	ldr	r2, [pc, #404]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021ba:	f043 0308 	orr.w	r3, r3, #8
 80021be:	6013      	str	r3, [r2, #0]
 80021c0:	4b63      	ldr	r3, [pc, #396]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a1b      	ldr	r3, [r3, #32]
 80021cc:	4960      	ldr	r1, [pc, #384]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021ce:	4313      	orrs	r3, r2
 80021d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021d2:	4b5f      	ldr	r3, [pc, #380]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	021b      	lsls	r3, r3, #8
 80021e0:	495b      	ldr	r1, [pc, #364]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d109      	bne.n	8002200 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 fd15 	bl	8002c20 <RCC_SetFlashLatencyFromMSIRange>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e343      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002200:	f000 fc4a 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8002204:	4602      	mov	r2, r0
 8002206:	4b52      	ldr	r3, [pc, #328]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	091b      	lsrs	r3, r3, #4
 800220c:	f003 030f 	and.w	r3, r3, #15
 8002210:	4950      	ldr	r1, [pc, #320]	; (8002354 <HAL_RCC_OscConfig+0x274>)
 8002212:	5ccb      	ldrb	r3, [r1, r3]
 8002214:	f003 031f 	and.w	r3, r3, #31
 8002218:	fa22 f303 	lsr.w	r3, r2, r3
 800221c:	4a4e      	ldr	r2, [pc, #312]	; (8002358 <HAL_RCC_OscConfig+0x278>)
 800221e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002220:	4b4e      	ldr	r3, [pc, #312]	; (800235c <HAL_RCC_OscConfig+0x27c>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe fcf3 	bl	8000c10 <HAL_InitTick>
 800222a:	4603      	mov	r3, r0
 800222c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800222e:	7bfb      	ldrb	r3, [r7, #15]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d052      	beq.n	80022da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002234:	7bfb      	ldrb	r3, [r7, #15]
 8002236:	e327      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	699b      	ldr	r3, [r3, #24]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d032      	beq.n	80022a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002240:	4b43      	ldr	r3, [pc, #268]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a42      	ldr	r2, [pc, #264]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002246:	f043 0301 	orr.w	r3, r3, #1
 800224a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800224c:	f7fe fd30 	bl	8000cb0 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002254:	f7fe fd2c 	bl	8000cb0 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e310      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002266:	4b3a      	ldr	r3, [pc, #232]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002272:	4b37      	ldr	r3, [pc, #220]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a36      	ldr	r2, [pc, #216]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002278:	f043 0308 	orr.w	r3, r3, #8
 800227c:	6013      	str	r3, [r2, #0]
 800227e:	4b34      	ldr	r3, [pc, #208]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6a1b      	ldr	r3, [r3, #32]
 800228a:	4931      	ldr	r1, [pc, #196]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800228c:	4313      	orrs	r3, r2
 800228e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002290:	4b2f      	ldr	r3, [pc, #188]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69db      	ldr	r3, [r3, #28]
 800229c:	021b      	lsls	r3, r3, #8
 800229e:	492c      	ldr	r1, [pc, #176]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022a0:	4313      	orrs	r3, r2
 80022a2:	604b      	str	r3, [r1, #4]
 80022a4:	e01a      	b.n	80022dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80022a6:	4b2a      	ldr	r3, [pc, #168]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a29      	ldr	r2, [pc, #164]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022ac:	f023 0301 	bic.w	r3, r3, #1
 80022b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80022b2:	f7fe fcfd 	bl	8000cb0 <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80022ba:	f7fe fcf9 	bl	8000cb0 <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e2dd      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80022cc:	4b20      	ldr	r3, [pc, #128]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f0      	bne.n	80022ba <HAL_RCC_OscConfig+0x1da>
 80022d8:	e000      	b.n	80022dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d074      	beq.n	80023d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d005      	beq.n	80022fa <HAL_RCC_OscConfig+0x21a>
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	2b0c      	cmp	r3, #12
 80022f2:	d10e      	bne.n	8002312 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	2b03      	cmp	r3, #3
 80022f8:	d10b      	bne.n	8002312 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022fa:	4b15      	ldr	r3, [pc, #84]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d064      	beq.n	80023d0 <HAL_RCC_OscConfig+0x2f0>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d160      	bne.n	80023d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e2ba      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800231a:	d106      	bne.n	800232a <HAL_RCC_OscConfig+0x24a>
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a0b      	ldr	r2, [pc, #44]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	e026      	b.n	8002378 <HAL_RCC_OscConfig+0x298>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002332:	d115      	bne.n	8002360 <HAL_RCC_OscConfig+0x280>
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a05      	ldr	r2, [pc, #20]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 800233a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800233e:	6013      	str	r3, [r2, #0]
 8002340:	4b03      	ldr	r3, [pc, #12]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a02      	ldr	r2, [pc, #8]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800234a:	6013      	str	r3, [r2, #0]
 800234c:	e014      	b.n	8002378 <HAL_RCC_OscConfig+0x298>
 800234e:	bf00      	nop
 8002350:	40021000 	.word	0x40021000
 8002354:	08004b9c 	.word	0x08004b9c
 8002358:	20000000 	.word	0x20000000
 800235c:	20000004 	.word	0x20000004
 8002360:	4ba0      	ldr	r3, [pc, #640]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a9f      	ldr	r2, [pc, #636]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002366:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800236a:	6013      	str	r3, [r2, #0]
 800236c:	4b9d      	ldr	r3, [pc, #628]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a9c      	ldr	r2, [pc, #624]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d013      	beq.n	80023a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002380:	f7fe fc96 	bl	8000cb0 <HAL_GetTick>
 8002384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002386:	e008      	b.n	800239a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002388:	f7fe fc92 	bl	8000cb0 <HAL_GetTick>
 800238c:	4602      	mov	r2, r0
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	2b64      	cmp	r3, #100	; 0x64
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e276      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800239a:	4b92      	ldr	r3, [pc, #584]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0f0      	beq.n	8002388 <HAL_RCC_OscConfig+0x2a8>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023a8:	f7fe fc82 	bl	8000cb0 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023ae:	e008      	b.n	80023c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023b0:	f7fe fc7e 	bl	8000cb0 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	2b64      	cmp	r3, #100	; 0x64
 80023bc:	d901      	bls.n	80023c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80023be:	2303      	movs	r3, #3
 80023c0:	e262      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80023c2:	4b88      	ldr	r3, [pc, #544]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d1f0      	bne.n	80023b0 <HAL_RCC_OscConfig+0x2d0>
 80023ce:	e000      	b.n	80023d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0302 	and.w	r3, r3, #2
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d060      	beq.n	80024a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	2b04      	cmp	r3, #4
 80023e2:	d005      	beq.n	80023f0 <HAL_RCC_OscConfig+0x310>
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	2b0c      	cmp	r3, #12
 80023e8:	d119      	bne.n	800241e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d116      	bne.n	800241e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023f0:	4b7c      	ldr	r3, [pc, #496]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d005      	beq.n	8002408 <HAL_RCC_OscConfig+0x328>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e23f      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002408:	4b76      	ldr	r3, [pc, #472]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	061b      	lsls	r3, r3, #24
 8002416:	4973      	ldr	r1, [pc, #460]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002418:	4313      	orrs	r3, r2
 800241a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800241c:	e040      	b.n	80024a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	68db      	ldr	r3, [r3, #12]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d023      	beq.n	800246e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002426:	4b6f      	ldr	r3, [pc, #444]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a6e      	ldr	r2, [pc, #440]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800242c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002430:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002432:	f7fe fc3d 	bl	8000cb0 <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800243a:	f7fe fc39 	bl	8000cb0 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e21d      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800244c:	4b65      	ldr	r3, [pc, #404]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f0      	beq.n	800243a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002458:	4b62      	ldr	r3, [pc, #392]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	691b      	ldr	r3, [r3, #16]
 8002464:	061b      	lsls	r3, r3, #24
 8002466:	495f      	ldr	r1, [pc, #380]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002468:	4313      	orrs	r3, r2
 800246a:	604b      	str	r3, [r1, #4]
 800246c:	e018      	b.n	80024a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800246e:	4b5d      	ldr	r3, [pc, #372]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a5c      	ldr	r2, [pc, #368]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002478:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800247a:	f7fe fc19 	bl	8000cb0 <HAL_GetTick>
 800247e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002480:	e008      	b.n	8002494 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002482:	f7fe fc15 	bl	8000cb0 <HAL_GetTick>
 8002486:	4602      	mov	r2, r0
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	1ad3      	subs	r3, r2, r3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d901      	bls.n	8002494 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002490:	2303      	movs	r3, #3
 8002492:	e1f9      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002494:	4b53      	ldr	r3, [pc, #332]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f0      	bne.n	8002482 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0308 	and.w	r3, r3, #8
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d03c      	beq.n	8002526 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d01c      	beq.n	80024ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024b4:	4b4b      	ldr	r3, [pc, #300]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80024b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024ba:	4a4a      	ldr	r2, [pc, #296]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c4:	f7fe fbf4 	bl	8000cb0 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ca:	e008      	b.n	80024de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024cc:	f7fe fbf0 	bl	8000cb0 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d901      	bls.n	80024de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024da:	2303      	movs	r3, #3
 80024dc:	e1d4      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024de:	4b41      	ldr	r3, [pc, #260]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80024e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d0ef      	beq.n	80024cc <HAL_RCC_OscConfig+0x3ec>
 80024ec:	e01b      	b.n	8002526 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ee:	4b3d      	ldr	r3, [pc, #244]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80024f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f4:	4a3b      	ldr	r2, [pc, #236]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80024f6:	f023 0301 	bic.w	r3, r3, #1
 80024fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fe:	f7fe fbd7 	bl	8000cb0 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002506:	f7fe fbd3 	bl	8000cb0 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e1b7      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002518:	4b32      	ldr	r3, [pc, #200]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800251a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1ef      	bne.n	8002506 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 80a6 	beq.w	8002680 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002534:	2300      	movs	r3, #0
 8002536:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002538:	4b2a      	ldr	r3, [pc, #168]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800253a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002540:	2b00      	cmp	r3, #0
 8002542:	d10d      	bne.n	8002560 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002544:	4b27      	ldr	r3, [pc, #156]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002548:	4a26      	ldr	r2, [pc, #152]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 800254a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800254e:	6593      	str	r3, [r2, #88]	; 0x58
 8002550:	4b24      	ldr	r3, [pc, #144]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800255c:	2301      	movs	r3, #1
 800255e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002560:	4b21      	ldr	r3, [pc, #132]	; (80025e8 <HAL_RCC_OscConfig+0x508>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d118      	bne.n	800259e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800256c:	4b1e      	ldr	r3, [pc, #120]	; (80025e8 <HAL_RCC_OscConfig+0x508>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a1d      	ldr	r2, [pc, #116]	; (80025e8 <HAL_RCC_OscConfig+0x508>)
 8002572:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002576:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002578:	f7fe fb9a 	bl	8000cb0 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002580:	f7fe fb96 	bl	8000cb0 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b02      	cmp	r3, #2
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e17a      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002592:	4b15      	ldr	r3, [pc, #84]	; (80025e8 <HAL_RCC_OscConfig+0x508>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d108      	bne.n	80025b8 <HAL_RCC_OscConfig+0x4d8>
 80025a6:	4b0f      	ldr	r3, [pc, #60]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ac:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025b6:	e029      	b.n	800260c <HAL_RCC_OscConfig+0x52c>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b05      	cmp	r3, #5
 80025be:	d115      	bne.n	80025ec <HAL_RCC_OscConfig+0x50c>
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c6:	4a07      	ldr	r2, [pc, #28]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025c8:	f043 0304 	orr.w	r3, r3, #4
 80025cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025d0:	4b04      	ldr	r3, [pc, #16]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d6:	4a03      	ldr	r2, [pc, #12]	; (80025e4 <HAL_RCC_OscConfig+0x504>)
 80025d8:	f043 0301 	orr.w	r3, r3, #1
 80025dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025e0:	e014      	b.n	800260c <HAL_RCC_OscConfig+0x52c>
 80025e2:	bf00      	nop
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40007000 	.word	0x40007000
 80025ec:	4b9c      	ldr	r3, [pc, #624]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80025ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f2:	4a9b      	ldr	r2, [pc, #620]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80025f4:	f023 0301 	bic.w	r3, r3, #1
 80025f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025fc:	4b98      	ldr	r3, [pc, #608]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80025fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002602:	4a97      	ldr	r2, [pc, #604]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002604:	f023 0304 	bic.w	r3, r3, #4
 8002608:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d016      	beq.n	8002642 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7fe fb4c 	bl	8000cb0 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800261a:	e00a      	b.n	8002632 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261c:	f7fe fb48 	bl	8000cb0 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	f241 3288 	movw	r2, #5000	; 0x1388
 800262a:	4293      	cmp	r3, r2
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e12a      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002632:	4b8b      	ldr	r3, [pc, #556]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0ed      	beq.n	800261c <HAL_RCC_OscConfig+0x53c>
 8002640:	e015      	b.n	800266e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002642:	f7fe fb35 	bl	8000cb0 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002648:	e00a      	b.n	8002660 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800264a:	f7fe fb31 	bl	8000cb0 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	f241 3288 	movw	r2, #5000	; 0x1388
 8002658:	4293      	cmp	r3, r2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e113      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002660:	4b7f      	ldr	r3, [pc, #508]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d1ed      	bne.n	800264a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800266e:	7ffb      	ldrb	r3, [r7, #31]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d105      	bne.n	8002680 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002674:	4b7a      	ldr	r3, [pc, #488]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002678:	4a79      	ldr	r2, [pc, #484]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 800267a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800267e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 80fe 	beq.w	8002886 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800268e:	2b02      	cmp	r3, #2
 8002690:	f040 80d0 	bne.w	8002834 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002694:	4b72      	ldr	r3, [pc, #456]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	f003 0203 	and.w	r2, r3, #3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d130      	bne.n	800270a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	3b01      	subs	r3, #1
 80026b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d127      	bne.n	800270a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d11f      	bne.n	800270a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80026d4:	2a07      	cmp	r2, #7
 80026d6:	bf14      	ite	ne
 80026d8:	2201      	movne	r2, #1
 80026da:	2200      	moveq	r2, #0
 80026dc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80026de:	4293      	cmp	r3, r2
 80026e0:	d113      	bne.n	800270a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ec:	085b      	lsrs	r3, r3, #1
 80026ee:	3b01      	subs	r3, #1
 80026f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d109      	bne.n	800270a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002700:	085b      	lsrs	r3, r3, #1
 8002702:	3b01      	subs	r3, #1
 8002704:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002706:	429a      	cmp	r2, r3
 8002708:	d06e      	beq.n	80027e8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	2b0c      	cmp	r3, #12
 800270e:	d069      	beq.n	80027e4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002710:	4b53      	ldr	r3, [pc, #332]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002718:	2b00      	cmp	r3, #0
 800271a:	d105      	bne.n	8002728 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800271c:	4b50      	ldr	r3, [pc, #320]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0ad      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800272c:	4b4c      	ldr	r3, [pc, #304]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a4b      	ldr	r2, [pc, #300]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002732:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002736:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002738:	f7fe faba 	bl	8000cb0 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002740:	f7fe fab6 	bl	8000cb0 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e09a      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002752:	4b43      	ldr	r3, [pc, #268]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800275e:	4b40      	ldr	r3, [pc, #256]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002760:	68da      	ldr	r2, [r3, #12]
 8002762:	4b40      	ldr	r3, [pc, #256]	; (8002864 <HAL_RCC_OscConfig+0x784>)
 8002764:	4013      	ands	r3, r2
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800276e:	3a01      	subs	r2, #1
 8002770:	0112      	lsls	r2, r2, #4
 8002772:	4311      	orrs	r1, r2
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002778:	0212      	lsls	r2, r2, #8
 800277a:	4311      	orrs	r1, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002780:	0852      	lsrs	r2, r2, #1
 8002782:	3a01      	subs	r2, #1
 8002784:	0552      	lsls	r2, r2, #21
 8002786:	4311      	orrs	r1, r2
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800278c:	0852      	lsrs	r2, r2, #1
 800278e:	3a01      	subs	r2, #1
 8002790:	0652      	lsls	r2, r2, #25
 8002792:	4311      	orrs	r1, r2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002798:	0912      	lsrs	r2, r2, #4
 800279a:	0452      	lsls	r2, r2, #17
 800279c:	430a      	orrs	r2, r1
 800279e:	4930      	ldr	r1, [pc, #192]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027a4:	4b2e      	ldr	r3, [pc, #184]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a2d      	ldr	r2, [pc, #180]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027b0:	4b2b      	ldr	r3, [pc, #172]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4a2a      	ldr	r2, [pc, #168]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027ba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80027bc:	f7fe fa78 	bl	8000cb0 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c4:	f7fe fa74 	bl	8000cb0 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e058      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027d6:	4b22      	ldr	r3, [pc, #136]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d0f0      	beq.n	80027c4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027e2:	e050      	b.n	8002886 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e04f      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027e8:	4b1d      	ldr	r3, [pc, #116]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d148      	bne.n	8002886 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80027f4:	4b1a      	ldr	r3, [pc, #104]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a19      	ldr	r2, [pc, #100]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 80027fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80027fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002800:	4b17      	ldr	r3, [pc, #92]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	4a16      	ldr	r2, [pc, #88]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800280a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800280c:	f7fe fa50 	bl	8000cb0 <HAL_GetTick>
 8002810:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002814:	f7fe fa4c 	bl	8000cb0 <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e030      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002826:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d0f0      	beq.n	8002814 <HAL_RCC_OscConfig+0x734>
 8002832:	e028      	b.n	8002886 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	2b0c      	cmp	r3, #12
 8002838:	d023      	beq.n	8002882 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a08      	ldr	r2, [pc, #32]	; (8002860 <HAL_RCC_OscConfig+0x780>)
 8002840:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002846:	f7fe fa33 	bl	8000cb0 <HAL_GetTick>
 800284a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800284c:	e00c      	b.n	8002868 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800284e:	f7fe fa2f 	bl	8000cb0 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	693b      	ldr	r3, [r7, #16]
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d905      	bls.n	8002868 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e013      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
 8002860:	40021000 	.word	0x40021000
 8002864:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002868:	4b09      	ldr	r3, [pc, #36]	; (8002890 <HAL_RCC_OscConfig+0x7b0>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1ec      	bne.n	800284e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002874:	4b06      	ldr	r3, [pc, #24]	; (8002890 <HAL_RCC_OscConfig+0x7b0>)
 8002876:	68da      	ldr	r2, [r3, #12]
 8002878:	4905      	ldr	r1, [pc, #20]	; (8002890 <HAL_RCC_OscConfig+0x7b0>)
 800287a:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_RCC_OscConfig+0x7b4>)
 800287c:	4013      	ands	r3, r2
 800287e:	60cb      	str	r3, [r1, #12]
 8002880:	e001      	b.n	8002886 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	4618      	mov	r0, r3
 800288a:	3720      	adds	r7, #32
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000
 8002894:	feeefffc 	.word	0xfeeefffc

08002898 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d101      	bne.n	80028ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e0e7      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028ac:	4b75      	ldr	r3, [pc, #468]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0307 	and.w	r3, r3, #7
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d910      	bls.n	80028dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ba:	4b72      	ldr	r3, [pc, #456]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 0207 	bic.w	r2, r3, #7
 80028c2:	4970      	ldr	r1, [pc, #448]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b6e      	ldr	r3, [pc, #440]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 0307 	and.w	r3, r3, #7
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e0cf      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0302 	and.w	r3, r3, #2
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d010      	beq.n	800290a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689a      	ldr	r2, [r3, #8]
 80028ec:	4b66      	ldr	r3, [pc, #408]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80028ee:	689b      	ldr	r3, [r3, #8]
 80028f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d908      	bls.n	800290a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028f8:	4b63      	ldr	r3, [pc, #396]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	4960      	ldr	r1, [pc, #384]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002906:	4313      	orrs	r3, r2
 8002908:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d04c      	beq.n	80029b0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2b03      	cmp	r3, #3
 800291c:	d107      	bne.n	800292e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291e:	4b5a      	ldr	r3, [pc, #360]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002926:	2b00      	cmp	r3, #0
 8002928:	d121      	bne.n	800296e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e0a6      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	2b02      	cmp	r3, #2
 8002934:	d107      	bne.n	8002946 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002936:	4b54      	ldr	r3, [pc, #336]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d115      	bne.n	800296e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e09a      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d107      	bne.n	800295e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800294e:	4b4e      	ldr	r3, [pc, #312]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0302 	and.w	r3, r3, #2
 8002956:	2b00      	cmp	r3, #0
 8002958:	d109      	bne.n	800296e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e08e      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800295e:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002966:	2b00      	cmp	r3, #0
 8002968:	d101      	bne.n	800296e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e086      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800296e:	4b46      	ldr	r3, [pc, #280]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f023 0203 	bic.w	r2, r3, #3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	4943      	ldr	r1, [pc, #268]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 800297c:	4313      	orrs	r3, r2
 800297e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002980:	f7fe f996 	bl	8000cb0 <HAL_GetTick>
 8002984:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002986:	e00a      	b.n	800299e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002988:	f7fe f992 	bl	8000cb0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	f241 3288 	movw	r2, #5000	; 0x1388
 8002996:	4293      	cmp	r3, r2
 8002998:	d901      	bls.n	800299e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e06e      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299e:	4b3a      	ldr	r3, [pc, #232]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 020c 	and.w	r2, r3, #12
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	009b      	lsls	r3, r3, #2
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d1eb      	bne.n	8002988 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d010      	beq.n	80029de <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	4b31      	ldr	r3, [pc, #196]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d208      	bcs.n	80029de <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029cc:	4b2e      	ldr	r3, [pc, #184]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	492b      	ldr	r1, [pc, #172]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029de:	4b29      	ldr	r3, [pc, #164]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d210      	bcs.n	8002a0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ec:	4b25      	ldr	r3, [pc, #148]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f023 0207 	bic.w	r2, r3, #7
 80029f4:	4923      	ldr	r1, [pc, #140]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029fc:	4b21      	ldr	r3, [pc, #132]	; (8002a84 <HAL_RCC_ClockConfig+0x1ec>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0307 	and.w	r3, r3, #7
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d001      	beq.n	8002a0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e036      	b.n	8002a7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0304 	and.w	r3, r3, #4
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d008      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a1a:	4b1b      	ldr	r3, [pc, #108]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	4918      	ldr	r1, [pc, #96]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d009      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a38:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4910      	ldr	r1, [pc, #64]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a4c:	f000 f824 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8002a50:	4602      	mov	r2, r0
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <HAL_RCC_ClockConfig+0x1f0>)
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	091b      	lsrs	r3, r3, #4
 8002a58:	f003 030f 	and.w	r3, r3, #15
 8002a5c:	490b      	ldr	r1, [pc, #44]	; (8002a8c <HAL_RCC_ClockConfig+0x1f4>)
 8002a5e:	5ccb      	ldrb	r3, [r1, r3]
 8002a60:	f003 031f 	and.w	r3, r3, #31
 8002a64:	fa22 f303 	lsr.w	r3, r2, r3
 8002a68:	4a09      	ldr	r2, [pc, #36]	; (8002a90 <HAL_RCC_ClockConfig+0x1f8>)
 8002a6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002a6c:	4b09      	ldr	r3, [pc, #36]	; (8002a94 <HAL_RCC_ClockConfig+0x1fc>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe f8cd 	bl	8000c10 <HAL_InitTick>
 8002a76:	4603      	mov	r3, r0
 8002a78:	72fb      	strb	r3, [r7, #11]

  return status;
 8002a7a:	7afb      	ldrb	r3, [r7, #11]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40022000 	.word	0x40022000
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	08004b9c 	.word	0x08004b9c
 8002a90:	20000000 	.word	0x20000000
 8002a94:	20000004 	.word	0x20000004

08002a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61fb      	str	r3, [r7, #28]
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aa6:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ab0:	4b3b      	ldr	r3, [pc, #236]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0x34>
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	2b0c      	cmp	r3, #12
 8002ac4:	d121      	bne.n	8002b0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d11e      	bne.n	8002b0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002acc:	4b34      	ldr	r3, [pc, #208]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f003 0308 	and.w	r3, r3, #8
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d107      	bne.n	8002ae8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ad8:	4b31      	ldr	r3, [pc, #196]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ade:	0a1b      	lsrs	r3, r3, #8
 8002ae0:	f003 030f 	and.w	r3, r3, #15
 8002ae4:	61fb      	str	r3, [r7, #28]
 8002ae6:	e005      	b.n	8002af4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ae8:	4b2d      	ldr	r3, [pc, #180]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	091b      	lsrs	r3, r3, #4
 8002aee:	f003 030f 	and.w	r3, r3, #15
 8002af2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002af4:	4a2b      	ldr	r2, [pc, #172]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002afc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10d      	bne.n	8002b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b08:	e00a      	b.n	8002b20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d102      	bne.n	8002b16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b10:	4b25      	ldr	r3, [pc, #148]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b12:	61bb      	str	r3, [r7, #24]
 8002b14:	e004      	b.n	8002b20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	2b08      	cmp	r3, #8
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b1c:	4b23      	ldr	r3, [pc, #140]	; (8002bac <HAL_RCC_GetSysClockFreq+0x114>)
 8002b1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	2b0c      	cmp	r3, #12
 8002b24:	d134      	bne.n	8002b90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b26:	4b1e      	ldr	r3, [pc, #120]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f003 0303 	and.w	r3, r3, #3
 8002b2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d003      	beq.n	8002b3e <HAL_RCC_GetSysClockFreq+0xa6>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2b03      	cmp	r3, #3
 8002b3a:	d003      	beq.n	8002b44 <HAL_RCC_GetSysClockFreq+0xac>
 8002b3c:	e005      	b.n	8002b4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b3e:	4b1a      	ldr	r3, [pc, #104]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8002b40:	617b      	str	r3, [r7, #20]
      break;
 8002b42:	e005      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b44:	4b19      	ldr	r3, [pc, #100]	; (8002bac <HAL_RCC_GetSysClockFreq+0x114>)
 8002b46:	617b      	str	r3, [r7, #20]
      break;
 8002b48:	e002      	b.n	8002b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	617b      	str	r3, [r7, #20]
      break;
 8002b4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b50:	4b13      	ldr	r3, [pc, #76]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	091b      	lsrs	r3, r3, #4
 8002b56:	f003 0307 	and.w	r3, r3, #7
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002b5e:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b60:	68db      	ldr	r3, [r3, #12]
 8002b62:	0a1b      	lsrs	r3, r3, #8
 8002b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b68:	697a      	ldr	r2, [r7, #20]
 8002b6a:	fb03 f202 	mul.w	r2, r3, r2
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b76:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	0e5b      	lsrs	r3, r3, #25
 8002b7c:	f003 0303 	and.w	r3, r3, #3
 8002b80:	3301      	adds	r3, #1
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b86:	697a      	ldr	r2, [r7, #20]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b90:	69bb      	ldr	r3, [r7, #24]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3724      	adds	r7, #36	; 0x24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	08004bb4 	.word	0x08004bb4
 8002ba8:	00f42400 	.word	0x00f42400
 8002bac:	007a1200 	.word	0x007a1200

08002bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb4:	4b03      	ldr	r3, [pc, #12]	; (8002bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	20000000 	.word	0x20000000

08002bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002bcc:	f7ff fff0 	bl	8002bb0 <HAL_RCC_GetHCLKFreq>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	4b06      	ldr	r3, [pc, #24]	; (8002bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	0a1b      	lsrs	r3, r3, #8
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	4904      	ldr	r1, [pc, #16]	; (8002bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002bde:	5ccb      	ldrb	r3, [r1, r3]
 8002be0:	f003 031f 	and.w	r3, r3, #31
 8002be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	08004bac 	.word	0x08004bac

08002bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002bf8:	f7ff ffda 	bl	8002bb0 <HAL_RCC_GetHCLKFreq>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	4b06      	ldr	r3, [pc, #24]	; (8002c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	0adb      	lsrs	r3, r3, #11
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	4904      	ldr	r1, [pc, #16]	; (8002c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c0a:	5ccb      	ldrb	r3, [r1, r3]
 8002c0c:	f003 031f 	and.w	r3, r3, #31
 8002c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	08004bac 	.word	0x08004bac

08002c20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c28:	2300      	movs	r3, #0
 8002c2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c2c:	4b2a      	ldr	r3, [pc, #168]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d003      	beq.n	8002c40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c38:	f7ff f9ee 	bl	8002018 <HAL_PWREx_GetVoltageRange>
 8002c3c:	6178      	str	r0, [r7, #20]
 8002c3e:	e014      	b.n	8002c6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c40:	4b25      	ldr	r3, [pc, #148]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c44:	4a24      	ldr	r2, [pc, #144]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c4c:	4b22      	ldr	r3, [pc, #136]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c54:	60fb      	str	r3, [r7, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c58:	f7ff f9de 	bl	8002018 <HAL_PWREx_GetVoltageRange>
 8002c5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c5e:	4b1e      	ldr	r3, [pc, #120]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c62:	4a1d      	ldr	r2, [pc, #116]	; (8002cd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c68:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c70:	d10b      	bne.n	8002c8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2b80      	cmp	r3, #128	; 0x80
 8002c76:	d919      	bls.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2ba0      	cmp	r3, #160	; 0xa0
 8002c7c:	d902      	bls.n	8002c84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c7e:	2302      	movs	r3, #2
 8002c80:	613b      	str	r3, [r7, #16]
 8002c82:	e013      	b.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c84:	2301      	movs	r3, #1
 8002c86:	613b      	str	r3, [r7, #16]
 8002c88:	e010      	b.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b80      	cmp	r3, #128	; 0x80
 8002c8e:	d902      	bls.n	8002c96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c90:	2303      	movs	r3, #3
 8002c92:	613b      	str	r3, [r7, #16]
 8002c94:	e00a      	b.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2b80      	cmp	r3, #128	; 0x80
 8002c9a:	d102      	bne.n	8002ca2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	613b      	str	r3, [r7, #16]
 8002ca0:	e004      	b.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b70      	cmp	r3, #112	; 0x70
 8002ca6:	d101      	bne.n	8002cac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002ca8:	2301      	movs	r3, #1
 8002caa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002cac:	4b0b      	ldr	r3, [pc, #44]	; (8002cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f023 0207 	bic.w	r2, r3, #7
 8002cb4:	4909      	ldr	r1, [pc, #36]	; (8002cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002cbc:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d001      	beq.n	8002cce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e000      	b.n	8002cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3718      	adds	r7, #24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	40021000 	.word	0x40021000
 8002cdc:	40022000 	.word	0x40022000

08002ce0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ce8:	2300      	movs	r3, #0
 8002cea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cec:	2300      	movs	r3, #0
 8002cee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d041      	beq.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d00:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d04:	d02a      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002d06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002d0a:	d824      	bhi.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d10:	d008      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002d12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002d16:	d81e      	bhi.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00a      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d20:	d010      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d22:	e018      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d24:	4b86      	ldr	r3, [pc, #536]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	4a85      	ldr	r2, [pc, #532]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d2e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d30:	e015      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	3304      	adds	r3, #4
 8002d36:	2100      	movs	r1, #0
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 fabb 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d42:	e00c      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3320      	adds	r3, #32
 8002d48:	2100      	movs	r1, #0
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f000 fba6 	bl	800349c <RCCEx_PLLSAI2_Config>
 8002d50:	4603      	mov	r3, r0
 8002d52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d54:	e003      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	74fb      	strb	r3, [r7, #19]
      break;
 8002d5a:	e000      	b.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002d5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d5e:	7cfb      	ldrb	r3, [r7, #19]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10b      	bne.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d64:	4b76      	ldr	r3, [pc, #472]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d72:	4973      	ldr	r1, [pc, #460]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d7a:	e001      	b.n	8002d80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d7c:	7cfb      	ldrb	r3, [r7, #19]
 8002d7e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d041      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d94:	d02a      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002d96:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002d9a:	d824      	bhi.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002d9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002da0:	d008      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002da2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002da6:	d81e      	bhi.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d00a      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002dac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002db0:	d010      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002db2:	e018      	b.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002db4:	4b62      	ldr	r3, [pc, #392]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	4a61      	ldr	r2, [pc, #388]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dbe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dc0:	e015      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3304      	adds	r3, #4
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f000 fa73 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002dd2:	e00c      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3320      	adds	r3, #32
 8002dd8:	2100      	movs	r1, #0
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f000 fb5e 	bl	800349c <RCCEx_PLLSAI2_Config>
 8002de0:	4603      	mov	r3, r0
 8002de2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002de4:	e003      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	74fb      	strb	r3, [r7, #19]
      break;
 8002dea:	e000      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002dec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dee:	7cfb      	ldrb	r3, [r7, #19]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10b      	bne.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002df4:	4b52      	ldr	r3, [pc, #328]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dfa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e02:	494f      	ldr	r1, [pc, #316]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e0a:	e001      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e0c:	7cfb      	ldrb	r3, [r7, #19]
 8002e0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f000 80a0 	beq.w	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e22:	4b47      	ldr	r3, [pc, #284]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d101      	bne.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e000      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002e32:	2300      	movs	r3, #0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d00d      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	4b41      	ldr	r3, [pc, #260]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e3c:	4a40      	ldr	r2, [pc, #256]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e42:	6593      	str	r3, [r2, #88]	; 0x58
 8002e44:	4b3e      	ldr	r3, [pc, #248]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e4c:	60bb      	str	r3, [r7, #8]
 8002e4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e50:	2301      	movs	r3, #1
 8002e52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e54:	4b3b      	ldr	r3, [pc, #236]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a3a      	ldr	r2, [pc, #232]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002e60:	f7fd ff26 	bl	8000cb0 <HAL_GetTick>
 8002e64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e66:	e009      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e68:	f7fd ff22 	bl	8000cb0 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d902      	bls.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	74fb      	strb	r3, [r7, #19]
        break;
 8002e7a:	e005      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002e7c:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d0ef      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002e88:	7cfb      	ldrb	r3, [r7, #19]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d15c      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002e8e:	4b2c      	ldr	r3, [pc, #176]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01f      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d019      	beq.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002eac:	4b24      	ldr	r3, [pc, #144]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002eb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002eb8:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebe:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec8:	4b1d      	ldr	r3, [pc, #116]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ece:	4a1c      	ldr	r2, [pc, #112]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ed8:	4a19      	ldr	r2, [pc, #100]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d016      	beq.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eea:	f7fd fee1 	bl	8000cb0 <HAL_GetTick>
 8002eee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ef0:	e00b      	b.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ef2:	f7fd fedd 	bl	8000cb0 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d902      	bls.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	74fb      	strb	r3, [r7, #19]
            break;
 8002f08:	e006      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f0a:	4b0d      	ldr	r3, [pc, #52]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0ec      	beq.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002f18:	7cfb      	ldrb	r3, [r7, #19]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10c      	bne.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f1e:	4b08      	ldr	r3, [pc, #32]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f24:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f2e:	4904      	ldr	r1, [pc, #16]	; (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002f36:	e009      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002f38:	7cfb      	ldrb	r3, [r7, #19]
 8002f3a:	74bb      	strb	r3, [r7, #18]
 8002f3c:	e006      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002f3e:	bf00      	nop
 8002f40:	40021000 	.word	0x40021000
 8002f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f48:	7cfb      	ldrb	r3, [r7, #19]
 8002f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f4c:	7c7b      	ldrb	r3, [r7, #17]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d105      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f52:	4b9e      	ldr	r3, [pc, #632]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f56:	4a9d      	ldr	r2, [pc, #628]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00a      	beq.n	8002f80 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f6a:	4b98      	ldr	r3, [pc, #608]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f70:	f023 0203 	bic.w	r2, r3, #3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f78:	4994      	ldr	r1, [pc, #592]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00a      	beq.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f8c:	4b8f      	ldr	r3, [pc, #572]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f92:	f023 020c 	bic.w	r2, r3, #12
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f9a:	498c      	ldr	r1, [pc, #560]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0304 	and.w	r3, r3, #4
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002fae:	4b87      	ldr	r3, [pc, #540]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	4983      	ldr	r1, [pc, #524]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00a      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002fd0:	4b7e      	ldr	r3, [pc, #504]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fde:	497b      	ldr	r1, [pc, #492]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0310 	and.w	r3, r3, #16
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00a      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ff2:	4b76      	ldr	r3, [pc, #472]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ff8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003000:	4972      	ldr	r1, [pc, #456]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003002:	4313      	orrs	r3, r2
 8003004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0320 	and.w	r3, r3, #32
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00a      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003014:	4b6d      	ldr	r3, [pc, #436]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800301a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	496a      	ldr	r1, [pc, #424]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003024:	4313      	orrs	r3, r2
 8003026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00a      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003036:	4b65      	ldr	r3, [pc, #404]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800303c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003044:	4961      	ldr	r1, [pc, #388]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003046:	4313      	orrs	r3, r2
 8003048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00a      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003058:	4b5c      	ldr	r3, [pc, #368]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800305a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003066:	4959      	ldr	r1, [pc, #356]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003068:	4313      	orrs	r3, r2
 800306a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00a      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800307a:	4b54      	ldr	r3, [pc, #336]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003080:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003088:	4950      	ldr	r1, [pc, #320]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308a:	4313      	orrs	r3, r2
 800308c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00a      	beq.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800309c:	4b4b      	ldr	r3, [pc, #300]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030aa:	4948      	ldr	r1, [pc, #288]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00a      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030be:	4b43      	ldr	r3, [pc, #268]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030cc:	493f      	ldr	r1, [pc, #252]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ce:	4313      	orrs	r3, r2
 80030d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d028      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030e0:	4b3a      	ldr	r3, [pc, #232]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ee:	4937      	ldr	r1, [pc, #220]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f0:	4313      	orrs	r3, r2
 80030f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80030fe:	d106      	bne.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003100:	4b32      	ldr	r3, [pc, #200]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	4a31      	ldr	r2, [pc, #196]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800310a:	60d3      	str	r3, [r2, #12]
 800310c:	e011      	b.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003112:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003116:	d10c      	bne.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3304      	adds	r3, #4
 800311c:	2101      	movs	r1, #1
 800311e:	4618      	mov	r0, r3
 8003120:	f000 f8c8 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003128:	7cfb      	ldrb	r3, [r7, #19]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800312e:	7cfb      	ldrb	r3, [r7, #19]
 8003130:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d028      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800313e:	4b23      	ldr	r3, [pc, #140]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003144:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314c:	491f      	ldr	r1, [pc, #124]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800314e:	4313      	orrs	r3, r2
 8003150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003158:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800315c:	d106      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800315e:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	4a1a      	ldr	r2, [pc, #104]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003164:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003168:	60d3      	str	r3, [r2, #12]
 800316a:	e011      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003170:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003174:	d10c      	bne.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	3304      	adds	r3, #4
 800317a:	2101      	movs	r1, #1
 800317c:	4618      	mov	r0, r3
 800317e:	f000 f899 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 8003182:	4603      	mov	r3, r0
 8003184:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003186:	7cfb      	ldrb	r3, [r7, #19]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800318c:	7cfb      	ldrb	r3, [r7, #19]
 800318e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d02b      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800319c:	4b0b      	ldr	r3, [pc, #44]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031aa:	4908      	ldr	r1, [pc, #32]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031ba:	d109      	bne.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031bc:	4b03      	ldr	r3, [pc, #12]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4a02      	ldr	r2, [pc, #8]	; (80031cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80031c6:	60d3      	str	r3, [r2, #12]
 80031c8:	e014      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80031ca:	bf00      	nop
 80031cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	3304      	adds	r3, #4
 80031de:	2101      	movs	r1, #1
 80031e0:	4618      	mov	r0, r3
 80031e2:	f000 f867 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 80031e6:	4603      	mov	r3, r0
 80031e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80031ea:	7cfb      	ldrb	r3, [r7, #19]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80031f0:	7cfb      	ldrb	r3, [r7, #19]
 80031f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d02f      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003200:	4b2b      	ldr	r3, [pc, #172]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003206:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800320e:	4928      	ldr	r1, [pc, #160]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800321a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800321e:	d10d      	bne.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	3304      	adds	r3, #4
 8003224:	2102      	movs	r1, #2
 8003226:	4618      	mov	r0, r3
 8003228:	f000 f844 	bl	80032b4 <RCCEx_PLLSAI1_Config>
 800322c:	4603      	mov	r3, r0
 800322e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003230:	7cfb      	ldrb	r3, [r7, #19]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d014      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003236:	7cfb      	ldrb	r3, [r7, #19]
 8003238:	74bb      	strb	r3, [r7, #18]
 800323a:	e011      	b.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003240:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003244:	d10c      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3320      	adds	r3, #32
 800324a:	2102      	movs	r1, #2
 800324c:	4618      	mov	r0, r3
 800324e:	f000 f925 	bl	800349c <RCCEx_PLLSAI2_Config>
 8003252:	4603      	mov	r3, r0
 8003254:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003256:	7cfb      	ldrb	r3, [r7, #19]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800325c:	7cfb      	ldrb	r3, [r7, #19]
 800325e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800326c:	4b10      	ldr	r3, [pc, #64]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003272:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800327a:	490d      	ldr	r1, [pc, #52]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800327c:	4313      	orrs	r3, r2
 800327e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00b      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800328e:	4b08      	ldr	r3, [pc, #32]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003290:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003294:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800329e:	4904      	ldr	r1, [pc, #16]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80032a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3718      	adds	r7, #24
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40021000 	.word	0x40021000

080032b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80032c2:	4b75      	ldr	r3, [pc, #468]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d018      	beq.n	8003300 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80032ce:	4b72      	ldr	r3, [pc, #456]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	f003 0203 	and.w	r2, r3, #3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d10d      	bne.n	80032fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
       ||
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d009      	beq.n	80032fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80032e6:	4b6c      	ldr	r3, [pc, #432]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	091b      	lsrs	r3, r3, #4
 80032ec:	f003 0307 	and.w	r3, r3, #7
 80032f0:	1c5a      	adds	r2, r3, #1
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
       ||
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d047      	beq.n	800338a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
 80032fe:	e044      	b.n	800338a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2b03      	cmp	r3, #3
 8003306:	d018      	beq.n	800333a <RCCEx_PLLSAI1_Config+0x86>
 8003308:	2b03      	cmp	r3, #3
 800330a:	d825      	bhi.n	8003358 <RCCEx_PLLSAI1_Config+0xa4>
 800330c:	2b01      	cmp	r3, #1
 800330e:	d002      	beq.n	8003316 <RCCEx_PLLSAI1_Config+0x62>
 8003310:	2b02      	cmp	r3, #2
 8003312:	d009      	beq.n	8003328 <RCCEx_PLLSAI1_Config+0x74>
 8003314:	e020      	b.n	8003358 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003316:	4b60      	ldr	r3, [pc, #384]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d11d      	bne.n	800335e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003326:	e01a      	b.n	800335e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003328:	4b5b      	ldr	r3, [pc, #364]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003330:	2b00      	cmp	r3, #0
 8003332:	d116      	bne.n	8003362 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003338:	e013      	b.n	8003362 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800333a:	4b57      	ldr	r3, [pc, #348]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d10f      	bne.n	8003366 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003346:	4b54      	ldr	r3, [pc, #336]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800334e:	2b00      	cmp	r3, #0
 8003350:	d109      	bne.n	8003366 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003356:	e006      	b.n	8003366 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	73fb      	strb	r3, [r7, #15]
      break;
 800335c:	e004      	b.n	8003368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800335e:	bf00      	nop
 8003360:	e002      	b.n	8003368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003362:	bf00      	nop
 8003364:	e000      	b.n	8003368 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003366:	bf00      	nop
    }

    if(status == HAL_OK)
 8003368:	7bfb      	ldrb	r3, [r7, #15]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d10d      	bne.n	800338a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800336e:	4b4a      	ldr	r3, [pc, #296]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003370:	68db      	ldr	r3, [r3, #12]
 8003372:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6819      	ldr	r1, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	430b      	orrs	r3, r1
 8003384:	4944      	ldr	r1, [pc, #272]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003386:	4313      	orrs	r3, r2
 8003388:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800338a:	7bfb      	ldrb	r3, [r7, #15]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d17d      	bne.n	800348c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003390:	4b41      	ldr	r3, [pc, #260]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a40      	ldr	r2, [pc, #256]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003396:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800339a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800339c:	f7fd fc88 	bl	8000cb0 <HAL_GetTick>
 80033a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033a2:	e009      	b.n	80033b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80033a4:	f7fd fc84 	bl	8000cb0 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d902      	bls.n	80033b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	73fb      	strb	r3, [r7, #15]
        break;
 80033b6:	e005      	b.n	80033c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80033b8:	4b37      	ldr	r3, [pc, #220]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1ef      	bne.n	80033a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80033c4:	7bfb      	ldrb	r3, [r7, #15]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d160      	bne.n	800348c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d111      	bne.n	80033f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033d0:	4b31      	ldr	r3, [pc, #196]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d2:	691b      	ldr	r3, [r3, #16]
 80033d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80033d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6892      	ldr	r2, [r2, #8]
 80033e0:	0211      	lsls	r1, r2, #8
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	68d2      	ldr	r2, [r2, #12]
 80033e6:	0912      	lsrs	r2, r2, #4
 80033e8:	0452      	lsls	r2, r2, #17
 80033ea:	430a      	orrs	r2, r1
 80033ec:	492a      	ldr	r1, [pc, #168]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	610b      	str	r3, [r1, #16]
 80033f2:	e027      	b.n	8003444 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d112      	bne.n	8003420 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80033fa:	4b27      	ldr	r3, [pc, #156]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003402:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6892      	ldr	r2, [r2, #8]
 800340a:	0211      	lsls	r1, r2, #8
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6912      	ldr	r2, [r2, #16]
 8003410:	0852      	lsrs	r2, r2, #1
 8003412:	3a01      	subs	r2, #1
 8003414:	0552      	lsls	r2, r2, #21
 8003416:	430a      	orrs	r2, r1
 8003418:	491f      	ldr	r1, [pc, #124]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 800341a:	4313      	orrs	r3, r2
 800341c:	610b      	str	r3, [r1, #16]
 800341e:	e011      	b.n	8003444 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003420:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003428:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	6892      	ldr	r2, [r2, #8]
 8003430:	0211      	lsls	r1, r2, #8
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	6952      	ldr	r2, [r2, #20]
 8003436:	0852      	lsrs	r2, r2, #1
 8003438:	3a01      	subs	r2, #1
 800343a:	0652      	lsls	r2, r2, #25
 800343c:	430a      	orrs	r2, r1
 800343e:	4916      	ldr	r1, [pc, #88]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003440:	4313      	orrs	r3, r2
 8003442:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003444:	4b14      	ldr	r3, [pc, #80]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a13      	ldr	r2, [pc, #76]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 800344a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800344e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003450:	f7fd fc2e 	bl	8000cb0 <HAL_GetTick>
 8003454:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003456:	e009      	b.n	800346c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003458:	f7fd fc2a 	bl	8000cb0 <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d902      	bls.n	800346c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	73fb      	strb	r3, [r7, #15]
          break;
 800346a:	e005      	b.n	8003478 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800346c:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d0ef      	beq.n	8003458 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d106      	bne.n	800348c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800347e:	4b06      	ldr	r3, [pc, #24]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003480:	691a      	ldr	r2, [r3, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	4904      	ldr	r1, [pc, #16]	; (8003498 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003488:	4313      	orrs	r3, r2
 800348a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3710      	adds	r7, #16
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000

0800349c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80034aa:	4b6a      	ldr	r3, [pc, #424]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	f003 0303 	and.w	r3, r3, #3
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d018      	beq.n	80034e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80034b6:	4b67      	ldr	r3, [pc, #412]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	f003 0203 	and.w	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d10d      	bne.n	80034e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
       ||
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d009      	beq.n	80034e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80034ce:	4b61      	ldr	r3, [pc, #388]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	091b      	lsrs	r3, r3, #4
 80034d4:	f003 0307 	and.w	r3, r3, #7
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
       ||
 80034de:	429a      	cmp	r2, r3
 80034e0:	d047      	beq.n	8003572 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	73fb      	strb	r3, [r7, #15]
 80034e6:	e044      	b.n	8003572 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2b03      	cmp	r3, #3
 80034ee:	d018      	beq.n	8003522 <RCCEx_PLLSAI2_Config+0x86>
 80034f0:	2b03      	cmp	r3, #3
 80034f2:	d825      	bhi.n	8003540 <RCCEx_PLLSAI2_Config+0xa4>
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d002      	beq.n	80034fe <RCCEx_PLLSAI2_Config+0x62>
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d009      	beq.n	8003510 <RCCEx_PLLSAI2_Config+0x74>
 80034fc:	e020      	b.n	8003540 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034fe:	4b55      	ldr	r3, [pc, #340]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d11d      	bne.n	8003546 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800350e:	e01a      	b.n	8003546 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003510:	4b50      	ldr	r3, [pc, #320]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003518:	2b00      	cmp	r3, #0
 800351a:	d116      	bne.n	800354a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003520:	e013      	b.n	800354a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003522:	4b4c      	ldr	r3, [pc, #304]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d10f      	bne.n	800354e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800352e:	4b49      	ldr	r3, [pc, #292]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800353e:	e006      	b.n	800354e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	73fb      	strb	r3, [r7, #15]
      break;
 8003544:	e004      	b.n	8003550 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003546:	bf00      	nop
 8003548:	e002      	b.n	8003550 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800354a:	bf00      	nop
 800354c:	e000      	b.n	8003550 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800354e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003550:	7bfb      	ldrb	r3, [r7, #15]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10d      	bne.n	8003572 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003556:	4b3f      	ldr	r3, [pc, #252]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6819      	ldr	r1, [r3, #0]
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	3b01      	subs	r3, #1
 8003568:	011b      	lsls	r3, r3, #4
 800356a:	430b      	orrs	r3, r1
 800356c:	4939      	ldr	r1, [pc, #228]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 800356e:	4313      	orrs	r3, r2
 8003570:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003572:	7bfb      	ldrb	r3, [r7, #15]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d167      	bne.n	8003648 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003578:	4b36      	ldr	r3, [pc, #216]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a35      	ldr	r2, [pc, #212]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 800357e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003584:	f7fd fb94 	bl	8000cb0 <HAL_GetTick>
 8003588:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800358a:	e009      	b.n	80035a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800358c:	f7fd fb90 	bl	8000cb0 <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	2b02      	cmp	r3, #2
 8003598:	d902      	bls.n	80035a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	73fb      	strb	r3, [r7, #15]
        break;
 800359e:	e005      	b.n	80035ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80035a0:	4b2c      	ldr	r3, [pc, #176]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1ef      	bne.n	800358c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80035ac:	7bfb      	ldrb	r3, [r7, #15]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d14a      	bne.n	8003648 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d111      	bne.n	80035dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035b8:	4b26      	ldr	r3, [pc, #152]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80035c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	6892      	ldr	r2, [r2, #8]
 80035c8:	0211      	lsls	r1, r2, #8
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	68d2      	ldr	r2, [r2, #12]
 80035ce:	0912      	lsrs	r2, r2, #4
 80035d0:	0452      	lsls	r2, r2, #17
 80035d2:	430a      	orrs	r2, r1
 80035d4:	491f      	ldr	r1, [pc, #124]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	614b      	str	r3, [r1, #20]
 80035da:	e011      	b.n	8003600 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80035dc:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80035e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6892      	ldr	r2, [r2, #8]
 80035ec:	0211      	lsls	r1, r2, #8
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	6912      	ldr	r2, [r2, #16]
 80035f2:	0852      	lsrs	r2, r2, #1
 80035f4:	3a01      	subs	r2, #1
 80035f6:	0652      	lsls	r2, r2, #25
 80035f8:	430a      	orrs	r2, r1
 80035fa:	4916      	ldr	r1, [pc, #88]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003600:	4b14      	ldr	r3, [pc, #80]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a13      	ldr	r2, [pc, #76]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800360a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360c:	f7fd fb50 	bl	8000cb0 <HAL_GetTick>
 8003610:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003612:	e009      	b.n	8003628 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003614:	f7fd fb4c 	bl	8000cb0 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d902      	bls.n	8003628 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	73fb      	strb	r3, [r7, #15]
          break;
 8003626:	e005      	b.n	8003634 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0ef      	beq.n	8003614 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003634:	7bfb      	ldrb	r3, [r7, #15]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d106      	bne.n	8003648 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800363a:	4b06      	ldr	r3, [pc, #24]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
 8003642:	4904      	ldr	r1, [pc, #16]	; (8003654 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003644:	4313      	orrs	r3, r2
 8003646:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003648:	7bfb      	ldrb	r3, [r7, #15]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40021000 	.word	0x40021000

08003658 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b082      	sub	sp, #8
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e040      	b.n	80036ec <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd fa22 	bl	8000ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2224      	movs	r2, #36	; 0x24
 8003684:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f022 0201 	bic.w	r2, r2, #1
 8003694:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f000 fb6a 	bl	8003d78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f8af 	bl	8003808 <UART_SetConfig>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d101      	bne.n	80036b4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e01b      	b.n	80036ec <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685a      	ldr	r2, [r3, #4]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689a      	ldr	r2, [r3, #8]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f042 0201 	orr.w	r2, r2, #1
 80036e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 fbe9 	bl	8003ebc <UART_CheckIdleState>
 80036ea:	4603      	mov	r3, r0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3708      	adds	r7, #8
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08a      	sub	sp, #40	; 0x28
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	4613      	mov	r3, r2
 8003702:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003708:	2b20      	cmp	r3, #32
 800370a:	d178      	bne.n	80037fe <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d002      	beq.n	8003718 <HAL_UART_Transmit+0x24>
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e071      	b.n	8003800 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2221      	movs	r2, #33	; 0x21
 8003728:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800372a:	f7fd fac1 	bl	8000cb0 <HAL_GetTick>
 800372e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	88fa      	ldrh	r2, [r7, #6]
 8003734:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	88fa      	ldrh	r2, [r7, #6]
 800373c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003748:	d108      	bne.n	800375c <HAL_UART_Transmit+0x68>
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d104      	bne.n	800375c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003752:	2300      	movs	r3, #0
 8003754:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e003      	b.n	8003764 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003760:	2300      	movs	r3, #0
 8003762:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003764:	e030      	b.n	80037c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2200      	movs	r2, #0
 800376e:	2180      	movs	r1, #128	; 0x80
 8003770:	68f8      	ldr	r0, [r7, #12]
 8003772:	f000 fc4b 	bl	800400c <UART_WaitOnFlagUntilTimeout>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d004      	beq.n	8003786 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e03c      	b.n	8003800 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d10b      	bne.n	80037a4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	881a      	ldrh	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003798:	b292      	uxth	r2, r2
 800379a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	3302      	adds	r3, #2
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	e008      	b.n	80037b6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	781a      	ldrb	r2, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	b292      	uxth	r2, r2
 80037ae:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	3301      	adds	r3, #1
 80037b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037bc:	b29b      	uxth	r3, r3
 80037be:	3b01      	subs	r3, #1
 80037c0:	b29a      	uxth	r2, r3
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d1c8      	bne.n	8003766 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	9300      	str	r3, [sp, #0]
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	2200      	movs	r2, #0
 80037dc:	2140      	movs	r1, #64	; 0x40
 80037de:	68f8      	ldr	r0, [r7, #12]
 80037e0:	f000 fc14 	bl	800400c <UART_WaitOnFlagUntilTimeout>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d004      	beq.n	80037f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2220      	movs	r2, #32
 80037ee:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e005      	b.n	8003800 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2220      	movs	r2, #32
 80037f8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80037fa:	2300      	movs	r3, #0
 80037fc:	e000      	b.n	8003800 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80037fe:	2302      	movs	r3, #2
  }
}
 8003800:	4618      	mov	r0, r3
 8003802:	3720      	adds	r7, #32
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003808:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800380c:	b08a      	sub	sp, #40	; 0x28
 800380e:	af00      	add	r7, sp, #0
 8003810:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003812:	2300      	movs	r3, #0
 8003814:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689a      	ldr	r2, [r3, #8]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	691b      	ldr	r3, [r3, #16]
 8003820:	431a      	orrs	r2, r3
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	431a      	orrs	r2, r3
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	4313      	orrs	r3, r2
 800382e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	4ba4      	ldr	r3, [pc, #656]	; (8003ac8 <UART_SetConfig+0x2c0>)
 8003838:	4013      	ands	r3, r2
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	6812      	ldr	r2, [r2, #0]
 800383e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003840:	430b      	orrs	r3, r1
 8003842:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	68da      	ldr	r2, [r3, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	430a      	orrs	r2, r1
 8003858:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a99      	ldr	r2, [pc, #612]	; (8003acc <UART_SetConfig+0x2c4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d004      	beq.n	8003874 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a1b      	ldr	r3, [r3, #32]
 800386e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003870:	4313      	orrs	r3, r2
 8003872:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003884:	430a      	orrs	r2, r1
 8003886:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a90      	ldr	r2, [pc, #576]	; (8003ad0 <UART_SetConfig+0x2c8>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d126      	bne.n	80038e0 <UART_SetConfig+0xd8>
 8003892:	4b90      	ldr	r3, [pc, #576]	; (8003ad4 <UART_SetConfig+0x2cc>)
 8003894:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	2b03      	cmp	r3, #3
 800389e:	d81b      	bhi.n	80038d8 <UART_SetConfig+0xd0>
 80038a0:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <UART_SetConfig+0xa0>)
 80038a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a6:	bf00      	nop
 80038a8:	080038b9 	.word	0x080038b9
 80038ac:	080038c9 	.word	0x080038c9
 80038b0:	080038c1 	.word	0x080038c1
 80038b4:	080038d1 	.word	0x080038d1
 80038b8:	2301      	movs	r3, #1
 80038ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038be:	e116      	b.n	8003aee <UART_SetConfig+0x2e6>
 80038c0:	2302      	movs	r3, #2
 80038c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038c6:	e112      	b.n	8003aee <UART_SetConfig+0x2e6>
 80038c8:	2304      	movs	r3, #4
 80038ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038ce:	e10e      	b.n	8003aee <UART_SetConfig+0x2e6>
 80038d0:	2308      	movs	r3, #8
 80038d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038d6:	e10a      	b.n	8003aee <UART_SetConfig+0x2e6>
 80038d8:	2310      	movs	r3, #16
 80038da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80038de:	e106      	b.n	8003aee <UART_SetConfig+0x2e6>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a7c      	ldr	r2, [pc, #496]	; (8003ad8 <UART_SetConfig+0x2d0>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d138      	bne.n	800395c <UART_SetConfig+0x154>
 80038ea:	4b7a      	ldr	r3, [pc, #488]	; (8003ad4 <UART_SetConfig+0x2cc>)
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f0:	f003 030c 	and.w	r3, r3, #12
 80038f4:	2b0c      	cmp	r3, #12
 80038f6:	d82d      	bhi.n	8003954 <UART_SetConfig+0x14c>
 80038f8:	a201      	add	r2, pc, #4	; (adr r2, 8003900 <UART_SetConfig+0xf8>)
 80038fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038fe:	bf00      	nop
 8003900:	08003935 	.word	0x08003935
 8003904:	08003955 	.word	0x08003955
 8003908:	08003955 	.word	0x08003955
 800390c:	08003955 	.word	0x08003955
 8003910:	08003945 	.word	0x08003945
 8003914:	08003955 	.word	0x08003955
 8003918:	08003955 	.word	0x08003955
 800391c:	08003955 	.word	0x08003955
 8003920:	0800393d 	.word	0x0800393d
 8003924:	08003955 	.word	0x08003955
 8003928:	08003955 	.word	0x08003955
 800392c:	08003955 	.word	0x08003955
 8003930:	0800394d 	.word	0x0800394d
 8003934:	2300      	movs	r3, #0
 8003936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800393a:	e0d8      	b.n	8003aee <UART_SetConfig+0x2e6>
 800393c:	2302      	movs	r3, #2
 800393e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003942:	e0d4      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003944:	2304      	movs	r3, #4
 8003946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800394a:	e0d0      	b.n	8003aee <UART_SetConfig+0x2e6>
 800394c:	2308      	movs	r3, #8
 800394e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003952:	e0cc      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003954:	2310      	movs	r3, #16
 8003956:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800395a:	e0c8      	b.n	8003aee <UART_SetConfig+0x2e6>
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	4a5e      	ldr	r2, [pc, #376]	; (8003adc <UART_SetConfig+0x2d4>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d125      	bne.n	80039b2 <UART_SetConfig+0x1aa>
 8003966:	4b5b      	ldr	r3, [pc, #364]	; (8003ad4 <UART_SetConfig+0x2cc>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800396c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003970:	2b30      	cmp	r3, #48	; 0x30
 8003972:	d016      	beq.n	80039a2 <UART_SetConfig+0x19a>
 8003974:	2b30      	cmp	r3, #48	; 0x30
 8003976:	d818      	bhi.n	80039aa <UART_SetConfig+0x1a2>
 8003978:	2b20      	cmp	r3, #32
 800397a:	d00a      	beq.n	8003992 <UART_SetConfig+0x18a>
 800397c:	2b20      	cmp	r3, #32
 800397e:	d814      	bhi.n	80039aa <UART_SetConfig+0x1a2>
 8003980:	2b00      	cmp	r3, #0
 8003982:	d002      	beq.n	800398a <UART_SetConfig+0x182>
 8003984:	2b10      	cmp	r3, #16
 8003986:	d008      	beq.n	800399a <UART_SetConfig+0x192>
 8003988:	e00f      	b.n	80039aa <UART_SetConfig+0x1a2>
 800398a:	2300      	movs	r3, #0
 800398c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003990:	e0ad      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003992:	2302      	movs	r3, #2
 8003994:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003998:	e0a9      	b.n	8003aee <UART_SetConfig+0x2e6>
 800399a:	2304      	movs	r3, #4
 800399c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039a0:	e0a5      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039a2:	2308      	movs	r3, #8
 80039a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039a8:	e0a1      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039aa:	2310      	movs	r3, #16
 80039ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039b0:	e09d      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a4a      	ldr	r2, [pc, #296]	; (8003ae0 <UART_SetConfig+0x2d8>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d125      	bne.n	8003a08 <UART_SetConfig+0x200>
 80039bc:	4b45      	ldr	r3, [pc, #276]	; (8003ad4 <UART_SetConfig+0x2cc>)
 80039be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80039c6:	2bc0      	cmp	r3, #192	; 0xc0
 80039c8:	d016      	beq.n	80039f8 <UART_SetConfig+0x1f0>
 80039ca:	2bc0      	cmp	r3, #192	; 0xc0
 80039cc:	d818      	bhi.n	8003a00 <UART_SetConfig+0x1f8>
 80039ce:	2b80      	cmp	r3, #128	; 0x80
 80039d0:	d00a      	beq.n	80039e8 <UART_SetConfig+0x1e0>
 80039d2:	2b80      	cmp	r3, #128	; 0x80
 80039d4:	d814      	bhi.n	8003a00 <UART_SetConfig+0x1f8>
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <UART_SetConfig+0x1d8>
 80039da:	2b40      	cmp	r3, #64	; 0x40
 80039dc:	d008      	beq.n	80039f0 <UART_SetConfig+0x1e8>
 80039de:	e00f      	b.n	8003a00 <UART_SetConfig+0x1f8>
 80039e0:	2300      	movs	r3, #0
 80039e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039e6:	e082      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039e8:	2302      	movs	r3, #2
 80039ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039ee:	e07e      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039f0:	2304      	movs	r3, #4
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039f6:	e07a      	b.n	8003aee <UART_SetConfig+0x2e6>
 80039f8:	2308      	movs	r3, #8
 80039fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80039fe:	e076      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a00:	2310      	movs	r3, #16
 8003a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a06:	e072      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a35      	ldr	r2, [pc, #212]	; (8003ae4 <UART_SetConfig+0x2dc>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d12a      	bne.n	8003a68 <UART_SetConfig+0x260>
 8003a12:	4b30      	ldr	r3, [pc, #192]	; (8003ad4 <UART_SetConfig+0x2cc>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a20:	d01a      	beq.n	8003a58 <UART_SetConfig+0x250>
 8003a22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a26:	d81b      	bhi.n	8003a60 <UART_SetConfig+0x258>
 8003a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a2c:	d00c      	beq.n	8003a48 <UART_SetConfig+0x240>
 8003a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a32:	d815      	bhi.n	8003a60 <UART_SetConfig+0x258>
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <UART_SetConfig+0x238>
 8003a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a3c:	d008      	beq.n	8003a50 <UART_SetConfig+0x248>
 8003a3e:	e00f      	b.n	8003a60 <UART_SetConfig+0x258>
 8003a40:	2300      	movs	r3, #0
 8003a42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a46:	e052      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a48:	2302      	movs	r3, #2
 8003a4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a4e:	e04e      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a50:	2304      	movs	r3, #4
 8003a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a56:	e04a      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a58:	2308      	movs	r3, #8
 8003a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a5e:	e046      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a60:	2310      	movs	r3, #16
 8003a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003a66:	e042      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a17      	ldr	r2, [pc, #92]	; (8003acc <UART_SetConfig+0x2c4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d13a      	bne.n	8003ae8 <UART_SetConfig+0x2e0>
 8003a72:	4b18      	ldr	r3, [pc, #96]	; (8003ad4 <UART_SetConfig+0x2cc>)
 8003a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a78:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a7c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a80:	d01a      	beq.n	8003ab8 <UART_SetConfig+0x2b0>
 8003a82:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a86:	d81b      	bhi.n	8003ac0 <UART_SetConfig+0x2b8>
 8003a88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a8c:	d00c      	beq.n	8003aa8 <UART_SetConfig+0x2a0>
 8003a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a92:	d815      	bhi.n	8003ac0 <UART_SetConfig+0x2b8>
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d003      	beq.n	8003aa0 <UART_SetConfig+0x298>
 8003a98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a9c:	d008      	beq.n	8003ab0 <UART_SetConfig+0x2a8>
 8003a9e:	e00f      	b.n	8003ac0 <UART_SetConfig+0x2b8>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003aa6:	e022      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003aae:	e01e      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ab6:	e01a      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003ab8:	2308      	movs	r3, #8
 8003aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003abe:	e016      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003ac0:	2310      	movs	r3, #16
 8003ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003ac6:	e012      	b.n	8003aee <UART_SetConfig+0x2e6>
 8003ac8:	efff69f3 	.word	0xefff69f3
 8003acc:	40008000 	.word	0x40008000
 8003ad0:	40013800 	.word	0x40013800
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	40004400 	.word	0x40004400
 8003adc:	40004800 	.word	0x40004800
 8003ae0:	40004c00 	.word	0x40004c00
 8003ae4:	40005000 	.word	0x40005000
 8003ae8:	2310      	movs	r3, #16
 8003aea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a9f      	ldr	r2, [pc, #636]	; (8003d70 <UART_SetConfig+0x568>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d17a      	bne.n	8003bee <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003af8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d824      	bhi.n	8003b4a <UART_SetConfig+0x342>
 8003b00:	a201      	add	r2, pc, #4	; (adr r2, 8003b08 <UART_SetConfig+0x300>)
 8003b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b06:	bf00      	nop
 8003b08:	08003b2d 	.word	0x08003b2d
 8003b0c:	08003b4b 	.word	0x08003b4b
 8003b10:	08003b35 	.word	0x08003b35
 8003b14:	08003b4b 	.word	0x08003b4b
 8003b18:	08003b3b 	.word	0x08003b3b
 8003b1c:	08003b4b 	.word	0x08003b4b
 8003b20:	08003b4b 	.word	0x08003b4b
 8003b24:	08003b4b 	.word	0x08003b4b
 8003b28:	08003b43 	.word	0x08003b43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b2c:	f7ff f84c 	bl	8002bc8 <HAL_RCC_GetPCLK1Freq>
 8003b30:	61f8      	str	r0, [r7, #28]
        break;
 8003b32:	e010      	b.n	8003b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003b34:	4b8f      	ldr	r3, [pc, #572]	; (8003d74 <UART_SetConfig+0x56c>)
 8003b36:	61fb      	str	r3, [r7, #28]
        break;
 8003b38:	e00d      	b.n	8003b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003b3a:	f7fe ffad 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8003b3e:	61f8      	str	r0, [r7, #28]
        break;
 8003b40:	e009      	b.n	8003b56 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003b42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b46:	61fb      	str	r3, [r7, #28]
        break;
 8003b48:	e005      	b.n	8003b56 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003b54:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 80fb 	beq.w	8003d54 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	4413      	add	r3, r2
 8003b68:	69fa      	ldr	r2, [r7, #28]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d305      	bcc.n	8003b7a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003b74:	69fa      	ldr	r2, [r7, #28]
 8003b76:	429a      	cmp	r2, r3
 8003b78:	d903      	bls.n	8003b82 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003b80:	e0e8      	b.n	8003d54 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	2200      	movs	r2, #0
 8003b86:	461c      	mov	r4, r3
 8003b88:	4615      	mov	r5, r2
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	022b      	lsls	r3, r5, #8
 8003b94:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003b98:	0222      	lsls	r2, r4, #8
 8003b9a:	68f9      	ldr	r1, [r7, #12]
 8003b9c:	6849      	ldr	r1, [r1, #4]
 8003b9e:	0849      	lsrs	r1, r1, #1
 8003ba0:	2000      	movs	r0, #0
 8003ba2:	4688      	mov	r8, r1
 8003ba4:	4681      	mov	r9, r0
 8003ba6:	eb12 0a08 	adds.w	sl, r2, r8
 8003baa:	eb43 0b09 	adc.w	fp, r3, r9
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	603b      	str	r3, [r7, #0]
 8003bb6:	607a      	str	r2, [r7, #4]
 8003bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003bbc:	4650      	mov	r0, sl
 8003bbe:	4659      	mov	r1, fp
 8003bc0:	f7fc fb56 	bl	8000270 <__aeabi_uldivmod>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4613      	mov	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bd2:	d308      	bcc.n	8003be6 <UART_SetConfig+0x3de>
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bda:	d204      	bcs.n	8003be6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	60da      	str	r2, [r3, #12]
 8003be4:	e0b6      	b.n	8003d54 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003bec:	e0b2      	b.n	8003d54 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bf6:	d15e      	bne.n	8003cb6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003bf8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003bfc:	2b08      	cmp	r3, #8
 8003bfe:	d828      	bhi.n	8003c52 <UART_SetConfig+0x44a>
 8003c00:	a201      	add	r2, pc, #4	; (adr r2, 8003c08 <UART_SetConfig+0x400>)
 8003c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c06:	bf00      	nop
 8003c08:	08003c2d 	.word	0x08003c2d
 8003c0c:	08003c35 	.word	0x08003c35
 8003c10:	08003c3d 	.word	0x08003c3d
 8003c14:	08003c53 	.word	0x08003c53
 8003c18:	08003c43 	.word	0x08003c43
 8003c1c:	08003c53 	.word	0x08003c53
 8003c20:	08003c53 	.word	0x08003c53
 8003c24:	08003c53 	.word	0x08003c53
 8003c28:	08003c4b 	.word	0x08003c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c2c:	f7fe ffcc 	bl	8002bc8 <HAL_RCC_GetPCLK1Freq>
 8003c30:	61f8      	str	r0, [r7, #28]
        break;
 8003c32:	e014      	b.n	8003c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c34:	f7fe ffde 	bl	8002bf4 <HAL_RCC_GetPCLK2Freq>
 8003c38:	61f8      	str	r0, [r7, #28]
        break;
 8003c3a:	e010      	b.n	8003c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c3c:	4b4d      	ldr	r3, [pc, #308]	; (8003d74 <UART_SetConfig+0x56c>)
 8003c3e:	61fb      	str	r3, [r7, #28]
        break;
 8003c40:	e00d      	b.n	8003c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c42:	f7fe ff29 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8003c46:	61f8      	str	r0, [r7, #28]
        break;
 8003c48:	e009      	b.n	8003c5e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c4e:	61fb      	str	r3, [r7, #28]
        break;
 8003c50:	e005      	b.n	8003c5e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003c5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d077      	beq.n	8003d54 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	005a      	lsls	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	441a      	add	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	2b0f      	cmp	r3, #15
 8003c7e:	d916      	bls.n	8003cae <UART_SetConfig+0x4a6>
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c86:	d212      	bcs.n	8003cae <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	f023 030f 	bic.w	r3, r3, #15
 8003c90:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	8afb      	ldrh	r3, [r7, #22]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	8afa      	ldrh	r2, [r7, #22]
 8003caa:	60da      	str	r2, [r3, #12]
 8003cac:	e052      	b.n	8003d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003cb4:	e04e      	b.n	8003d54 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cb6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003cba:	2b08      	cmp	r3, #8
 8003cbc:	d827      	bhi.n	8003d0e <UART_SetConfig+0x506>
 8003cbe:	a201      	add	r2, pc, #4	; (adr r2, 8003cc4 <UART_SetConfig+0x4bc>)
 8003cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cc4:	08003ce9 	.word	0x08003ce9
 8003cc8:	08003cf1 	.word	0x08003cf1
 8003ccc:	08003cf9 	.word	0x08003cf9
 8003cd0:	08003d0f 	.word	0x08003d0f
 8003cd4:	08003cff 	.word	0x08003cff
 8003cd8:	08003d0f 	.word	0x08003d0f
 8003cdc:	08003d0f 	.word	0x08003d0f
 8003ce0:	08003d0f 	.word	0x08003d0f
 8003ce4:	08003d07 	.word	0x08003d07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ce8:	f7fe ff6e 	bl	8002bc8 <HAL_RCC_GetPCLK1Freq>
 8003cec:	61f8      	str	r0, [r7, #28]
        break;
 8003cee:	e014      	b.n	8003d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cf0:	f7fe ff80 	bl	8002bf4 <HAL_RCC_GetPCLK2Freq>
 8003cf4:	61f8      	str	r0, [r7, #28]
        break;
 8003cf6:	e010      	b.n	8003d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003cf8:	4b1e      	ldr	r3, [pc, #120]	; (8003d74 <UART_SetConfig+0x56c>)
 8003cfa:	61fb      	str	r3, [r7, #28]
        break;
 8003cfc:	e00d      	b.n	8003d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cfe:	f7fe fecb 	bl	8002a98 <HAL_RCC_GetSysClockFreq>
 8003d02:	61f8      	str	r0, [r7, #28]
        break;
 8003d04:	e009      	b.n	8003d1a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d0a:	61fb      	str	r3, [r7, #28]
        break;
 8003d0c:	e005      	b.n	8003d1a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003d18:	bf00      	nop
    }

    if (pclk != 0U)
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d019      	beq.n	8003d54 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	085a      	lsrs	r2, r3, #1
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	441a      	add	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d32:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	2b0f      	cmp	r3, #15
 8003d38:	d909      	bls.n	8003d4e <UART_SetConfig+0x546>
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d40:	d205      	bcs.n	8003d4e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	b29a      	uxth	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	60da      	str	r2, [r3, #12]
 8003d4c:	e002      	b.n	8003d54 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003d60:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3728      	adds	r7, #40	; 0x28
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6e:	bf00      	nop
 8003d70:	40008000 	.word	0x40008000
 8003d74:	00f42400 	.word	0x00f42400

08003d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00a      	beq.n	8003da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da6:	f003 0301 	and.w	r3, r3, #1
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00a      	beq.n	8003dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00a      	beq.n	8003de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	430a      	orrs	r2, r1
 8003de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	430a      	orrs	r2, r1
 8003e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d00a      	beq.n	8003e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00a      	beq.n	8003e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	430a      	orrs	r2, r1
 8003e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d01a      	beq.n	8003e8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e76:	d10a      	bne.n	8003e8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00a      	beq.n	8003eb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	430a      	orrs	r2, r1
 8003eae:	605a      	str	r2, [r3, #4]
  }
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b098      	sub	sp, #96	; 0x60
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003ecc:	f7fc fef0 	bl	8000cb0 <HAL_GetTick>
 8003ed0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b08      	cmp	r3, #8
 8003ede:	d12e      	bne.n	8003f3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ee0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ee4:	9300      	str	r3, [sp, #0]
 8003ee6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f000 f88c 	bl	800400c <UART_WaitOnFlagUntilTimeout>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d021      	beq.n	8003f3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f02:	e853 3f00 	ldrex	r3, [r3]
 8003f06:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f0e:	653b      	str	r3, [r7, #80]	; 0x50
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f18:	647b      	str	r3, [r7, #68]	; 0x44
 8003f1a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f20:	e841 2300 	strex	r3, r2, [r1]
 8003f24:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d1e6      	bne.n	8003efa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2220      	movs	r2, #32
 8003f30:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e062      	b.n	8004004 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0304 	and.w	r3, r3, #4
 8003f48:	2b04      	cmp	r3, #4
 8003f4a:	d149      	bne.n	8003fe0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f54:	2200      	movs	r2, #0
 8003f56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f856 	bl	800400c <UART_WaitOnFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d03c      	beq.n	8003fe0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6e:	e853 3f00 	ldrex	r3, [r3]
 8003f72:	623b      	str	r3, [r7, #32]
   return(result);
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	461a      	mov	r2, r3
 8003f82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f84:	633b      	str	r3, [r7, #48]	; 0x30
 8003f86:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f88:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f8c:	e841 2300 	strex	r3, r2, [r1]
 8003f90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1e6      	bne.n	8003f66 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	3308      	adds	r3, #8
 8003f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	e853 3f00 	ldrex	r3, [r3]
 8003fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f023 0301 	bic.w	r3, r3, #1
 8003fae:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3308      	adds	r3, #8
 8003fb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fb8:	61fa      	str	r2, [r7, #28]
 8003fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	69b9      	ldr	r1, [r7, #24]
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e5      	bne.n	8003f98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e011      	b.n	8004004 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3758      	adds	r7, #88	; 0x58
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	603b      	str	r3, [r7, #0]
 8004018:	4613      	mov	r3, r2
 800401a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800401c:	e049      	b.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004024:	d045      	beq.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004026:	f7fc fe43 	bl	8000cb0 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	429a      	cmp	r2, r3
 8004034:	d302      	bcc.n	800403c <UART_WaitOnFlagUntilTimeout+0x30>
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e048      	b.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0304 	and.w	r3, r3, #4
 800404a:	2b00      	cmp	r3, #0
 800404c:	d031      	beq.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	f003 0308 	and.w	r3, r3, #8
 8004058:	2b08      	cmp	r3, #8
 800405a:	d110      	bne.n	800407e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2208      	movs	r2, #8
 8004062:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004064:	68f8      	ldr	r0, [r7, #12]
 8004066:	f000 f838 	bl	80040da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2208      	movs	r2, #8
 800406e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e029      	b.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	69db      	ldr	r3, [r3, #28]
 8004084:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004088:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800408c:	d111      	bne.n	80040b2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004096:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 f81e 	bl	80040da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e00f      	b.n	80040d2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	69da      	ldr	r2, [r3, #28]
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	4013      	ands	r3, r2
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	429a      	cmp	r2, r3
 80040c0:	bf0c      	ite	eq
 80040c2:	2301      	moveq	r3, #1
 80040c4:	2300      	movne	r3, #0
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	79fb      	ldrb	r3, [r7, #7]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d0a6      	beq.n	800401e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040da:	b480      	push	{r7}
 80040dc:	b095      	sub	sp, #84	; 0x54
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ea:	e853 3f00 	ldrex	r3, [r3]
 80040ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80040f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	461a      	mov	r2, r3
 80040fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004100:	643b      	str	r3, [r7, #64]	; 0x40
 8004102:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004104:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004106:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004108:	e841 2300 	strex	r3, r2, [r1]
 800410c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800410e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1e6      	bne.n	80040e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3308      	adds	r3, #8
 800411a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800411c:	6a3b      	ldr	r3, [r7, #32]
 800411e:	e853 3f00 	ldrex	r3, [r3]
 8004122:	61fb      	str	r3, [r7, #28]
   return(result);
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	f023 0301 	bic.w	r3, r3, #1
 800412a:	64bb      	str	r3, [r7, #72]	; 0x48
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	3308      	adds	r3, #8
 8004132:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004134:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004136:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800413a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800413c:	e841 2300 	strex	r3, r2, [r1]
 8004140:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d1e5      	bne.n	8004114 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414c:	2b01      	cmp	r3, #1
 800414e:	d118      	bne.n	8004182 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	e853 3f00 	ldrex	r3, [r3]
 800415c:	60bb      	str	r3, [r7, #8]
   return(result);
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f023 0310 	bic.w	r3, r3, #16
 8004164:	647b      	str	r3, [r7, #68]	; 0x44
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800416e:	61bb      	str	r3, [r7, #24]
 8004170:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004172:	6979      	ldr	r1, [r7, #20]
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	e841 2300 	strex	r3, r2, [r1]
 800417a:	613b      	str	r3, [r7, #16]
   return(result);
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1e6      	bne.n	8004150 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004196:	bf00      	nop
 8004198:	3754      	adds	r7, #84	; 0x54
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr
	...

080041a4 <sniprintf>:
 80041a4:	b40c      	push	{r2, r3}
 80041a6:	b530      	push	{r4, r5, lr}
 80041a8:	4b17      	ldr	r3, [pc, #92]	; (8004208 <sniprintf+0x64>)
 80041aa:	1e0c      	subs	r4, r1, #0
 80041ac:	681d      	ldr	r5, [r3, #0]
 80041ae:	b09d      	sub	sp, #116	; 0x74
 80041b0:	da08      	bge.n	80041c4 <sniprintf+0x20>
 80041b2:	238b      	movs	r3, #139	; 0x8b
 80041b4:	602b      	str	r3, [r5, #0]
 80041b6:	f04f 30ff 	mov.w	r0, #4294967295
 80041ba:	b01d      	add	sp, #116	; 0x74
 80041bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80041c0:	b002      	add	sp, #8
 80041c2:	4770      	bx	lr
 80041c4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80041c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80041cc:	bf14      	ite	ne
 80041ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 80041d2:	4623      	moveq	r3, r4
 80041d4:	9304      	str	r3, [sp, #16]
 80041d6:	9307      	str	r3, [sp, #28]
 80041d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80041dc:	9002      	str	r0, [sp, #8]
 80041de:	9006      	str	r0, [sp, #24]
 80041e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80041e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80041e6:	ab21      	add	r3, sp, #132	; 0x84
 80041e8:	a902      	add	r1, sp, #8
 80041ea:	4628      	mov	r0, r5
 80041ec:	9301      	str	r3, [sp, #4]
 80041ee:	f000 f993 	bl	8004518 <_svfiprintf_r>
 80041f2:	1c43      	adds	r3, r0, #1
 80041f4:	bfbc      	itt	lt
 80041f6:	238b      	movlt	r3, #139	; 0x8b
 80041f8:	602b      	strlt	r3, [r5, #0]
 80041fa:	2c00      	cmp	r4, #0
 80041fc:	d0dd      	beq.n	80041ba <sniprintf+0x16>
 80041fe:	9b02      	ldr	r3, [sp, #8]
 8004200:	2200      	movs	r2, #0
 8004202:	701a      	strb	r2, [r3, #0]
 8004204:	e7d9      	b.n	80041ba <sniprintf+0x16>
 8004206:	bf00      	nop
 8004208:	20000058 	.word	0x20000058

0800420c <memset>:
 800420c:	4402      	add	r2, r0
 800420e:	4603      	mov	r3, r0
 8004210:	4293      	cmp	r3, r2
 8004212:	d100      	bne.n	8004216 <memset+0xa>
 8004214:	4770      	bx	lr
 8004216:	f803 1b01 	strb.w	r1, [r3], #1
 800421a:	e7f9      	b.n	8004210 <memset+0x4>

0800421c <__errno>:
 800421c:	4b01      	ldr	r3, [pc, #4]	; (8004224 <__errno+0x8>)
 800421e:	6818      	ldr	r0, [r3, #0]
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	20000058 	.word	0x20000058

08004228 <__libc_init_array>:
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	4d0d      	ldr	r5, [pc, #52]	; (8004260 <__libc_init_array+0x38>)
 800422c:	4c0d      	ldr	r4, [pc, #52]	; (8004264 <__libc_init_array+0x3c>)
 800422e:	1b64      	subs	r4, r4, r5
 8004230:	10a4      	asrs	r4, r4, #2
 8004232:	2600      	movs	r6, #0
 8004234:	42a6      	cmp	r6, r4
 8004236:	d109      	bne.n	800424c <__libc_init_array+0x24>
 8004238:	4d0b      	ldr	r5, [pc, #44]	; (8004268 <__libc_init_array+0x40>)
 800423a:	4c0c      	ldr	r4, [pc, #48]	; (800426c <__libc_init_array+0x44>)
 800423c:	f000 fc6a 	bl	8004b14 <_init>
 8004240:	1b64      	subs	r4, r4, r5
 8004242:	10a4      	asrs	r4, r4, #2
 8004244:	2600      	movs	r6, #0
 8004246:	42a6      	cmp	r6, r4
 8004248:	d105      	bne.n	8004256 <__libc_init_array+0x2e>
 800424a:	bd70      	pop	{r4, r5, r6, pc}
 800424c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004250:	4798      	blx	r3
 8004252:	3601      	adds	r6, #1
 8004254:	e7ee      	b.n	8004234 <__libc_init_array+0xc>
 8004256:	f855 3b04 	ldr.w	r3, [r5], #4
 800425a:	4798      	blx	r3
 800425c:	3601      	adds	r6, #1
 800425e:	e7f2      	b.n	8004246 <__libc_init_array+0x1e>
 8004260:	08004c20 	.word	0x08004c20
 8004264:	08004c20 	.word	0x08004c20
 8004268:	08004c20 	.word	0x08004c20
 800426c:	08004c24 	.word	0x08004c24

08004270 <__retarget_lock_acquire_recursive>:
 8004270:	4770      	bx	lr

08004272 <__retarget_lock_release_recursive>:
 8004272:	4770      	bx	lr

08004274 <_free_r>:
 8004274:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004276:	2900      	cmp	r1, #0
 8004278:	d044      	beq.n	8004304 <_free_r+0x90>
 800427a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800427e:	9001      	str	r0, [sp, #4]
 8004280:	2b00      	cmp	r3, #0
 8004282:	f1a1 0404 	sub.w	r4, r1, #4
 8004286:	bfb8      	it	lt
 8004288:	18e4      	addlt	r4, r4, r3
 800428a:	f000 f8df 	bl	800444c <__malloc_lock>
 800428e:	4a1e      	ldr	r2, [pc, #120]	; (8004308 <_free_r+0x94>)
 8004290:	9801      	ldr	r0, [sp, #4]
 8004292:	6813      	ldr	r3, [r2, #0]
 8004294:	b933      	cbnz	r3, 80042a4 <_free_r+0x30>
 8004296:	6063      	str	r3, [r4, #4]
 8004298:	6014      	str	r4, [r2, #0]
 800429a:	b003      	add	sp, #12
 800429c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042a0:	f000 b8da 	b.w	8004458 <__malloc_unlock>
 80042a4:	42a3      	cmp	r3, r4
 80042a6:	d908      	bls.n	80042ba <_free_r+0x46>
 80042a8:	6825      	ldr	r5, [r4, #0]
 80042aa:	1961      	adds	r1, r4, r5
 80042ac:	428b      	cmp	r3, r1
 80042ae:	bf01      	itttt	eq
 80042b0:	6819      	ldreq	r1, [r3, #0]
 80042b2:	685b      	ldreq	r3, [r3, #4]
 80042b4:	1949      	addeq	r1, r1, r5
 80042b6:	6021      	streq	r1, [r4, #0]
 80042b8:	e7ed      	b.n	8004296 <_free_r+0x22>
 80042ba:	461a      	mov	r2, r3
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	b10b      	cbz	r3, 80042c4 <_free_r+0x50>
 80042c0:	42a3      	cmp	r3, r4
 80042c2:	d9fa      	bls.n	80042ba <_free_r+0x46>
 80042c4:	6811      	ldr	r1, [r2, #0]
 80042c6:	1855      	adds	r5, r2, r1
 80042c8:	42a5      	cmp	r5, r4
 80042ca:	d10b      	bne.n	80042e4 <_free_r+0x70>
 80042cc:	6824      	ldr	r4, [r4, #0]
 80042ce:	4421      	add	r1, r4
 80042d0:	1854      	adds	r4, r2, r1
 80042d2:	42a3      	cmp	r3, r4
 80042d4:	6011      	str	r1, [r2, #0]
 80042d6:	d1e0      	bne.n	800429a <_free_r+0x26>
 80042d8:	681c      	ldr	r4, [r3, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	6053      	str	r3, [r2, #4]
 80042de:	440c      	add	r4, r1
 80042e0:	6014      	str	r4, [r2, #0]
 80042e2:	e7da      	b.n	800429a <_free_r+0x26>
 80042e4:	d902      	bls.n	80042ec <_free_r+0x78>
 80042e6:	230c      	movs	r3, #12
 80042e8:	6003      	str	r3, [r0, #0]
 80042ea:	e7d6      	b.n	800429a <_free_r+0x26>
 80042ec:	6825      	ldr	r5, [r4, #0]
 80042ee:	1961      	adds	r1, r4, r5
 80042f0:	428b      	cmp	r3, r1
 80042f2:	bf04      	itt	eq
 80042f4:	6819      	ldreq	r1, [r3, #0]
 80042f6:	685b      	ldreq	r3, [r3, #4]
 80042f8:	6063      	str	r3, [r4, #4]
 80042fa:	bf04      	itt	eq
 80042fc:	1949      	addeq	r1, r1, r5
 80042fe:	6021      	streq	r1, [r4, #0]
 8004300:	6054      	str	r4, [r2, #4]
 8004302:	e7ca      	b.n	800429a <_free_r+0x26>
 8004304:	b003      	add	sp, #12
 8004306:	bd30      	pop	{r4, r5, pc}
 8004308:	200002dc 	.word	0x200002dc

0800430c <sbrk_aligned>:
 800430c:	b570      	push	{r4, r5, r6, lr}
 800430e:	4e0e      	ldr	r6, [pc, #56]	; (8004348 <sbrk_aligned+0x3c>)
 8004310:	460c      	mov	r4, r1
 8004312:	6831      	ldr	r1, [r6, #0]
 8004314:	4605      	mov	r5, r0
 8004316:	b911      	cbnz	r1, 800431e <sbrk_aligned+0x12>
 8004318:	f000 fba6 	bl	8004a68 <_sbrk_r>
 800431c:	6030      	str	r0, [r6, #0]
 800431e:	4621      	mov	r1, r4
 8004320:	4628      	mov	r0, r5
 8004322:	f000 fba1 	bl	8004a68 <_sbrk_r>
 8004326:	1c43      	adds	r3, r0, #1
 8004328:	d00a      	beq.n	8004340 <sbrk_aligned+0x34>
 800432a:	1cc4      	adds	r4, r0, #3
 800432c:	f024 0403 	bic.w	r4, r4, #3
 8004330:	42a0      	cmp	r0, r4
 8004332:	d007      	beq.n	8004344 <sbrk_aligned+0x38>
 8004334:	1a21      	subs	r1, r4, r0
 8004336:	4628      	mov	r0, r5
 8004338:	f000 fb96 	bl	8004a68 <_sbrk_r>
 800433c:	3001      	adds	r0, #1
 800433e:	d101      	bne.n	8004344 <sbrk_aligned+0x38>
 8004340:	f04f 34ff 	mov.w	r4, #4294967295
 8004344:	4620      	mov	r0, r4
 8004346:	bd70      	pop	{r4, r5, r6, pc}
 8004348:	200002e0 	.word	0x200002e0

0800434c <_malloc_r>:
 800434c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004350:	1ccd      	adds	r5, r1, #3
 8004352:	f025 0503 	bic.w	r5, r5, #3
 8004356:	3508      	adds	r5, #8
 8004358:	2d0c      	cmp	r5, #12
 800435a:	bf38      	it	cc
 800435c:	250c      	movcc	r5, #12
 800435e:	2d00      	cmp	r5, #0
 8004360:	4607      	mov	r7, r0
 8004362:	db01      	blt.n	8004368 <_malloc_r+0x1c>
 8004364:	42a9      	cmp	r1, r5
 8004366:	d905      	bls.n	8004374 <_malloc_r+0x28>
 8004368:	230c      	movs	r3, #12
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	2600      	movs	r6, #0
 800436e:	4630      	mov	r0, r6
 8004370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004374:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004448 <_malloc_r+0xfc>
 8004378:	f000 f868 	bl	800444c <__malloc_lock>
 800437c:	f8d8 3000 	ldr.w	r3, [r8]
 8004380:	461c      	mov	r4, r3
 8004382:	bb5c      	cbnz	r4, 80043dc <_malloc_r+0x90>
 8004384:	4629      	mov	r1, r5
 8004386:	4638      	mov	r0, r7
 8004388:	f7ff ffc0 	bl	800430c <sbrk_aligned>
 800438c:	1c43      	adds	r3, r0, #1
 800438e:	4604      	mov	r4, r0
 8004390:	d155      	bne.n	800443e <_malloc_r+0xf2>
 8004392:	f8d8 4000 	ldr.w	r4, [r8]
 8004396:	4626      	mov	r6, r4
 8004398:	2e00      	cmp	r6, #0
 800439a:	d145      	bne.n	8004428 <_malloc_r+0xdc>
 800439c:	2c00      	cmp	r4, #0
 800439e:	d048      	beq.n	8004432 <_malloc_r+0xe6>
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	4631      	mov	r1, r6
 80043a4:	4638      	mov	r0, r7
 80043a6:	eb04 0903 	add.w	r9, r4, r3
 80043aa:	f000 fb5d 	bl	8004a68 <_sbrk_r>
 80043ae:	4581      	cmp	r9, r0
 80043b0:	d13f      	bne.n	8004432 <_malloc_r+0xe6>
 80043b2:	6821      	ldr	r1, [r4, #0]
 80043b4:	1a6d      	subs	r5, r5, r1
 80043b6:	4629      	mov	r1, r5
 80043b8:	4638      	mov	r0, r7
 80043ba:	f7ff ffa7 	bl	800430c <sbrk_aligned>
 80043be:	3001      	adds	r0, #1
 80043c0:	d037      	beq.n	8004432 <_malloc_r+0xe6>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	442b      	add	r3, r5
 80043c6:	6023      	str	r3, [r4, #0]
 80043c8:	f8d8 3000 	ldr.w	r3, [r8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d038      	beq.n	8004442 <_malloc_r+0xf6>
 80043d0:	685a      	ldr	r2, [r3, #4]
 80043d2:	42a2      	cmp	r2, r4
 80043d4:	d12b      	bne.n	800442e <_malloc_r+0xe2>
 80043d6:	2200      	movs	r2, #0
 80043d8:	605a      	str	r2, [r3, #4]
 80043da:	e00f      	b.n	80043fc <_malloc_r+0xb0>
 80043dc:	6822      	ldr	r2, [r4, #0]
 80043de:	1b52      	subs	r2, r2, r5
 80043e0:	d41f      	bmi.n	8004422 <_malloc_r+0xd6>
 80043e2:	2a0b      	cmp	r2, #11
 80043e4:	d917      	bls.n	8004416 <_malloc_r+0xca>
 80043e6:	1961      	adds	r1, r4, r5
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	6025      	str	r5, [r4, #0]
 80043ec:	bf18      	it	ne
 80043ee:	6059      	strne	r1, [r3, #4]
 80043f0:	6863      	ldr	r3, [r4, #4]
 80043f2:	bf08      	it	eq
 80043f4:	f8c8 1000 	streq.w	r1, [r8]
 80043f8:	5162      	str	r2, [r4, r5]
 80043fa:	604b      	str	r3, [r1, #4]
 80043fc:	4638      	mov	r0, r7
 80043fe:	f104 060b 	add.w	r6, r4, #11
 8004402:	f000 f829 	bl	8004458 <__malloc_unlock>
 8004406:	f026 0607 	bic.w	r6, r6, #7
 800440a:	1d23      	adds	r3, r4, #4
 800440c:	1af2      	subs	r2, r6, r3
 800440e:	d0ae      	beq.n	800436e <_malloc_r+0x22>
 8004410:	1b9b      	subs	r3, r3, r6
 8004412:	50a3      	str	r3, [r4, r2]
 8004414:	e7ab      	b.n	800436e <_malloc_r+0x22>
 8004416:	42a3      	cmp	r3, r4
 8004418:	6862      	ldr	r2, [r4, #4]
 800441a:	d1dd      	bne.n	80043d8 <_malloc_r+0x8c>
 800441c:	f8c8 2000 	str.w	r2, [r8]
 8004420:	e7ec      	b.n	80043fc <_malloc_r+0xb0>
 8004422:	4623      	mov	r3, r4
 8004424:	6864      	ldr	r4, [r4, #4]
 8004426:	e7ac      	b.n	8004382 <_malloc_r+0x36>
 8004428:	4634      	mov	r4, r6
 800442a:	6876      	ldr	r6, [r6, #4]
 800442c:	e7b4      	b.n	8004398 <_malloc_r+0x4c>
 800442e:	4613      	mov	r3, r2
 8004430:	e7cc      	b.n	80043cc <_malloc_r+0x80>
 8004432:	230c      	movs	r3, #12
 8004434:	603b      	str	r3, [r7, #0]
 8004436:	4638      	mov	r0, r7
 8004438:	f000 f80e 	bl	8004458 <__malloc_unlock>
 800443c:	e797      	b.n	800436e <_malloc_r+0x22>
 800443e:	6025      	str	r5, [r4, #0]
 8004440:	e7dc      	b.n	80043fc <_malloc_r+0xb0>
 8004442:	605b      	str	r3, [r3, #4]
 8004444:	deff      	udf	#255	; 0xff
 8004446:	bf00      	nop
 8004448:	200002dc 	.word	0x200002dc

0800444c <__malloc_lock>:
 800444c:	4801      	ldr	r0, [pc, #4]	; (8004454 <__malloc_lock+0x8>)
 800444e:	f7ff bf0f 	b.w	8004270 <__retarget_lock_acquire_recursive>
 8004452:	bf00      	nop
 8004454:	200002d8 	.word	0x200002d8

08004458 <__malloc_unlock>:
 8004458:	4801      	ldr	r0, [pc, #4]	; (8004460 <__malloc_unlock+0x8>)
 800445a:	f7ff bf0a 	b.w	8004272 <__retarget_lock_release_recursive>
 800445e:	bf00      	nop
 8004460:	200002d8 	.word	0x200002d8

08004464 <__ssputs_r>:
 8004464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004468:	688e      	ldr	r6, [r1, #8]
 800446a:	461f      	mov	r7, r3
 800446c:	42be      	cmp	r6, r7
 800446e:	680b      	ldr	r3, [r1, #0]
 8004470:	4682      	mov	sl, r0
 8004472:	460c      	mov	r4, r1
 8004474:	4690      	mov	r8, r2
 8004476:	d82c      	bhi.n	80044d2 <__ssputs_r+0x6e>
 8004478:	898a      	ldrh	r2, [r1, #12]
 800447a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800447e:	d026      	beq.n	80044ce <__ssputs_r+0x6a>
 8004480:	6965      	ldr	r5, [r4, #20]
 8004482:	6909      	ldr	r1, [r1, #16]
 8004484:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004488:	eba3 0901 	sub.w	r9, r3, r1
 800448c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004490:	1c7b      	adds	r3, r7, #1
 8004492:	444b      	add	r3, r9
 8004494:	106d      	asrs	r5, r5, #1
 8004496:	429d      	cmp	r5, r3
 8004498:	bf38      	it	cc
 800449a:	461d      	movcc	r5, r3
 800449c:	0553      	lsls	r3, r2, #21
 800449e:	d527      	bpl.n	80044f0 <__ssputs_r+0x8c>
 80044a0:	4629      	mov	r1, r5
 80044a2:	f7ff ff53 	bl	800434c <_malloc_r>
 80044a6:	4606      	mov	r6, r0
 80044a8:	b360      	cbz	r0, 8004504 <__ssputs_r+0xa0>
 80044aa:	6921      	ldr	r1, [r4, #16]
 80044ac:	464a      	mov	r2, r9
 80044ae:	f000 faeb 	bl	8004a88 <memcpy>
 80044b2:	89a3      	ldrh	r3, [r4, #12]
 80044b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80044b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044bc:	81a3      	strh	r3, [r4, #12]
 80044be:	6126      	str	r6, [r4, #16]
 80044c0:	6165      	str	r5, [r4, #20]
 80044c2:	444e      	add	r6, r9
 80044c4:	eba5 0509 	sub.w	r5, r5, r9
 80044c8:	6026      	str	r6, [r4, #0]
 80044ca:	60a5      	str	r5, [r4, #8]
 80044cc:	463e      	mov	r6, r7
 80044ce:	42be      	cmp	r6, r7
 80044d0:	d900      	bls.n	80044d4 <__ssputs_r+0x70>
 80044d2:	463e      	mov	r6, r7
 80044d4:	6820      	ldr	r0, [r4, #0]
 80044d6:	4632      	mov	r2, r6
 80044d8:	4641      	mov	r1, r8
 80044da:	f000 faab 	bl	8004a34 <memmove>
 80044de:	68a3      	ldr	r3, [r4, #8]
 80044e0:	1b9b      	subs	r3, r3, r6
 80044e2:	60a3      	str	r3, [r4, #8]
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	4433      	add	r3, r6
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	2000      	movs	r0, #0
 80044ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044f0:	462a      	mov	r2, r5
 80044f2:	f000 fad7 	bl	8004aa4 <_realloc_r>
 80044f6:	4606      	mov	r6, r0
 80044f8:	2800      	cmp	r0, #0
 80044fa:	d1e0      	bne.n	80044be <__ssputs_r+0x5a>
 80044fc:	6921      	ldr	r1, [r4, #16]
 80044fe:	4650      	mov	r0, sl
 8004500:	f7ff feb8 	bl	8004274 <_free_r>
 8004504:	230c      	movs	r3, #12
 8004506:	f8ca 3000 	str.w	r3, [sl]
 800450a:	89a3      	ldrh	r3, [r4, #12]
 800450c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004510:	81a3      	strh	r3, [r4, #12]
 8004512:	f04f 30ff 	mov.w	r0, #4294967295
 8004516:	e7e9      	b.n	80044ec <__ssputs_r+0x88>

08004518 <_svfiprintf_r>:
 8004518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451c:	4698      	mov	r8, r3
 800451e:	898b      	ldrh	r3, [r1, #12]
 8004520:	061b      	lsls	r3, r3, #24
 8004522:	b09d      	sub	sp, #116	; 0x74
 8004524:	4607      	mov	r7, r0
 8004526:	460d      	mov	r5, r1
 8004528:	4614      	mov	r4, r2
 800452a:	d50e      	bpl.n	800454a <_svfiprintf_r+0x32>
 800452c:	690b      	ldr	r3, [r1, #16]
 800452e:	b963      	cbnz	r3, 800454a <_svfiprintf_r+0x32>
 8004530:	2140      	movs	r1, #64	; 0x40
 8004532:	f7ff ff0b 	bl	800434c <_malloc_r>
 8004536:	6028      	str	r0, [r5, #0]
 8004538:	6128      	str	r0, [r5, #16]
 800453a:	b920      	cbnz	r0, 8004546 <_svfiprintf_r+0x2e>
 800453c:	230c      	movs	r3, #12
 800453e:	603b      	str	r3, [r7, #0]
 8004540:	f04f 30ff 	mov.w	r0, #4294967295
 8004544:	e0d0      	b.n	80046e8 <_svfiprintf_r+0x1d0>
 8004546:	2340      	movs	r3, #64	; 0x40
 8004548:	616b      	str	r3, [r5, #20]
 800454a:	2300      	movs	r3, #0
 800454c:	9309      	str	r3, [sp, #36]	; 0x24
 800454e:	2320      	movs	r3, #32
 8004550:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004554:	f8cd 800c 	str.w	r8, [sp, #12]
 8004558:	2330      	movs	r3, #48	; 0x30
 800455a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004700 <_svfiprintf_r+0x1e8>
 800455e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004562:	f04f 0901 	mov.w	r9, #1
 8004566:	4623      	mov	r3, r4
 8004568:	469a      	mov	sl, r3
 800456a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800456e:	b10a      	cbz	r2, 8004574 <_svfiprintf_r+0x5c>
 8004570:	2a25      	cmp	r2, #37	; 0x25
 8004572:	d1f9      	bne.n	8004568 <_svfiprintf_r+0x50>
 8004574:	ebba 0b04 	subs.w	fp, sl, r4
 8004578:	d00b      	beq.n	8004592 <_svfiprintf_r+0x7a>
 800457a:	465b      	mov	r3, fp
 800457c:	4622      	mov	r2, r4
 800457e:	4629      	mov	r1, r5
 8004580:	4638      	mov	r0, r7
 8004582:	f7ff ff6f 	bl	8004464 <__ssputs_r>
 8004586:	3001      	adds	r0, #1
 8004588:	f000 80a9 	beq.w	80046de <_svfiprintf_r+0x1c6>
 800458c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800458e:	445a      	add	r2, fp
 8004590:	9209      	str	r2, [sp, #36]	; 0x24
 8004592:	f89a 3000 	ldrb.w	r3, [sl]
 8004596:	2b00      	cmp	r3, #0
 8004598:	f000 80a1 	beq.w	80046de <_svfiprintf_r+0x1c6>
 800459c:	2300      	movs	r3, #0
 800459e:	f04f 32ff 	mov.w	r2, #4294967295
 80045a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80045a6:	f10a 0a01 	add.w	sl, sl, #1
 80045aa:	9304      	str	r3, [sp, #16]
 80045ac:	9307      	str	r3, [sp, #28]
 80045ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80045b2:	931a      	str	r3, [sp, #104]	; 0x68
 80045b4:	4654      	mov	r4, sl
 80045b6:	2205      	movs	r2, #5
 80045b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045bc:	4850      	ldr	r0, [pc, #320]	; (8004700 <_svfiprintf_r+0x1e8>)
 80045be:	f7fb fe07 	bl	80001d0 <memchr>
 80045c2:	9a04      	ldr	r2, [sp, #16]
 80045c4:	b9d8      	cbnz	r0, 80045fe <_svfiprintf_r+0xe6>
 80045c6:	06d0      	lsls	r0, r2, #27
 80045c8:	bf44      	itt	mi
 80045ca:	2320      	movmi	r3, #32
 80045cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045d0:	0711      	lsls	r1, r2, #28
 80045d2:	bf44      	itt	mi
 80045d4:	232b      	movmi	r3, #43	; 0x2b
 80045d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80045da:	f89a 3000 	ldrb.w	r3, [sl]
 80045de:	2b2a      	cmp	r3, #42	; 0x2a
 80045e0:	d015      	beq.n	800460e <_svfiprintf_r+0xf6>
 80045e2:	9a07      	ldr	r2, [sp, #28]
 80045e4:	4654      	mov	r4, sl
 80045e6:	2000      	movs	r0, #0
 80045e8:	f04f 0c0a 	mov.w	ip, #10
 80045ec:	4621      	mov	r1, r4
 80045ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80045f2:	3b30      	subs	r3, #48	; 0x30
 80045f4:	2b09      	cmp	r3, #9
 80045f6:	d94d      	bls.n	8004694 <_svfiprintf_r+0x17c>
 80045f8:	b1b0      	cbz	r0, 8004628 <_svfiprintf_r+0x110>
 80045fa:	9207      	str	r2, [sp, #28]
 80045fc:	e014      	b.n	8004628 <_svfiprintf_r+0x110>
 80045fe:	eba0 0308 	sub.w	r3, r0, r8
 8004602:	fa09 f303 	lsl.w	r3, r9, r3
 8004606:	4313      	orrs	r3, r2
 8004608:	9304      	str	r3, [sp, #16]
 800460a:	46a2      	mov	sl, r4
 800460c:	e7d2      	b.n	80045b4 <_svfiprintf_r+0x9c>
 800460e:	9b03      	ldr	r3, [sp, #12]
 8004610:	1d19      	adds	r1, r3, #4
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	9103      	str	r1, [sp, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	bfbb      	ittet	lt
 800461a:	425b      	neglt	r3, r3
 800461c:	f042 0202 	orrlt.w	r2, r2, #2
 8004620:	9307      	strge	r3, [sp, #28]
 8004622:	9307      	strlt	r3, [sp, #28]
 8004624:	bfb8      	it	lt
 8004626:	9204      	strlt	r2, [sp, #16]
 8004628:	7823      	ldrb	r3, [r4, #0]
 800462a:	2b2e      	cmp	r3, #46	; 0x2e
 800462c:	d10c      	bne.n	8004648 <_svfiprintf_r+0x130>
 800462e:	7863      	ldrb	r3, [r4, #1]
 8004630:	2b2a      	cmp	r3, #42	; 0x2a
 8004632:	d134      	bne.n	800469e <_svfiprintf_r+0x186>
 8004634:	9b03      	ldr	r3, [sp, #12]
 8004636:	1d1a      	adds	r2, r3, #4
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	9203      	str	r2, [sp, #12]
 800463c:	2b00      	cmp	r3, #0
 800463e:	bfb8      	it	lt
 8004640:	f04f 33ff 	movlt.w	r3, #4294967295
 8004644:	3402      	adds	r4, #2
 8004646:	9305      	str	r3, [sp, #20]
 8004648:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004710 <_svfiprintf_r+0x1f8>
 800464c:	7821      	ldrb	r1, [r4, #0]
 800464e:	2203      	movs	r2, #3
 8004650:	4650      	mov	r0, sl
 8004652:	f7fb fdbd 	bl	80001d0 <memchr>
 8004656:	b138      	cbz	r0, 8004668 <_svfiprintf_r+0x150>
 8004658:	9b04      	ldr	r3, [sp, #16]
 800465a:	eba0 000a 	sub.w	r0, r0, sl
 800465e:	2240      	movs	r2, #64	; 0x40
 8004660:	4082      	lsls	r2, r0
 8004662:	4313      	orrs	r3, r2
 8004664:	3401      	adds	r4, #1
 8004666:	9304      	str	r3, [sp, #16]
 8004668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800466c:	4825      	ldr	r0, [pc, #148]	; (8004704 <_svfiprintf_r+0x1ec>)
 800466e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004672:	2206      	movs	r2, #6
 8004674:	f7fb fdac 	bl	80001d0 <memchr>
 8004678:	2800      	cmp	r0, #0
 800467a:	d038      	beq.n	80046ee <_svfiprintf_r+0x1d6>
 800467c:	4b22      	ldr	r3, [pc, #136]	; (8004708 <_svfiprintf_r+0x1f0>)
 800467e:	bb1b      	cbnz	r3, 80046c8 <_svfiprintf_r+0x1b0>
 8004680:	9b03      	ldr	r3, [sp, #12]
 8004682:	3307      	adds	r3, #7
 8004684:	f023 0307 	bic.w	r3, r3, #7
 8004688:	3308      	adds	r3, #8
 800468a:	9303      	str	r3, [sp, #12]
 800468c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800468e:	4433      	add	r3, r6
 8004690:	9309      	str	r3, [sp, #36]	; 0x24
 8004692:	e768      	b.n	8004566 <_svfiprintf_r+0x4e>
 8004694:	fb0c 3202 	mla	r2, ip, r2, r3
 8004698:	460c      	mov	r4, r1
 800469a:	2001      	movs	r0, #1
 800469c:	e7a6      	b.n	80045ec <_svfiprintf_r+0xd4>
 800469e:	2300      	movs	r3, #0
 80046a0:	3401      	adds	r4, #1
 80046a2:	9305      	str	r3, [sp, #20]
 80046a4:	4619      	mov	r1, r3
 80046a6:	f04f 0c0a 	mov.w	ip, #10
 80046aa:	4620      	mov	r0, r4
 80046ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80046b0:	3a30      	subs	r2, #48	; 0x30
 80046b2:	2a09      	cmp	r2, #9
 80046b4:	d903      	bls.n	80046be <_svfiprintf_r+0x1a6>
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d0c6      	beq.n	8004648 <_svfiprintf_r+0x130>
 80046ba:	9105      	str	r1, [sp, #20]
 80046bc:	e7c4      	b.n	8004648 <_svfiprintf_r+0x130>
 80046be:	fb0c 2101 	mla	r1, ip, r1, r2
 80046c2:	4604      	mov	r4, r0
 80046c4:	2301      	movs	r3, #1
 80046c6:	e7f0      	b.n	80046aa <_svfiprintf_r+0x192>
 80046c8:	ab03      	add	r3, sp, #12
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	462a      	mov	r2, r5
 80046ce:	4b0f      	ldr	r3, [pc, #60]	; (800470c <_svfiprintf_r+0x1f4>)
 80046d0:	a904      	add	r1, sp, #16
 80046d2:	4638      	mov	r0, r7
 80046d4:	f3af 8000 	nop.w
 80046d8:	1c42      	adds	r2, r0, #1
 80046da:	4606      	mov	r6, r0
 80046dc:	d1d6      	bne.n	800468c <_svfiprintf_r+0x174>
 80046de:	89ab      	ldrh	r3, [r5, #12]
 80046e0:	065b      	lsls	r3, r3, #25
 80046e2:	f53f af2d 	bmi.w	8004540 <_svfiprintf_r+0x28>
 80046e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046e8:	b01d      	add	sp, #116	; 0x74
 80046ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ee:	ab03      	add	r3, sp, #12
 80046f0:	9300      	str	r3, [sp, #0]
 80046f2:	462a      	mov	r2, r5
 80046f4:	4b05      	ldr	r3, [pc, #20]	; (800470c <_svfiprintf_r+0x1f4>)
 80046f6:	a904      	add	r1, sp, #16
 80046f8:	4638      	mov	r0, r7
 80046fa:	f000 f879 	bl	80047f0 <_printf_i>
 80046fe:	e7eb      	b.n	80046d8 <_svfiprintf_r+0x1c0>
 8004700:	08004be4 	.word	0x08004be4
 8004704:	08004bee 	.word	0x08004bee
 8004708:	00000000 	.word	0x00000000
 800470c:	08004465 	.word	0x08004465
 8004710:	08004bea 	.word	0x08004bea

08004714 <_printf_common>:
 8004714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004718:	4616      	mov	r6, r2
 800471a:	4699      	mov	r9, r3
 800471c:	688a      	ldr	r2, [r1, #8]
 800471e:	690b      	ldr	r3, [r1, #16]
 8004720:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004724:	4293      	cmp	r3, r2
 8004726:	bfb8      	it	lt
 8004728:	4613      	movlt	r3, r2
 800472a:	6033      	str	r3, [r6, #0]
 800472c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004730:	4607      	mov	r7, r0
 8004732:	460c      	mov	r4, r1
 8004734:	b10a      	cbz	r2, 800473a <_printf_common+0x26>
 8004736:	3301      	adds	r3, #1
 8004738:	6033      	str	r3, [r6, #0]
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	0699      	lsls	r1, r3, #26
 800473e:	bf42      	ittt	mi
 8004740:	6833      	ldrmi	r3, [r6, #0]
 8004742:	3302      	addmi	r3, #2
 8004744:	6033      	strmi	r3, [r6, #0]
 8004746:	6825      	ldr	r5, [r4, #0]
 8004748:	f015 0506 	ands.w	r5, r5, #6
 800474c:	d106      	bne.n	800475c <_printf_common+0x48>
 800474e:	f104 0a19 	add.w	sl, r4, #25
 8004752:	68e3      	ldr	r3, [r4, #12]
 8004754:	6832      	ldr	r2, [r6, #0]
 8004756:	1a9b      	subs	r3, r3, r2
 8004758:	42ab      	cmp	r3, r5
 800475a:	dc26      	bgt.n	80047aa <_printf_common+0x96>
 800475c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004760:	1e13      	subs	r3, r2, #0
 8004762:	6822      	ldr	r2, [r4, #0]
 8004764:	bf18      	it	ne
 8004766:	2301      	movne	r3, #1
 8004768:	0692      	lsls	r2, r2, #26
 800476a:	d42b      	bmi.n	80047c4 <_printf_common+0xb0>
 800476c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004770:	4649      	mov	r1, r9
 8004772:	4638      	mov	r0, r7
 8004774:	47c0      	blx	r8
 8004776:	3001      	adds	r0, #1
 8004778:	d01e      	beq.n	80047b8 <_printf_common+0xa4>
 800477a:	6823      	ldr	r3, [r4, #0]
 800477c:	6922      	ldr	r2, [r4, #16]
 800477e:	f003 0306 	and.w	r3, r3, #6
 8004782:	2b04      	cmp	r3, #4
 8004784:	bf02      	ittt	eq
 8004786:	68e5      	ldreq	r5, [r4, #12]
 8004788:	6833      	ldreq	r3, [r6, #0]
 800478a:	1aed      	subeq	r5, r5, r3
 800478c:	68a3      	ldr	r3, [r4, #8]
 800478e:	bf0c      	ite	eq
 8004790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004794:	2500      	movne	r5, #0
 8004796:	4293      	cmp	r3, r2
 8004798:	bfc4      	itt	gt
 800479a:	1a9b      	subgt	r3, r3, r2
 800479c:	18ed      	addgt	r5, r5, r3
 800479e:	2600      	movs	r6, #0
 80047a0:	341a      	adds	r4, #26
 80047a2:	42b5      	cmp	r5, r6
 80047a4:	d11a      	bne.n	80047dc <_printf_common+0xc8>
 80047a6:	2000      	movs	r0, #0
 80047a8:	e008      	b.n	80047bc <_printf_common+0xa8>
 80047aa:	2301      	movs	r3, #1
 80047ac:	4652      	mov	r2, sl
 80047ae:	4649      	mov	r1, r9
 80047b0:	4638      	mov	r0, r7
 80047b2:	47c0      	blx	r8
 80047b4:	3001      	adds	r0, #1
 80047b6:	d103      	bne.n	80047c0 <_printf_common+0xac>
 80047b8:	f04f 30ff 	mov.w	r0, #4294967295
 80047bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047c0:	3501      	adds	r5, #1
 80047c2:	e7c6      	b.n	8004752 <_printf_common+0x3e>
 80047c4:	18e1      	adds	r1, r4, r3
 80047c6:	1c5a      	adds	r2, r3, #1
 80047c8:	2030      	movs	r0, #48	; 0x30
 80047ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80047ce:	4422      	add	r2, r4
 80047d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80047d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80047d8:	3302      	adds	r3, #2
 80047da:	e7c7      	b.n	800476c <_printf_common+0x58>
 80047dc:	2301      	movs	r3, #1
 80047de:	4622      	mov	r2, r4
 80047e0:	4649      	mov	r1, r9
 80047e2:	4638      	mov	r0, r7
 80047e4:	47c0      	blx	r8
 80047e6:	3001      	adds	r0, #1
 80047e8:	d0e6      	beq.n	80047b8 <_printf_common+0xa4>
 80047ea:	3601      	adds	r6, #1
 80047ec:	e7d9      	b.n	80047a2 <_printf_common+0x8e>
	...

080047f0 <_printf_i>:
 80047f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047f4:	7e0f      	ldrb	r7, [r1, #24]
 80047f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047f8:	2f78      	cmp	r7, #120	; 0x78
 80047fa:	4691      	mov	r9, r2
 80047fc:	4680      	mov	r8, r0
 80047fe:	460c      	mov	r4, r1
 8004800:	469a      	mov	sl, r3
 8004802:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004806:	d807      	bhi.n	8004818 <_printf_i+0x28>
 8004808:	2f62      	cmp	r7, #98	; 0x62
 800480a:	d80a      	bhi.n	8004822 <_printf_i+0x32>
 800480c:	2f00      	cmp	r7, #0
 800480e:	f000 80d4 	beq.w	80049ba <_printf_i+0x1ca>
 8004812:	2f58      	cmp	r7, #88	; 0x58
 8004814:	f000 80c0 	beq.w	8004998 <_printf_i+0x1a8>
 8004818:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800481c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004820:	e03a      	b.n	8004898 <_printf_i+0xa8>
 8004822:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004826:	2b15      	cmp	r3, #21
 8004828:	d8f6      	bhi.n	8004818 <_printf_i+0x28>
 800482a:	a101      	add	r1, pc, #4	; (adr r1, 8004830 <_printf_i+0x40>)
 800482c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004830:	08004889 	.word	0x08004889
 8004834:	0800489d 	.word	0x0800489d
 8004838:	08004819 	.word	0x08004819
 800483c:	08004819 	.word	0x08004819
 8004840:	08004819 	.word	0x08004819
 8004844:	08004819 	.word	0x08004819
 8004848:	0800489d 	.word	0x0800489d
 800484c:	08004819 	.word	0x08004819
 8004850:	08004819 	.word	0x08004819
 8004854:	08004819 	.word	0x08004819
 8004858:	08004819 	.word	0x08004819
 800485c:	080049a1 	.word	0x080049a1
 8004860:	080048c9 	.word	0x080048c9
 8004864:	0800495b 	.word	0x0800495b
 8004868:	08004819 	.word	0x08004819
 800486c:	08004819 	.word	0x08004819
 8004870:	080049c3 	.word	0x080049c3
 8004874:	08004819 	.word	0x08004819
 8004878:	080048c9 	.word	0x080048c9
 800487c:	08004819 	.word	0x08004819
 8004880:	08004819 	.word	0x08004819
 8004884:	08004963 	.word	0x08004963
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	1d1a      	adds	r2, r3, #4
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	602a      	str	r2, [r5, #0]
 8004890:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004898:	2301      	movs	r3, #1
 800489a:	e09f      	b.n	80049dc <_printf_i+0x1ec>
 800489c:	6820      	ldr	r0, [r4, #0]
 800489e:	682b      	ldr	r3, [r5, #0]
 80048a0:	0607      	lsls	r7, r0, #24
 80048a2:	f103 0104 	add.w	r1, r3, #4
 80048a6:	6029      	str	r1, [r5, #0]
 80048a8:	d501      	bpl.n	80048ae <_printf_i+0xbe>
 80048aa:	681e      	ldr	r6, [r3, #0]
 80048ac:	e003      	b.n	80048b6 <_printf_i+0xc6>
 80048ae:	0646      	lsls	r6, r0, #25
 80048b0:	d5fb      	bpl.n	80048aa <_printf_i+0xba>
 80048b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80048b6:	2e00      	cmp	r6, #0
 80048b8:	da03      	bge.n	80048c2 <_printf_i+0xd2>
 80048ba:	232d      	movs	r3, #45	; 0x2d
 80048bc:	4276      	negs	r6, r6
 80048be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048c2:	485a      	ldr	r0, [pc, #360]	; (8004a2c <_printf_i+0x23c>)
 80048c4:	230a      	movs	r3, #10
 80048c6:	e012      	b.n	80048ee <_printf_i+0xfe>
 80048c8:	682b      	ldr	r3, [r5, #0]
 80048ca:	6820      	ldr	r0, [r4, #0]
 80048cc:	1d19      	adds	r1, r3, #4
 80048ce:	6029      	str	r1, [r5, #0]
 80048d0:	0605      	lsls	r5, r0, #24
 80048d2:	d501      	bpl.n	80048d8 <_printf_i+0xe8>
 80048d4:	681e      	ldr	r6, [r3, #0]
 80048d6:	e002      	b.n	80048de <_printf_i+0xee>
 80048d8:	0641      	lsls	r1, r0, #25
 80048da:	d5fb      	bpl.n	80048d4 <_printf_i+0xe4>
 80048dc:	881e      	ldrh	r6, [r3, #0]
 80048de:	4853      	ldr	r0, [pc, #332]	; (8004a2c <_printf_i+0x23c>)
 80048e0:	2f6f      	cmp	r7, #111	; 0x6f
 80048e2:	bf0c      	ite	eq
 80048e4:	2308      	moveq	r3, #8
 80048e6:	230a      	movne	r3, #10
 80048e8:	2100      	movs	r1, #0
 80048ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048ee:	6865      	ldr	r5, [r4, #4]
 80048f0:	60a5      	str	r5, [r4, #8]
 80048f2:	2d00      	cmp	r5, #0
 80048f4:	bfa2      	ittt	ge
 80048f6:	6821      	ldrge	r1, [r4, #0]
 80048f8:	f021 0104 	bicge.w	r1, r1, #4
 80048fc:	6021      	strge	r1, [r4, #0]
 80048fe:	b90e      	cbnz	r6, 8004904 <_printf_i+0x114>
 8004900:	2d00      	cmp	r5, #0
 8004902:	d04b      	beq.n	800499c <_printf_i+0x1ac>
 8004904:	4615      	mov	r5, r2
 8004906:	fbb6 f1f3 	udiv	r1, r6, r3
 800490a:	fb03 6711 	mls	r7, r3, r1, r6
 800490e:	5dc7      	ldrb	r7, [r0, r7]
 8004910:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004914:	4637      	mov	r7, r6
 8004916:	42bb      	cmp	r3, r7
 8004918:	460e      	mov	r6, r1
 800491a:	d9f4      	bls.n	8004906 <_printf_i+0x116>
 800491c:	2b08      	cmp	r3, #8
 800491e:	d10b      	bne.n	8004938 <_printf_i+0x148>
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	07de      	lsls	r6, r3, #31
 8004924:	d508      	bpl.n	8004938 <_printf_i+0x148>
 8004926:	6923      	ldr	r3, [r4, #16]
 8004928:	6861      	ldr	r1, [r4, #4]
 800492a:	4299      	cmp	r1, r3
 800492c:	bfde      	ittt	le
 800492e:	2330      	movle	r3, #48	; 0x30
 8004930:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004934:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004938:	1b52      	subs	r2, r2, r5
 800493a:	6122      	str	r2, [r4, #16]
 800493c:	f8cd a000 	str.w	sl, [sp]
 8004940:	464b      	mov	r3, r9
 8004942:	aa03      	add	r2, sp, #12
 8004944:	4621      	mov	r1, r4
 8004946:	4640      	mov	r0, r8
 8004948:	f7ff fee4 	bl	8004714 <_printf_common>
 800494c:	3001      	adds	r0, #1
 800494e:	d14a      	bne.n	80049e6 <_printf_i+0x1f6>
 8004950:	f04f 30ff 	mov.w	r0, #4294967295
 8004954:	b004      	add	sp, #16
 8004956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495a:	6823      	ldr	r3, [r4, #0]
 800495c:	f043 0320 	orr.w	r3, r3, #32
 8004960:	6023      	str	r3, [r4, #0]
 8004962:	4833      	ldr	r0, [pc, #204]	; (8004a30 <_printf_i+0x240>)
 8004964:	2778      	movs	r7, #120	; 0x78
 8004966:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800496a:	6823      	ldr	r3, [r4, #0]
 800496c:	6829      	ldr	r1, [r5, #0]
 800496e:	061f      	lsls	r7, r3, #24
 8004970:	f851 6b04 	ldr.w	r6, [r1], #4
 8004974:	d402      	bmi.n	800497c <_printf_i+0x18c>
 8004976:	065f      	lsls	r7, r3, #25
 8004978:	bf48      	it	mi
 800497a:	b2b6      	uxthmi	r6, r6
 800497c:	07df      	lsls	r7, r3, #31
 800497e:	bf48      	it	mi
 8004980:	f043 0320 	orrmi.w	r3, r3, #32
 8004984:	6029      	str	r1, [r5, #0]
 8004986:	bf48      	it	mi
 8004988:	6023      	strmi	r3, [r4, #0]
 800498a:	b91e      	cbnz	r6, 8004994 <_printf_i+0x1a4>
 800498c:	6823      	ldr	r3, [r4, #0]
 800498e:	f023 0320 	bic.w	r3, r3, #32
 8004992:	6023      	str	r3, [r4, #0]
 8004994:	2310      	movs	r3, #16
 8004996:	e7a7      	b.n	80048e8 <_printf_i+0xf8>
 8004998:	4824      	ldr	r0, [pc, #144]	; (8004a2c <_printf_i+0x23c>)
 800499a:	e7e4      	b.n	8004966 <_printf_i+0x176>
 800499c:	4615      	mov	r5, r2
 800499e:	e7bd      	b.n	800491c <_printf_i+0x12c>
 80049a0:	682b      	ldr	r3, [r5, #0]
 80049a2:	6826      	ldr	r6, [r4, #0]
 80049a4:	6961      	ldr	r1, [r4, #20]
 80049a6:	1d18      	adds	r0, r3, #4
 80049a8:	6028      	str	r0, [r5, #0]
 80049aa:	0635      	lsls	r5, r6, #24
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	d501      	bpl.n	80049b4 <_printf_i+0x1c4>
 80049b0:	6019      	str	r1, [r3, #0]
 80049b2:	e002      	b.n	80049ba <_printf_i+0x1ca>
 80049b4:	0670      	lsls	r0, r6, #25
 80049b6:	d5fb      	bpl.n	80049b0 <_printf_i+0x1c0>
 80049b8:	8019      	strh	r1, [r3, #0]
 80049ba:	2300      	movs	r3, #0
 80049bc:	6123      	str	r3, [r4, #16]
 80049be:	4615      	mov	r5, r2
 80049c0:	e7bc      	b.n	800493c <_printf_i+0x14c>
 80049c2:	682b      	ldr	r3, [r5, #0]
 80049c4:	1d1a      	adds	r2, r3, #4
 80049c6:	602a      	str	r2, [r5, #0]
 80049c8:	681d      	ldr	r5, [r3, #0]
 80049ca:	6862      	ldr	r2, [r4, #4]
 80049cc:	2100      	movs	r1, #0
 80049ce:	4628      	mov	r0, r5
 80049d0:	f7fb fbfe 	bl	80001d0 <memchr>
 80049d4:	b108      	cbz	r0, 80049da <_printf_i+0x1ea>
 80049d6:	1b40      	subs	r0, r0, r5
 80049d8:	6060      	str	r0, [r4, #4]
 80049da:	6863      	ldr	r3, [r4, #4]
 80049dc:	6123      	str	r3, [r4, #16]
 80049de:	2300      	movs	r3, #0
 80049e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049e4:	e7aa      	b.n	800493c <_printf_i+0x14c>
 80049e6:	6923      	ldr	r3, [r4, #16]
 80049e8:	462a      	mov	r2, r5
 80049ea:	4649      	mov	r1, r9
 80049ec:	4640      	mov	r0, r8
 80049ee:	47d0      	blx	sl
 80049f0:	3001      	adds	r0, #1
 80049f2:	d0ad      	beq.n	8004950 <_printf_i+0x160>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	079b      	lsls	r3, r3, #30
 80049f8:	d413      	bmi.n	8004a22 <_printf_i+0x232>
 80049fa:	68e0      	ldr	r0, [r4, #12]
 80049fc:	9b03      	ldr	r3, [sp, #12]
 80049fe:	4298      	cmp	r0, r3
 8004a00:	bfb8      	it	lt
 8004a02:	4618      	movlt	r0, r3
 8004a04:	e7a6      	b.n	8004954 <_printf_i+0x164>
 8004a06:	2301      	movs	r3, #1
 8004a08:	4632      	mov	r2, r6
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	4640      	mov	r0, r8
 8004a0e:	47d0      	blx	sl
 8004a10:	3001      	adds	r0, #1
 8004a12:	d09d      	beq.n	8004950 <_printf_i+0x160>
 8004a14:	3501      	adds	r5, #1
 8004a16:	68e3      	ldr	r3, [r4, #12]
 8004a18:	9903      	ldr	r1, [sp, #12]
 8004a1a:	1a5b      	subs	r3, r3, r1
 8004a1c:	42ab      	cmp	r3, r5
 8004a1e:	dcf2      	bgt.n	8004a06 <_printf_i+0x216>
 8004a20:	e7eb      	b.n	80049fa <_printf_i+0x20a>
 8004a22:	2500      	movs	r5, #0
 8004a24:	f104 0619 	add.w	r6, r4, #25
 8004a28:	e7f5      	b.n	8004a16 <_printf_i+0x226>
 8004a2a:	bf00      	nop
 8004a2c:	08004bf5 	.word	0x08004bf5
 8004a30:	08004c06 	.word	0x08004c06

08004a34 <memmove>:
 8004a34:	4288      	cmp	r0, r1
 8004a36:	b510      	push	{r4, lr}
 8004a38:	eb01 0402 	add.w	r4, r1, r2
 8004a3c:	d902      	bls.n	8004a44 <memmove+0x10>
 8004a3e:	4284      	cmp	r4, r0
 8004a40:	4623      	mov	r3, r4
 8004a42:	d807      	bhi.n	8004a54 <memmove+0x20>
 8004a44:	1e43      	subs	r3, r0, #1
 8004a46:	42a1      	cmp	r1, r4
 8004a48:	d008      	beq.n	8004a5c <memmove+0x28>
 8004a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004a52:	e7f8      	b.n	8004a46 <memmove+0x12>
 8004a54:	4402      	add	r2, r0
 8004a56:	4601      	mov	r1, r0
 8004a58:	428a      	cmp	r2, r1
 8004a5a:	d100      	bne.n	8004a5e <memmove+0x2a>
 8004a5c:	bd10      	pop	{r4, pc}
 8004a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004a62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004a66:	e7f7      	b.n	8004a58 <memmove+0x24>

08004a68 <_sbrk_r>:
 8004a68:	b538      	push	{r3, r4, r5, lr}
 8004a6a:	4d06      	ldr	r5, [pc, #24]	; (8004a84 <_sbrk_r+0x1c>)
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	4604      	mov	r4, r0
 8004a70:	4608      	mov	r0, r1
 8004a72:	602b      	str	r3, [r5, #0]
 8004a74:	f7fb ffae 	bl	80009d4 <_sbrk>
 8004a78:	1c43      	adds	r3, r0, #1
 8004a7a:	d102      	bne.n	8004a82 <_sbrk_r+0x1a>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	b103      	cbz	r3, 8004a82 <_sbrk_r+0x1a>
 8004a80:	6023      	str	r3, [r4, #0]
 8004a82:	bd38      	pop	{r3, r4, r5, pc}
 8004a84:	200002d4 	.word	0x200002d4

08004a88 <memcpy>:
 8004a88:	440a      	add	r2, r1
 8004a8a:	4291      	cmp	r1, r2
 8004a8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a90:	d100      	bne.n	8004a94 <memcpy+0xc>
 8004a92:	4770      	bx	lr
 8004a94:	b510      	push	{r4, lr}
 8004a96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a9e:	4291      	cmp	r1, r2
 8004aa0:	d1f9      	bne.n	8004a96 <memcpy+0xe>
 8004aa2:	bd10      	pop	{r4, pc}

08004aa4 <_realloc_r>:
 8004aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa8:	4680      	mov	r8, r0
 8004aaa:	4614      	mov	r4, r2
 8004aac:	460e      	mov	r6, r1
 8004aae:	b921      	cbnz	r1, 8004aba <_realloc_r+0x16>
 8004ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ab4:	4611      	mov	r1, r2
 8004ab6:	f7ff bc49 	b.w	800434c <_malloc_r>
 8004aba:	b92a      	cbnz	r2, 8004ac8 <_realloc_r+0x24>
 8004abc:	f7ff fbda 	bl	8004274 <_free_r>
 8004ac0:	4625      	mov	r5, r4
 8004ac2:	4628      	mov	r0, r5
 8004ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ac8:	f000 f81b 	bl	8004b02 <_malloc_usable_size_r>
 8004acc:	4284      	cmp	r4, r0
 8004ace:	4607      	mov	r7, r0
 8004ad0:	d802      	bhi.n	8004ad8 <_realloc_r+0x34>
 8004ad2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ad6:	d812      	bhi.n	8004afe <_realloc_r+0x5a>
 8004ad8:	4621      	mov	r1, r4
 8004ada:	4640      	mov	r0, r8
 8004adc:	f7ff fc36 	bl	800434c <_malloc_r>
 8004ae0:	4605      	mov	r5, r0
 8004ae2:	2800      	cmp	r0, #0
 8004ae4:	d0ed      	beq.n	8004ac2 <_realloc_r+0x1e>
 8004ae6:	42bc      	cmp	r4, r7
 8004ae8:	4622      	mov	r2, r4
 8004aea:	4631      	mov	r1, r6
 8004aec:	bf28      	it	cs
 8004aee:	463a      	movcs	r2, r7
 8004af0:	f7ff ffca 	bl	8004a88 <memcpy>
 8004af4:	4631      	mov	r1, r6
 8004af6:	4640      	mov	r0, r8
 8004af8:	f7ff fbbc 	bl	8004274 <_free_r>
 8004afc:	e7e1      	b.n	8004ac2 <_realloc_r+0x1e>
 8004afe:	4635      	mov	r5, r6
 8004b00:	e7df      	b.n	8004ac2 <_realloc_r+0x1e>

08004b02 <_malloc_usable_size_r>:
 8004b02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b06:	1f18      	subs	r0, r3, #4
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	bfbc      	itt	lt
 8004b0c:	580b      	ldrlt	r3, [r1, r0]
 8004b0e:	18c0      	addlt	r0, r0, r3
 8004b10:	4770      	bx	lr
	...

08004b14 <_init>:
 8004b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b16:	bf00      	nop
 8004b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b1a:	bc08      	pop	{r3}
 8004b1c:	469e      	mov	lr, r3
 8004b1e:	4770      	bx	lr

08004b20 <_fini>:
 8004b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b22:	bf00      	nop
 8004b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b26:	bc08      	pop	{r3}
 8004b28:	469e      	mov	lr, r3
 8004b2a:	4770      	bx	lr
