B3.5.3 MPU Type Register, MPU_TYPE 
<P></P>
<P>The MPU_TYPE register characteristics are:<BR>Purpose: The MPU Type Register indicates how many regions the MPU support. Software can use it to determine if the processor implements an MPU.<BR>Usage: constraints There are no usage constraints.<BR>Configurations: Always implemented.<BR>Attributes: See Table B3-44 on page B3-765.</P>
<P>Figure B3-34 shows the MPU_TYPE register bit assignments.</P>
<P>&nbsp;&nbsp; |31&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp; 24|23&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 16|15&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 8|7&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp; 1|&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp; &nbsp;0&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; |<BR>&nbsp;&nbsp; |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Reserved&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; IREGION&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; DREGION&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | Reserved | SEPARATE |<BR>Figure B3-34 MPU_TYPE register bit assignments</P>
<P>Table B3-45 shows the MPU_TYPE register bit assignments.</P>
<P>Table B3-45 MPU_TYPE Register bit assignments</P>
<P>Bits&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Name&nbsp;&nbsp;&nbsp;&nbsp; Function<BR>[31:24] -&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Reserved<BR>[23:16] IREGION&nbsp; Instruction region. RAZ. ARMv7-M only supports a unified MPU.<BR><FONT class=extract>[15:8]&nbsp; &nbsp;DREGION&nbsp; Number of regions supported by the MPU. If this field reads-as-zero<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp;&nbsp;&nbsp; the processor does not implement an MPU.<BR></FONT>[7:1]&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;-&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;Reserved<BR>[0]&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; SEPARATE Indicates support for separate instruction and data address maps.<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; &nbsp;&nbsp;&nbsp; RAZ. ARMv7-M only supports a unified MPU.