--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml maze.twx maze.ncd -o maze.twr maze.pcf -ucf Nexys3.ucf

Design file:              maze.ncd
Physical constraint file: maze.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3007 paths analyzed, 449 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.337ns.
--------------------------------------------------------------------------------

Paths for end point d_down/button_cnt_13 (SLICE_X16Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_sync_1 (FF)
  Destination:          d_down/button_cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.336 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_sync_1 to d_down/button_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.447   d_up/button_sync_1
                                                       d_down/button_sync_1
    SLICE_X27Y37.A2      net (fanout=2)        1.305   d_down/button_sync_1
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.455   d_down/button_cnt<15>
                                                       d_down/button_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (1.161ns logic, 3.125ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_debounced (FF)
  Destination:          d_down/button_cnt_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_debounced to d_down/button_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.391   d_down/button_debounced
                                                       d_down/button_debounced
    SLICE_X27Y37.A4      net (fanout=5)        1.315   d_down/button_debounced
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.455   d_down/button_cnt<15>
                                                       d_down/button_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.105ns logic, 3.135ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point d_down/button_cnt_12 (SLICE_X16Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_sync_1 (FF)
  Destination:          d_down/button_cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.275ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.336 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_sync_1 to d_down/button_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.447   d_up/button_sync_1
                                                       d_down/button_sync_1
    SLICE_X27Y37.A2      net (fanout=2)        1.305   d_down/button_sync_1
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.444   d_down/button_cnt<15>
                                                       d_down/button_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (1.150ns logic, 3.125ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_debounced (FF)
  Destination:          d_down/button_cnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_debounced to d_down/button_cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.391   d_down/button_debounced
                                                       d_down/button_debounced
    SLICE_X27Y37.A4      net (fanout=5)        1.315   d_down/button_debounced
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.444   d_down/button_cnt<15>
                                                       d_down/button_cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.094ns logic, 3.135ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point d_down/button_cnt_14 (SLICE_X16Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_sync_1 (FF)
  Destination:          d_down/button_cnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.336 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_sync_1 to d_down/button_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y46.CQ      Tcko                  0.447   d_up/button_sync_1
                                                       d_down/button_sync_1
    SLICE_X27Y37.A2      net (fanout=2)        1.305   d_down/button_sync_1
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.421   d_down/button_cnt<15>
                                                       d_down/button_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (1.127ns logic, 3.125ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_down/button_debounced (FF)
  Destination:          d_down/button_cnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.336 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: d_down/button_debounced to d_down/button_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.CQ      Tcko                  0.391   d_down/button_debounced
                                                       d_down/button_debounced
    SLICE_X27Y37.A4      net (fanout=5)        1.315   d_down/button_debounced
    SLICE_X27Y37.A       Tilo                  0.259   d_down/button_debounced_button_sync_1_equal_4_o1
                                                       d_down/button_debounced_button_sync_1_equal_4_o11
    SLICE_X16Y48.SR      net (fanout=4)        1.820   d_down/button_debounced_button_sync_1_equal_4_o1
    SLICE_X16Y48.CLK     Tsrck                 0.421   d_down/button_cnt<15>
                                                       d_down/button_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (1.071ns logic, 3.135ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point d_down/button_cnt_15 (SLICE_X16Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_down/button_cnt_15 (FF)
  Destination:          d_down/button_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_down/button_cnt_15 to d_down/button_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.DQ      Tcko                  0.200   d_down/button_cnt<15>
                                                       d_down/button_cnt_15
    SLICE_X16Y48.D6      net (fanout=2)        0.022   d_down/button_cnt<15>
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.237   d_down/button_cnt<15>
                                                       d_down/button_cnt<15>_rt
                                                       d_down/Mcount_button_cnt_xor<15>
                                                       d_down/button_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point d_up/button_cnt_15 (SLICE_X20Y41.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_up/button_cnt_15 (FF)
  Destination:          d_up/button_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_up/button_cnt_15 to d_up/button_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.DQ      Tcko                  0.200   d_up/button_cnt<15>
                                                       d_up/button_cnt_15
    SLICE_X20Y41.D6      net (fanout=2)        0.023   d_up/button_cnt<15>
    SLICE_X20Y41.CLK     Tah         (-Th)    -0.237   d_up/button_cnt<15>
                                                       d_up/button_cnt<15>_rt
                                                       d_up/Mcount_button_cnt_xor<15>
                                                       d_up/button_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point d_right/button_cnt_15 (SLICE_X28Y38.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_right/button_cnt_15 (FF)
  Destination:          d_right/button_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_right/button_cnt_15 to d_right/button_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.DQ      Tcko                  0.200   d_right/button_cnt<15>
                                                       d_right/button_cnt_15
    SLICE_X28Y38.D6      net (fanout=2)        0.026   d_right/button_cnt<15>
    SLICE_X28Y38.CLK     Tah         (-Th)    -0.237   d_right/button_cnt<15>
                                                       d_right/button_cnt<15>_rt
                                                       d_right/Mcount_button_cnt_xor<15>
                                                       d_right/button_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d_up/button_sync_1/CLK
  Logical resource: d_left/Mshreg_button_sync_1/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: d_up/button_sync_1/CLK
  Logical resource: d_right/Mshreg_button_sync_1/CLK
  Location pin: SLICE_X18Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.337|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3007 paths, 0 nets, and 466 connections

Design statistics:
   Minimum period:   4.337ns{1}   (Maximum frequency: 230.574MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 08:15:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 225 MB



