// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        height_val_dout,
        height_val_num_data_valid,
        height_val_fifo_cap,
        height_val_empty_n,
        height_val_read,
        width_val_dout,
        width_val_num_data_valid,
        width_val_fifo_cap,
        width_val_empty_n,
        width_val_read,
        passthruStartX_val_dout,
        passthruStartX_val_num_data_valid,
        passthruStartX_val_fifo_cap,
        passthruStartX_val_empty_n,
        passthruStartX_val_read,
        passthruStartY_val_dout,
        passthruStartY_val_num_data_valid,
        passthruStartY_val_fifo_cap,
        passthruStartY_val_empty_n,
        passthruStartY_val_read,
        passthruEndX_val_dout,
        passthruEndX_val_num_data_valid,
        passthruEndX_val_fifo_cap,
        passthruEndX_val_empty_n,
        passthruEndX_val_read,
        passthruEndY_val_dout,
        passthruEndY_val_num_data_valid,
        passthruEndY_val_fifo_cap,
        passthruEndY_val_empty_n,
        passthruEndY_val_read,
        enableInput_val_dout,
        enableInput_val_num_data_valid,
        enableInput_val_fifo_cap,
        enableInput_val_empty_n,
        enableInput_val_read,
        patternId_val_dout,
        patternId_val_num_data_valid,
        patternId_val_fifo_cap,
        patternId_val_empty_n,
        patternId_val_read,
        ZplateHorContStart_val_dout,
        ZplateHorContStart_val_num_data_valid,
        ZplateHorContStart_val_fifo_cap,
        ZplateHorContStart_val_empty_n,
        ZplateHorContStart_val_read,
        ZplateHorContDelta_val_dout,
        ZplateHorContDelta_val_num_data_valid,
        ZplateHorContDelta_val_fifo_cap,
        ZplateHorContDelta_val_empty_n,
        ZplateHorContDelta_val_read,
        ZplateVerContStart_val_dout,
        ZplateVerContStart_val_num_data_valid,
        ZplateVerContStart_val_fifo_cap,
        ZplateVerContStart_val_empty_n,
        ZplateVerContStart_val_read,
        ZplateVerContDelta_val_dout,
        ZplateVerContDelta_val_num_data_valid,
        ZplateVerContDelta_val_fifo_cap,
        ZplateVerContDelta_val_empty_n,
        ZplateVerContDelta_val_read,
        dpDynamicRange_val_dout,
        dpDynamicRange_val_num_data_valid,
        dpDynamicRange_val_fifo_cap,
        dpDynamicRange_val_empty_n,
        dpDynamicRange_val_read,
        dpYUVCoef_val_dout,
        dpYUVCoef_val_num_data_valid,
        dpYUVCoef_val_fifo_cap,
        dpYUVCoef_val_empty_n,
        dpYUVCoef_val_read,
        motionSpeed_val_dout,
        motionSpeed_val_num_data_valid,
        motionSpeed_val_fifo_cap,
        motionSpeed_val_empty_n,
        motionSpeed_val_read,
        colorFormat_val_dout,
        colorFormat_val_num_data_valid,
        colorFormat_val_fifo_cap,
        colorFormat_val_empty_n,
        colorFormat_val_read,
        ovrlayYUV_din,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        height_val4_c_din,
        height_val4_c_num_data_valid,
        height_val4_c_fifo_cap,
        height_val4_c_full_n,
        height_val4_c_write,
        width_val7_c_din,
        width_val7_c_num_data_valid,
        width_val7_c_fifo_cap,
        width_val7_c_full_n,
        width_val7_c_write,
        colorFormat_val20_c_din,
        colorFormat_val20_c_num_data_valid,
        colorFormat_val20_c_fifo_cap,
        colorFormat_val20_c_full_n,
        colorFormat_val20_c_write,
        s
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [29:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [15:0] height_val_dout;
input  [2:0] height_val_num_data_valid;
input  [2:0] height_val_fifo_cap;
input   height_val_empty_n;
output   height_val_read;
input  [15:0] width_val_dout;
input  [2:0] width_val_num_data_valid;
input  [2:0] width_val_fifo_cap;
input   width_val_empty_n;
output   width_val_read;
input  [15:0] passthruStartX_val_dout;
input  [2:0] passthruStartX_val_num_data_valid;
input  [2:0] passthruStartX_val_fifo_cap;
input   passthruStartX_val_empty_n;
output   passthruStartX_val_read;
input  [15:0] passthruStartY_val_dout;
input  [2:0] passthruStartY_val_num_data_valid;
input  [2:0] passthruStartY_val_fifo_cap;
input   passthruStartY_val_empty_n;
output   passthruStartY_val_read;
input  [15:0] passthruEndX_val_dout;
input  [2:0] passthruEndX_val_num_data_valid;
input  [2:0] passthruEndX_val_fifo_cap;
input   passthruEndX_val_empty_n;
output   passthruEndX_val_read;
input  [15:0] passthruEndY_val_dout;
input  [2:0] passthruEndY_val_num_data_valid;
input  [2:0] passthruEndY_val_fifo_cap;
input   passthruEndY_val_empty_n;
output   passthruEndY_val_read;
input  [7:0] enableInput_val_dout;
input  [2:0] enableInput_val_num_data_valid;
input  [2:0] enableInput_val_fifo_cap;
input   enableInput_val_empty_n;
output   enableInput_val_read;
input  [7:0] patternId_val_dout;
input  [2:0] patternId_val_num_data_valid;
input  [2:0] patternId_val_fifo_cap;
input   patternId_val_empty_n;
output   patternId_val_read;
input  [15:0] ZplateHorContStart_val_dout;
input  [2:0] ZplateHorContStart_val_num_data_valid;
input  [2:0] ZplateHorContStart_val_fifo_cap;
input   ZplateHorContStart_val_empty_n;
output   ZplateHorContStart_val_read;
input  [15:0] ZplateHorContDelta_val_dout;
input  [2:0] ZplateHorContDelta_val_num_data_valid;
input  [2:0] ZplateHorContDelta_val_fifo_cap;
input   ZplateHorContDelta_val_empty_n;
output   ZplateHorContDelta_val_read;
input  [15:0] ZplateVerContStart_val_dout;
input  [2:0] ZplateVerContStart_val_num_data_valid;
input  [2:0] ZplateVerContStart_val_fifo_cap;
input   ZplateVerContStart_val_empty_n;
output   ZplateVerContStart_val_read;
input  [15:0] ZplateVerContDelta_val_dout;
input  [2:0] ZplateVerContDelta_val_num_data_valid;
input  [2:0] ZplateVerContDelta_val_fifo_cap;
input   ZplateVerContDelta_val_empty_n;
output   ZplateVerContDelta_val_read;
input  [7:0] dpDynamicRange_val_dout;
input  [2:0] dpDynamicRange_val_num_data_valid;
input  [2:0] dpDynamicRange_val_fifo_cap;
input   dpDynamicRange_val_empty_n;
output   dpDynamicRange_val_read;
input  [7:0] dpYUVCoef_val_dout;
input  [2:0] dpYUVCoef_val_num_data_valid;
input  [2:0] dpYUVCoef_val_fifo_cap;
input   dpYUVCoef_val_empty_n;
output   dpYUVCoef_val_read;
input  [7:0] motionSpeed_val_dout;
input  [2:0] motionSpeed_val_num_data_valid;
input  [2:0] motionSpeed_val_fifo_cap;
input   motionSpeed_val_empty_n;
output   motionSpeed_val_read;
input  [7:0] colorFormat_val_dout;
input  [2:0] colorFormat_val_num_data_valid;
input  [2:0] colorFormat_val_fifo_cap;
input   colorFormat_val_empty_n;
output   colorFormat_val_read;
output  [29:0] ovrlayYUV_din;
input  [4:0] ovrlayYUV_num_data_valid;
input  [4:0] ovrlayYUV_fifo_cap;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
output  [10:0] height_val4_c_din;
input  [2:0] height_val4_c_num_data_valid;
input  [2:0] height_val4_c_fifo_cap;
input   height_val4_c_full_n;
output   height_val4_c_write;
output  [10:0] width_val7_c_din;
input  [2:0] width_val7_c_num_data_valid;
input  [2:0] width_val7_c_fifo_cap;
input   width_val7_c_full_n;
output   width_val7_c_write;
output  [7:0] colorFormat_val20_c_din;
input  [2:0] colorFormat_val20_c_num_data_valid;
input  [2:0] colorFormat_val20_c_fifo_cap;
input   colorFormat_val20_c_full_n;
output   colorFormat_val20_c_write;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg srcYUV_read;
reg ovrlayYUV_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] rampStart;
reg   [15:0] rampVal_1;
reg   [9:0] rampVal;
reg   [7:0] hBarSel_4_0;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel_0;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3_0;
reg   [15:0] rampVal_2;
reg   [0:0] vBarSel_1;
reg   [2:0] hBarSel_5_0;
reg    height_val_blk_n;
reg    width_val_blk_n;
reg    passthruStartX_val_blk_n;
reg    passthruStartY_val_blk_n;
reg    passthruEndX_val_blk_n;
reg    passthruEndY_val_blk_n;
reg    enableInput_val_blk_n;
reg    patternId_val_blk_n;
reg    ZplateHorContStart_val_blk_n;
reg    ZplateHorContDelta_val_blk_n;
reg    ZplateVerContStart_val_blk_n;
reg    ZplateVerContDelta_val_blk_n;
reg    dpDynamicRange_val_blk_n;
reg    dpYUVCoef_val_blk_n;
reg    motionSpeed_val_blk_n;
reg    colorFormat_val_blk_n;
reg    height_val4_c_blk_n;
reg    width_val7_c_blk_n;
reg    colorFormat_val20_c_blk_n;
reg   [15:0] ZplateVerContDelta_val_read_reg_1384;
reg    ap_block_state1;
reg   [15:0] ZplateVerContStart_val_read_reg_1389;
reg   [15:0] ZplateHorContDelta_val_read_reg_1394;
reg   [15:0] ZplateHorContStart_val_read_reg_1399;
reg   [7:0] colorFormatLocal_reg_1404;
reg   [7:0] motionSpeed_val_read_reg_1411;
reg   [7:0] patternId_val_read_reg_1416;
reg   [15:0] passthruEndY_val_read_reg_1421;
reg   [15:0] passthruEndX_val_read_reg_1426;
reg   [15:0] passthruStartY_val_read_reg_1431;
reg   [15:0] passthruStartX_val_read_reg_1436;
reg   [15:0] loopWidth_reg_1441;
reg   [15:0] loopHeight_reg_1447;
wire   [0:0] cmp8_fu_735_p2;
reg   [0:0] cmp8_reg_1453;
wire   [13:0] empty_102_fu_741_p1;
reg   [13:0] empty_102_reg_1458;
wire   [0:0] icmp_fu_765_p2;
reg   [0:0] icmp_reg_1464;
reg   [9:0] tmp_1_reg_1469;
wire   [0:0] cmp54_i_fu_781_p2;
reg   [0:0] cmp54_i_reg_1474;
wire   [0:0] cmp121_i_fu_787_p2;
reg   [0:0] cmp121_i_reg_1479;
wire   [0:0] cmp2_i_fu_930_p2;
reg   [0:0] cmp2_i_reg_1484;
wire    ap_CS_fsm_state2;
wire   [9:0] conv2_i_i10_i267_fu_935_p3;
reg   [9:0] conv2_i_i10_i267_reg_1489;
wire   [2:0] conv2_i_i_i_cast_cast_fu_943_p3;
reg   [2:0] conv2_i_i_i_cast_cast_reg_1494;
wire   [9:0] conv2_i_i10_i270_fu_951_p3;
reg   [9:0] conv2_i_i10_i270_reg_1499;
wire   [6:0] conv2_i_i_i271_cast_cast_fu_959_p3;
reg   [6:0] conv2_i_i_i271_cast_cast_reg_1504;
wire   [4:0] conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3;
reg   [4:0] conv2_i_i10_i285_cast_cast_cast_cast_reg_1509;
wire   [9:0] conv2_i_i_i286_fu_975_p3;
reg   [9:0] conv2_i_i_i286_reg_1514;
wire   [9:0] conv2_i_i_i299_fu_983_p3;
reg   [9:0] conv2_i_i_i299_reg_1519;
wire   [9:0] conv2_i_i_i313_fu_991_p3;
reg   [9:0] conv2_i_i_i313_reg_1524;
reg   [10:0] barWidth_reg_1529;
wire   [9:0] barWidthMinSamples_fu_1032_p2;
reg   [9:0] barWidthMinSamples_reg_1535;
wire   [10:0] sub_i_i_i_fu_1044_p2;
reg   [10:0] sub_i_i_i_reg_1540;
wire   [16:0] sub35_i_fu_1050_p2;
reg   [16:0] sub35_i_reg_1545;
wire   [16:0] sub10_i_fu_1056_p2;
reg   [16:0] sub10_i_reg_1550;
reg   [9:0] rampStart_load_reg_1555;
wire   [9:0] outpix_10_fu_1066_p3;
reg   [9:0] outpix_10_reg_1562;
wire   [7:0] empty_104_fu_1078_p1;
reg   [7:0] empty_104_reg_1567;
wire   [15:0] shl_i_fu_1086_p3;
reg   [15:0] shl_i_reg_1572;
wire   [0:0] cmp136_i_fu_1094_p2;
reg   [0:0] cmp136_i_reg_1577;
reg   [15:0] y_1_reg_1582;
wire    ap_CS_fsm_state3;
reg   [9:0] outpix_load_reg_1595;
reg   [9:0] outpix_1_load_reg_1600;
reg   [9:0] outpix_2_load_reg_1605;
wire   [0:0] ult_fu_1126_p2;
reg   [0:0] ult_reg_1610;
wire   [0:0] cmp11_i_fu_1131_p2;
reg   [0:0] cmp11_i_reg_1615;
wire   [0:0] rev_fu_1182_p2;
reg   [0:0] rev_reg_1620;
wire    ap_CS_fsm_state4;
wire   [0:0] cmp_i371_fu_1188_p2;
reg   [0:0] cmp_i371_reg_1625;
reg   [1:0] colorSel_reg_1630;
reg   [0:0] tmp_32_reg_1635;
wire   [0:0] cmp12_i_fu_1215_p2;
reg   [0:0] cmp12_i_reg_1640;
wire   [9:0] add_i410_fu_1221_p2;
reg   [9:0] add_i410_reg_1645;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read;
wire   [29:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4;
reg   [0:0] rampVal_3_flag_0_reg_496;
wire    ap_CS_fsm_state6;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_512_p4;
reg   [0:0] hdata_flag_0_reg_508;
wire   [0:0] ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4;
reg   [0:0] rampVal_2_flag_0_reg_520;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [15:0] rampVal_3_new_0_fu_362;
reg   [15:0] rampVal_3_loc_0_fu_358;
reg   [15:0] rampVal_loc_0_fu_354;
reg   [7:0] hBarSel_4_0_loc_0_fu_350;
reg   [15:0] zonePlateVAddr_loc_0_fu_346;
reg   [7:0] vBarSel_loc_0_fu_342;
reg   [7:0] hBarSel_0_loc_0_fu_338;
reg   [15:0] hdata_new_0_fu_334;
reg   [15:0] hdata_loc_0_fu_330;
reg   [7:0] vBarSel_2_loc_0_fu_326;
reg   [7:0] hBarSel_3_0_loc_0_fu_322;
reg   [15:0] rampVal_2_new_0_fu_318;
reg   [15:0] rampVal_2_loc_0_fu_314;
reg   [7:0] vBarSel_3_loc_0_fu_310;
reg   [7:0] hBarSel_5_0_loc_0_fu_306;
reg   [9:0] outpix_2_fu_302;
reg   [9:0] outpix_1_fu_298;
reg   [9:0] outpix_fu_294;
reg   [9:0] p_0_0_0248_lcssa257_fu_286;
reg   [9:0] p_0_0_09246_lcssa254_fu_282;
reg   [9:0] p_0_0_010244_lcssa251_fu_278;
wire   [9:0] add_ln750_fu_1144_p2;
wire   [0:0] icmp_ln563_fu_1102_p2;
reg   [15:0] y_fu_290;
wire   [15:0] add_ln563_fu_1107_p2;
wire   [7:0] zext_ln563_fu_861_p1;
wire   [7:0] zext_ln1775_fu_853_p1;
wire   [7:0] zext_ln1687_fu_841_p1;
wire   [7:0] zext_ln1545_fu_825_p1;
wire   [7:0] zext_ln1412_fu_817_p1;
wire   [15:0] zext_ln1257_fu_801_p1;
reg    dpYUVCoef_val_read_local;
reg    dpDynamicRange_val_read_local;
reg    ZplateVerContDelta_val_read_local;
reg    ZplateVerContStart_val_read_local;
reg    ZplateHorContDelta_val_read_local;
reg    ZplateHorContStart_val_read_local;
reg    colorFormat_val_read_local;
reg    colorFormat_val20_c_write_local;
reg    motionSpeed_val_read_local;
reg    patternId_val_read_local;
reg    enableInput_val_read_local;
reg    passthruEndY_val_read_local;
reg    passthruEndX_val_read_local;
reg    passthruStartY_val_read_local;
reg    passthruStartX_val_read_local;
reg    width_val_read_local;
wire   [10:0] empty_fu_725_p1;
reg    width_val7_c_write_local;
reg    height_val_read_local;
wire   [10:0] empty_101_fu_730_p1;
reg    height_val4_c_write_local;
wire   [13:0] empty_103_fu_745_p1;
wire   [6:0] tmp_fu_755_p4;
wire   [13:0] add5_i_fu_749_p2;
wire   [13:0] add_i_fu_1002_p2;
wire   [13:0] add2_i_fu_1017_p2;
wire   [9:0] p_cast_fu_1022_p4;
wire   [10:0] barHeight_cast_fu_1041_p1;
wire   [16:0] width_val_cast14_fu_999_p1;
wire   [16:0] height_val_cast15_fu_1038_p1;
wire   [7:0] empty_105_fu_1082_p1;
wire   [16:0] zext_ln563_1_fu_1122_p1;
wire   [9:0] zext_ln750_fu_1141_p1;
wire   [9:0] empty_106_fu_1194_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 rampStart = 10'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 10'd0;
#0 hBarSel_4_0 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel_0 = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3_0 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 vBarSel_1 = 1'd0;
#0 hBarSel_5_0 = 3'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg = 1'b0;
#0 rampVal_3_loc_0_fu_358 = 16'd0;
#0 rampVal_loc_0_fu_354 = 16'd0;
#0 hBarSel_4_0_loc_0_fu_350 = 8'd0;
#0 zonePlateVAddr_loc_0_fu_346 = 16'd0;
#0 vBarSel_loc_0_fu_342 = 8'd0;
#0 hBarSel_0_loc_0_fu_338 = 8'd0;
#0 hdata_loc_0_fu_330 = 16'd0;
#0 vBarSel_2_loc_0_fu_326 = 8'd0;
#0 hBarSel_3_0_loc_0_fu_322 = 8'd0;
#0 rampVal_2_loc_0_fu_314 = 16'd0;
#0 vBarSel_3_loc_0_fu_310 = 8'd0;
#0 hBarSel_5_0_loc_0_fu_306 = 8'd0;
#0 y_fu_290 = 16'd0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready),
    .srcYUV_dout(srcYUV_dout),
    .srcYUV_num_data_valid(5'd0),
    .srcYUV_fifo_cap(5'd0),
    .srcYUV_empty_n(srcYUV_empty_n),
    .srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read),
    .ovrlayYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din),
    .ovrlayYUV_num_data_valid(5'd0),
    .ovrlayYUV_fifo_cap(5'd0),
    .ovrlayYUV_full_n(ovrlayYUV_full_n),
    .ovrlayYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_496),
    .hdata_flag_0(hdata_flag_0_reg_508),
    .rampVal_2_flag_0(rampVal_2_flag_0_reg_520),
    .outpix_2(outpix_2_load_reg_1605),
    .outpix_1(outpix_1_load_reg_1600),
    .outpix(outpix_load_reg_1595),
    .loopWidth(loopWidth_reg_1441),
    .conv2_i_i_i313(conv2_i_i_i313_reg_1524),
    .conv2_i_i_i299(conv2_i_i_i299_reg_1519),
    .conv2_i_i_i286(conv2_i_i_i286_reg_1514),
    .conv2_i_i_i271_cast_cast(conv2_i_i_i271_cast_cast_reg_1504),
    .conv2_i_i_i_cast_cast(conv2_i_i_i_cast_cast_reg_1494),
    .outpix_10(outpix_10_reg_1562),
    .conv2_i_i10_i285_cast_cast_cast_cast(conv2_i_i10_i285_cast_cast_cast_cast_reg_1509),
    .conv2_i_i10_i270(conv2_i_i10_i270_reg_1499),
    .conv2_i_i10_i267(conv2_i_i10_i267_reg_1489),
    .rampStart_1(rampStart_load_reg_1555),
    .cmp8(cmp8_reg_1453),
    .patternId_val_load(patternId_val_read_reg_1416),
    .Zplate_Hor_Control_Start(ZplateHorContStart_val_read_reg_1399),
    .cmp2_i(cmp2_i_reg_1484),
    .outpix_9_cast(rampStart_load_reg_1555),
    .y(y_1_reg_1582),
    .colorFormatLocal(colorFormatLocal_reg_1404),
    .empty_44(empty_104_reg_1567),
    .barWidth_cast(barWidth_reg_1529),
    .barWidth(barWidth_reg_1529),
    .shl_i(shl_i_reg_1572),
    .Zplate_Hor_Control_Delta(ZplateHorContDelta_val_read_reg_1394),
    .Zplate_Ver_Control_Start(ZplateVerContStart_val_read_reg_1389),
    .cmp12_i(cmp12_i_reg_1640),
    .Zplate_Ver_Control_Delta(ZplateVerContDelta_val_read_reg_1384),
    .sub_i_i_i(sub_i_i_i_reg_1540),
    .barWidthMinSamples(barWidthMinSamples_reg_1535),
    .cmp11_i(cmp11_i_reg_1615),
    .cmp_i371(cmp_i371_reg_1625),
    .sub35_i(sub35_i_reg_1545),
    .add_i410(add_i410_reg_1645),
    .icmp(icmp_reg_1464),
    .empty(tmp_32_reg_1635),
    .colorSel_cast(colorSel_reg_1630),
    .cmp54_i(cmp54_i_reg_1474),
    .cmp136_i(cmp136_i_reg_1577),
    .cmp121_i(cmp121_i_reg_1479),
    .passthruEndX_val_load(passthruEndX_val_read_reg_1426),
    .passthruStartX_val_load(passthruStartX_val_read_reg_1436),
    .passthruStartY_val_load(passthruStartY_val_read_reg_1431),
    .rev(rev_reg_1620),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out_i(rampVal_3_loc_0_fu_358),
    .rampVal_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o),
    .rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld),
    .rampVal_loc_1_out_i(rampVal_loc_0_fu_354),
    .rampVal_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o),
    .rampVal_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld),
    .hBarSel_4_0_loc_1_out_i(hBarSel_4_0_loc_0_fu_350),
    .hBarSel_4_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o),
    .hBarSel_4_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld),
    .zonePlateVAddr_loc_1_out_i(zonePlateVAddr_loc_0_fu_346),
    .zonePlateVAddr_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o),
    .zonePlateVAddr_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld),
    .vBarSel_loc_1_out_i(vBarSel_loc_0_fu_342),
    .vBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o),
    .vBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld),
    .hBarSel_0_loc_1_out_i(hBarSel_0_loc_0_fu_338),
    .hBarSel_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o),
    .hBarSel_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out_i(hdata_loc_0_fu_330),
    .hdata_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o),
    .hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld),
    .vBarSel_2_loc_1_out_i(vBarSel_2_loc_0_fu_326),
    .vBarSel_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o),
    .vBarSel_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld),
    .hBarSel_3_0_loc_1_out_i(hBarSel_3_0_loc_0_fu_322),
    .hBarSel_3_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o),
    .hBarSel_3_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld),
    .rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out),
    .rampVal_2_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out_ap_vld),
    .rampVal_2_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out),
    .rampVal_2_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld),
    .rampVal_2_loc_1_out_i(rampVal_2_loc_0_fu_314),
    .rampVal_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o),
    .rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld),
    .vBarSel_3_loc_1_out_i(vBarSel_3_loc_0_fu_310),
    .vBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o),
    .vBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld),
    .hBarSel_5_0_loc_1_out_i(hBarSel_5_0_loc_0_fu_306),
    .hBarSel_5_0_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o),
    .hBarSel_5_0_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld),
    .outpix_5_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out),
    .outpix_5_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld),
    .outpix_4_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out),
    .outpix_4_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld),
    .outpix_3_out(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out),
    .outpix_3_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld),
    .p_0_0_0247_out_i(p_0_0_0248_lcssa257_fu_286),
    .p_0_0_0247_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o),
    .p_0_0_0247_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld),
    .p_0_0_09245_out_i(p_0_0_09246_lcssa254_fu_282),
    .p_0_0_09245_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o),
    .p_0_0_09245_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld),
    .p_0_0_010243_out_i(p_0_0_010244_lcssa251_fu_278),
    .p_0_0_010243_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o),
    .p_0_0_010243_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld),
    .hBarSel_4_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0),
    .hBarSel_4_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld),
    .hBarSel_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0),
    .hBarSel_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld),
    .vBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel),
    .vBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld),
    .hBarSel_3_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0),
    .hBarSel_3_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld),
    .vBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2),
    .vBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld),
    .hBarSel_5_0(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0),
    .hBarSel_5_0_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld),
    .vBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1),
    .vBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln563_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_0_loc_0_fu_338 <= zext_ln1545_fu_825_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_0_loc_0_fu_338 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_3_0_loc_0_fu_322 <= zext_ln1687_fu_841_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_3_0_loc_0_fu_322 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_0_loc_0_fu_350 <= hBarSel_4_0;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_4_0_loc_0_fu_350 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_5_0_loc_0_fu_306 <= zext_ln563_fu_861_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_5_0_loc_0_fu_306 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        hdata_flag_0_reg_508 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        hdata_flag_0_reg_508 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_loc_0_fu_330 <= hdata;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hdata_loc_0_fu_330 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rampVal_2_flag_0_reg_520 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rampVal_2_flag_0_reg_520 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_loc_0_fu_314 <= rampVal_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal_2_loc_0_fu_314 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rampVal_3_flag_0_reg_496 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_flag_1_out;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rampVal_3_flag_0_reg_496 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_loc_0_fu_358 <= rampVal_1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal_3_loc_0_fu_358 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_loc_0_fu_354 <= zext_ln1257_fu_801_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal_loc_0_fu_354 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_2_loc_0_fu_326 <= vBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel_2_loc_0_fu_326 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_3_loc_0_fu_310 <= zext_ln1775_fu_853_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel_3_loc_0_fu_310 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_loc_0_fu_342 <= zext_ln1412_fu_817_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel_loc_0_fu_342 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_290 <= 16'd0;
    end else if (((icmp_ln563_fu_1102_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        y_fu_290 <= add_ln563_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_346 <= zonePlateVAddr;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        zonePlateVAddr_loc_0_fu_346 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_read_reg_1394 <= ZplateHorContDelta_val_dout;
        ZplateHorContStart_val_read_reg_1399 <= ZplateHorContStart_val_dout;
        ZplateVerContDelta_val_read_reg_1384 <= ZplateVerContDelta_val_dout;
        ZplateVerContStart_val_read_reg_1389 <= ZplateVerContStart_val_dout;
        cmp121_i_reg_1479 <= cmp121_i_fu_787_p2;
        cmp54_i_reg_1474 <= cmp54_i_fu_781_p2;
        cmp8_reg_1453 <= cmp8_fu_735_p2;
        colorFormatLocal_reg_1404 <= colorFormat_val_dout;
        empty_102_reg_1458 <= empty_102_fu_741_p1;
        icmp_reg_1464 <= icmp_fu_765_p2;
        loopHeight_reg_1447 <= height_val_dout;
        loopWidth_reg_1441 <= width_val_dout;
        motionSpeed_val_read_reg_1411 <= motionSpeed_val_dout;
        passthruEndX_val_read_reg_1426 <= passthruEndX_val_dout;
        passthruEndY_val_read_reg_1421 <= passthruEndY_val_dout;
        passthruStartX_val_read_reg_1436 <= passthruStartX_val_dout;
        passthruStartY_val_read_reg_1431 <= passthruStartY_val_dout;
        patternId_val_read_reg_1416 <= patternId_val_dout;
        tmp_1_reg_1469 <= {{add5_i_fu_749_p2[13:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_i410_reg_1645 <= add_i410_fu_1221_p2;
        cmp12_i_reg_1640 <= cmp12_i_fu_1215_p2;
        cmp_i371_reg_1625 <= cmp_i371_fu_1188_p2;
        colorSel_reg_1630 <= {{y_1_reg_1582[7:6]}};
        rev_reg_1620 <= rev_fu_1182_p2;
        tmp_32_reg_1635 <= y_1_reg_1582[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        barWidthMinSamples_reg_1535 <= barWidthMinSamples_fu_1032_p2;
        barWidth_reg_1529 <= {{add_i_fu_1002_p2[13:3]}};
        cmp136_i_reg_1577 <= cmp136_i_fu_1094_p2;
        cmp2_i_reg_1484 <= cmp2_i_fu_930_p2;
        conv2_i_i10_i267_reg_1489[3 : 0] <= conv2_i_i10_i267_fu_935_p3[3 : 0];
conv2_i_i10_i267_reg_1489[7 : 6] <= conv2_i_i10_i267_fu_935_p3[7 : 6];
conv2_i_i10_i267_reg_1489[9] <= conv2_i_i10_i267_fu_935_p3[9];
        conv2_i_i10_i270_reg_1499[2] <= conv2_i_i10_i270_fu_951_p3[2];
conv2_i_i10_i270_reg_1499[4] <= conv2_i_i10_i270_fu_951_p3[4];
conv2_i_i10_i270_reg_1499[6] <= conv2_i_i10_i270_fu_951_p3[6];
conv2_i_i10_i270_reg_1499[9] <= conv2_i_i10_i270_fu_951_p3[9];
        conv2_i_i10_i285_cast_cast_cast_cast_reg_1509[2] <= conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3[2];
conv2_i_i10_i285_cast_cast_cast_cast_reg_1509[4] <= conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3[4];
        conv2_i_i_i271_cast_cast_reg_1504[2] <= conv2_i_i_i271_cast_cast_fu_959_p3[2];
conv2_i_i_i271_cast_cast_reg_1504[4] <= conv2_i_i_i271_cast_cast_fu_959_p3[4];
conv2_i_i_i271_cast_cast_reg_1504[6] <= conv2_i_i_i271_cast_cast_fu_959_p3[6];
        conv2_i_i_i286_reg_1514[1 : 0] <= conv2_i_i_i286_fu_975_p3[1 : 0];
conv2_i_i_i286_reg_1514[4] <= conv2_i_i_i286_fu_975_p3[4];
conv2_i_i_i286_reg_1514[6] <= conv2_i_i_i286_fu_975_p3[6];
conv2_i_i_i286_reg_1514[9] <= conv2_i_i_i286_fu_975_p3[9];
        conv2_i_i_i299_reg_1519[9] <= conv2_i_i_i299_fu_983_p3[9];
        conv2_i_i_i313_reg_1524[8 : 0] <= conv2_i_i_i313_fu_991_p3[8 : 0];
        conv2_i_i_i_cast_cast_reg_1494[2] <= conv2_i_i_i_cast_cast_fu_943_p3[2];
        empty_104_reg_1567 <= empty_104_fu_1078_p1;
        outpix_10_reg_1562 <= outpix_10_fu_1066_p3;
        rampStart_load_reg_1555 <= rampStart;
        shl_i_reg_1572[15 : 8] <= shl_i_fu_1086_p3[15 : 8];
        sub10_i_reg_1550 <= sub10_i_fu_1056_p2;
        sub35_i_reg_1545 <= sub35_i_fu_1050_p2;
        sub_i_i_i_reg_1540 <= sub_i_i_i_fu_1044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp11_i_reg_1615 <= cmp11_i_fu_1131_p2;
        outpix_1_load_reg_1600 <= outpix_1_fu_298;
        outpix_2_load_reg_1605 <= outpix_2_fu_302;
        outpix_load_reg_1595 <= outpix_fu_294;
        ult_reg_1610 <= ult_fu_1126_p2;
        y_1_reg_1582 <= y_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_3_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_4_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hBarSel_5_0 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hBarSel_5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (ap_phi_mux_hdata_flag_0_phi_fu_512_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        hdata <= hdata_new_0_fu_334;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        hdata_new_0_fu_334 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_hdata_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        outpix_1_fu_298 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        outpix_2_fu_302 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        outpix_fu_294 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_outpix_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_0_010244_lcssa251_fu_278 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_010243_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_0_0248_lcssa257_fu_286 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_0247_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_0_0_09246_lcssa254_fu_282 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_p_0_0_09245_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampStart <= add_ln750_fu_1144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampVal_1 <= rampVal_3_new_0_fu_362;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        rampVal_2 <= rampVal_2_new_0_fu_318;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal_2_new_0_fu_318 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_2_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        rampVal_3_new_0_fu_362 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_vBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_zonePlateVAddr;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_blk_n = ZplateHorContDelta_val_empty_n;
    end else begin
        ZplateHorContDelta_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContDelta_val_read_local = 1'b1;
    end else begin
        ZplateHorContDelta_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContStart_val_blk_n = ZplateHorContStart_val_empty_n;
    end else begin
        ZplateHorContStart_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateHorContStart_val_read_local = 1'b1;
    end else begin
        ZplateHorContStart_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContDelta_val_blk_n = ZplateVerContDelta_val_empty_n;
    end else begin
        ZplateVerContDelta_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContDelta_val_read_local = 1'b1;
    end else begin
        ZplateVerContDelta_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContStart_val_blk_n = ZplateVerContStart_val_empty_n;
    end else begin
        ZplateVerContStart_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ZplateVerContStart_val_read_local = 1'b1;
    end else begin
        ZplateVerContStart_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln563_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val20_c_blk_n = colorFormat_val20_c_full_n;
    end else begin
        colorFormat_val20_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val20_c_write_local = 1'b1;
    end else begin
        colorFormat_val20_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_blk_n = colorFormat_val_empty_n;
    end else begin
        colorFormat_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        colorFormat_val_read_local = 1'b1;
    end else begin
        colorFormat_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dpDynamicRange_val_blk_n = dpDynamicRange_val_empty_n;
    end else begin
        dpDynamicRange_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        dpDynamicRange_val_read_local = 1'b1;
    end else begin
        dpDynamicRange_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        dpYUVCoef_val_blk_n = dpYUVCoef_val_empty_n;
    end else begin
        dpYUVCoef_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        dpYUVCoef_val_read_local = 1'b1;
    end else begin
        dpYUVCoef_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val_blk_n = enableInput_val_empty_n;
    end else begin
        enableInput_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        enableInput_val_read_local = 1'b1;
    end else begin
        enableInput_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val4_c_blk_n = height_val4_c_full_n;
    end else begin
        height_val4_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val4_c_write_local = 1'b1;
    end else begin
        height_val4_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val_blk_n = height_val_empty_n;
    end else begin
        height_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        height_val_read_local = 1'b1;
    end else begin
        height_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val_blk_n = motionSpeed_val_empty_n;
    end else begin
        motionSpeed_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        motionSpeed_val_read_local = 1'b1;
    end else begin
        motionSpeed_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ovrlayYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_write;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndX_val_blk_n = passthruEndX_val_empty_n;
    end else begin
        passthruEndX_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndX_val_read_local = 1'b1;
    end else begin
        passthruEndX_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndY_val_blk_n = passthruEndY_val_empty_n;
    end else begin
        passthruEndY_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruEndY_val_read_local = 1'b1;
    end else begin
        passthruEndY_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartX_val_blk_n = passthruStartX_val_empty_n;
    end else begin
        passthruStartX_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartX_val_read_local = 1'b1;
    end else begin
        passthruStartX_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartY_val_blk_n = passthruStartY_val_empty_n;
    end else begin
        passthruStartY_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        passthruStartY_val_read_local = 1'b1;
    end else begin
        passthruStartY_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        patternId_val_blk_n = patternId_val_empty_n;
    end else begin
        patternId_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        patternId_val_read_local = 1'b1;
    end else begin
        patternId_val_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        srcYUV_read = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_srcYUV_read;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val7_c_blk_n = width_val7_c_full_n;
    end else begin
        width_val7_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val7_c_write_local = 1'b1;
    end else begin
        width_val7_c_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val_blk_n = width_val_empty_n;
    end else begin
        width_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        width_val_read_local = 1'b1;
    end else begin
        width_val_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln563_fu_1102_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ZplateHorContDelta_val_read = ZplateHorContDelta_val_read_local;

assign ZplateHorContStart_val_read = ZplateHorContStart_val_read_local;

assign ZplateVerContDelta_val_read = ZplateVerContDelta_val_read_local;

assign ZplateVerContStart_val_read = ZplateVerContStart_val_read_local;

assign add2_i_fu_1017_p2 = (empty_102_reg_1458 + 14'd15);

assign add5_i_fu_749_p2 = (empty_103_fu_745_p1 + 14'd15);

assign add_i410_fu_1221_p2 = (rampStart_load_reg_1555 + empty_106_fu_1194_p1);

assign add_i_fu_1002_p2 = (empty_102_reg_1458 + 14'd7);

assign add_ln563_fu_1107_p2 = (y_fu_290 + 16'd1);

assign add_ln750_fu_1144_p2 = (rampStart + zext_ln750_fu_1141_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((patternId_val_empty_n == 1'b0) | (enableInput_val_empty_n == 1'b0) | (passthruEndY_val_empty_n == 1'b0) | (passthruEndX_val_empty_n == 1'b0) | (passthruStartY_val_empty_n == 1'b0) | (passthruStartX_val_empty_n == 1'b0) | (width_val_empty_n == 1'b0) | (height_val_empty_n == 1'b0) | (1'b0 == ZplateVerContStart_val_empty_n) | (1'b0 == ZplateHorContDelta_val_empty_n) | (1'b0 == ZplateHorContStart_val_empty_n) | (1'b0 == ZplateVerContDelta_val_empty_n) | (ap_done_reg == 1'b1) | (colorFormat_val20_c_full_n == 1'b0) | (width_val7_c_full_n == 1'b0) | (height_val4_c_full_n == 1'b0) | (colorFormat_val_empty_n == 1'b0) | (motionSpeed_val_empty_n == 1'b0) | (ap_start == 1'b0) | (dpYUVCoef_val_empty_n == 1'b0) | (dpDynamicRange_val_empty_n == 1'b0));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_512_p4 = hdata_flag_0_reg_508;

assign ap_phi_mux_rampVal_2_flag_0_phi_fu_524_p4 = rampVal_2_flag_0_reg_520;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_500_p4 = rampVal_3_flag_0_reg_496;

assign barHeight_cast_fu_1041_p1 = tmp_1_reg_1469;

assign barWidthMinSamples_fu_1032_p2 = ($signed(p_cast_fu_1022_p4) + $signed(10'd1023));

assign cmp11_i_fu_1131_p2 = ((sub10_i_reg_1550 == zext_ln563_1_fu_1122_p1) ? 1'b1 : 1'b0);

assign cmp121_i_fu_787_p2 = ((dpYUVCoef_val_dout == 8'd0) ? 1'b1 : 1'b0);

assign cmp12_i_fu_1215_p2 = ((y_1_reg_1582 != 16'd0) ? 1'b1 : 1'b0);

assign cmp136_i_fu_1094_p2 = ((colorFormatLocal_reg_1404 != 8'd1) ? 1'b1 : 1'b0);

assign cmp2_i_fu_930_p2 = ((colorFormatLocal_reg_1404 == 8'd0) ? 1'b1 : 1'b0);

assign cmp54_i_fu_781_p2 = ((dpDynamicRange_val_dout == 8'd0) ? 1'b1 : 1'b0);

assign cmp8_fu_735_p2 = ((enableInput_val_dout != 8'd0) ? 1'b1 : 1'b0);

assign cmp_i371_fu_1188_p2 = ((y_1_reg_1582 == 16'd0) ? 1'b1 : 1'b0);

assign colorFormat_val20_c_din = colorFormat_val_dout;

assign colorFormat_val20_c_write = colorFormat_val20_c_write_local;

assign colorFormat_val_read = colorFormat_val_read_local;

assign conv2_i_i10_i267_fu_935_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 10'd1023 : 10'd304);

assign conv2_i_i10_i270_fu_951_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 10'd0 : 10'd596);

assign conv2_i_i10_i285_cast_cast_cast_cast_fu_967_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 5'd0 : 5'd20);

assign conv2_i_i_i271_cast_cast_fu_959_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 7'd0 : 7'd84);

assign conv2_i_i_i286_fu_975_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 10'd1023 : 10'd428);

assign conv2_i_i_i299_fu_983_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 10'd0 : 10'd512);

assign conv2_i_i_i313_fu_991_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 10'd1023 : 10'd512);

assign conv2_i_i_i_cast_cast_fu_943_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign dpDynamicRange_val_read = dpDynamicRange_val_read_local;

assign dpYUVCoef_val_read = dpYUVCoef_val_read_local;

assign empty_101_fu_730_p1 = height_val_dout[10:0];

assign empty_102_fu_741_p1 = width_val_dout[13:0];

assign empty_103_fu_745_p1 = height_val_dout[13:0];

assign empty_104_fu_1078_p1 = s[7:0];

assign empty_105_fu_1082_p1 = rampStart[7:0];

assign empty_106_fu_1194_p1 = y_1_reg_1582[9:0];

assign empty_fu_725_p1 = width_val_dout[10:0];

assign enableInput_val_read = enableInput_val_read_local;

assign grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ap_start_reg;

assign height_val4_c_din = empty_101_fu_730_p1;

assign height_val4_c_write = height_val4_c_write_local;

assign height_val_cast15_fu_1038_p1 = loopHeight_reg_1447;

assign height_val_read = height_val_read_local;

assign icmp_fu_765_p2 = ((tmp_fu_755_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln563_fu_1102_p2 = ((y_fu_290 == loopHeight_reg_1447) ? 1'b1 : 1'b0);

assign motionSpeed_val_read = motionSpeed_val_read_local;

assign outpix_10_fu_1066_p3 = ((cmp2_i_fu_930_p2[0:0] == 1'b1) ? rampStart : 10'd512);

assign ovrlayYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_532_ovrlayYUV_din;

assign p_cast_fu_1022_p4 = {{add2_i_fu_1017_p2[13:4]}};

assign passthruEndX_val_read = passthruEndX_val_read_local;

assign passthruEndY_val_read = passthruEndY_val_read_local;

assign passthruStartX_val_read = passthruStartX_val_read_local;

assign passthruStartY_val_read = passthruStartY_val_read_local;

assign patternId_val_read = patternId_val_read_local;

assign rev_fu_1182_p2 = (ult_reg_1610 ^ 1'd1);

assign shl_i_fu_1086_p3 = {{empty_105_fu_1082_p1}, {8'd0}};

assign sub10_i_fu_1056_p2 = ($signed(height_val_cast15_fu_1038_p1) + $signed(17'd131071));

assign sub35_i_fu_1050_p2 = ($signed(width_val_cast14_fu_999_p1) + $signed(17'd131071));

assign sub_i_i_i_fu_1044_p2 = ($signed(barHeight_cast_fu_1041_p1) + $signed(11'd2047));

assign tmp_fu_755_p4 = {{colorFormat_val_dout[7:1]}};

assign ult_fu_1126_p2 = ((y_fu_290 < passthruEndY_val_read_reg_1421) ? 1'b1 : 1'b0);

assign width_val7_c_din = empty_fu_725_p1;

assign width_val7_c_write = width_val7_c_write_local;

assign width_val_cast14_fu_999_p1 = loopWidth_reg_1441;

assign width_val_read = width_val_read_local;

assign zext_ln1257_fu_801_p1 = rampVal;

assign zext_ln1412_fu_817_p1 = vBarSel;

assign zext_ln1545_fu_825_p1 = hBarSel_0;

assign zext_ln1687_fu_841_p1 = hBarSel_3_0;

assign zext_ln1775_fu_853_p1 = vBarSel_1;

assign zext_ln563_1_fu_1122_p1 = y_fu_290;

assign zext_ln563_fu_861_p1 = hBarSel_5_0;

assign zext_ln750_fu_1141_p1 = motionSpeed_val_read_reg_1411;

always @ (posedge ap_clk) begin
    conv2_i_i10_i267_reg_1489[5:4] <= 2'b11;
    conv2_i_i10_i267_reg_1489[8] <= 1'b1;
    conv2_i_i_i_cast_cast_reg_1494[1:0] <= 2'b00;
    conv2_i_i10_i270_reg_1499[1:0] <= 2'b00;
    conv2_i_i10_i270_reg_1499[3:3] <= 1'b0;
    conv2_i_i10_i270_reg_1499[5:5] <= 1'b0;
    conv2_i_i10_i270_reg_1499[8:7] <= 2'b00;
    conv2_i_i_i271_cast_cast_reg_1504[1:0] <= 2'b00;
    conv2_i_i_i271_cast_cast_reg_1504[3:3] <= 1'b0;
    conv2_i_i_i271_cast_cast_reg_1504[5] <= 1'b0;
    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509[1:0] <= 2'b00;
    conv2_i_i10_i285_cast_cast_cast_cast_reg_1509[3] <= 1'b0;
    conv2_i_i_i286_reg_1514[3:2] <= 2'b11;
    conv2_i_i_i286_reg_1514[5:5] <= 1'b1;
    conv2_i_i_i286_reg_1514[8:7] <= 2'b11;
    conv2_i_i_i299_reg_1519[8:0] <= 9'b000000000;
    conv2_i_i_i313_reg_1524[9] <= 1'b1;
    shl_i_reg_1572[7:0] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_0_tpgBackground
