// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_ftmap,
        conv3_weights,
        conv3_biases_0_0_val,
        output_ftmap,
        grp_fu_822_p_din0,
        grp_fu_822_p_din1,
        grp_fu_822_p_opcode,
        grp_fu_822_p_dout0,
        grp_fu_822_p_ce,
        grp_fu_830_p_din0,
        grp_fu_830_p_din1,
        grp_fu_830_p_dout0,
        grp_fu_830_p_ce
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_ftmap;
input  [63:0] conv3_weights;
input  [31:0] conv3_biases_0_0_val;
input  [63:0] output_ftmap;
output  [31:0] grp_fu_822_p_din0;
output  [31:0] grp_fu_822_p_din1;
output  [1:0] grp_fu_822_p_opcode;
input  [31:0] grp_fu_822_p_dout0;
output   grp_fu_822_p_ce;
output  [31:0] grp_fu_830_p_din0;
output  [31:0] grp_fu_830_p_din1;
input  [31:0] grp_fu_830_p_dout0;
output   grp_fu_830_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_AWVALID;
reg m_axi_gmem_WVALID;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg[0:0] m_axi_gmem_ARID;
reg[31:0] m_axi_gmem_ARLEN;
reg[2:0] m_axi_gmem_ARSIZE;
reg[1:0] m_axi_gmem_ARBURST;
reg[1:0] m_axi_gmem_ARLOCK;
reg[3:0] m_axi_gmem_ARCACHE;
reg[2:0] m_axi_gmem_ARPROT;
reg[3:0] m_axi_gmem_ARQOS;
reg[3:0] m_axi_gmem_ARREGION;
reg[0:0] m_axi_gmem_ARUSER;
reg m_axi_gmem_RREADY;
reg m_axi_gmem_BREADY;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] output_fm_buffer_0_address0;
reg    output_fm_buffer_0_ce0;
reg    output_fm_buffer_0_we0;
reg   [31:0] output_fm_buffer_0_d0;
wire   [31:0] output_fm_buffer_0_q0;
reg   [11:0] input_fm_buffer_address0;
reg    input_fm_buffer_ce0;
reg    input_fm_buffer_we0;
reg   [31:0] input_fm_buffer_d0;
wire   [31:0] input_fm_buffer_q0;
reg    input_fm_buffer_ce1;
wire   [31:0] input_fm_buffer_q1;
wire   [7:0] add_ln31_1_fu_228_p2;
reg   [7:0] add_ln31_1_reg_414;
wire    ap_CS_fsm_state2;
wire   [3:0] select_ln31_fu_252_p3;
reg   [3:0] select_ln31_reg_419;
wire   [0:0] icmp_ln31_fu_222_p2;
wire   [7:0] select_ln31_1_fu_276_p3;
reg   [7:0] select_ln31_1_reg_426;
wire   [3:0] select_ln31_2_fu_284_p3;
reg   [3:0] select_ln31_2_reg_432;
wire   [7:0] p_shl1_fu_292_p3;
reg   [7:0] p_shl1_reg_439;
wire   [11:0] add_ln40_1_fu_300_p2;
reg   [11:0] add_ln40_1_reg_444;
wire    ap_CS_fsm_state3;
wire   [2:0] add_ln40_fu_312_p2;
reg   [2:0] add_ln40_reg_452;
wire   [1:0] trunc_ln103_fu_318_p1;
reg   [1:0] trunc_ln103_reg_457;
wire   [0:0] icmp_ln40_fu_306_p2;
wire   [4:0] shl_ln1_fu_340_p3;
reg   [4:0] shl_ln1_reg_462;
wire    ap_CS_fsm_state5;
wire   [7:0] tmp1_fu_348_p3;
reg   [7:0] tmp1_reg_468;
wire   [11:0] empty_fu_364_p2;
reg   [11:0] empty_reg_473;
wire    ap_CS_fsm_state6;
wire    grp_conv3_Pipeline_1_fu_151_ap_start;
wire    grp_conv3_Pipeline_1_fu_151_ap_done;
wire    grp_conv3_Pipeline_1_fu_151_ap_idle;
wire    grp_conv3_Pipeline_1_fu_151_ap_ready;
wire   [11:0] grp_conv3_Pipeline_1_fu_151_input_fm_buffer_address0;
wire    grp_conv3_Pipeline_1_fu_151_input_fm_buffer_ce0;
wire    grp_conv3_Pipeline_1_fu_151_input_fm_buffer_we0;
wire   [31:0] grp_conv3_Pipeline_1_fu_151_input_fm_buffer_d0;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_done;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_idle;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_ready;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WVALID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WDATA;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WSTRB;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WLAST;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WID;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_RREADY;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_BREADY;
wire   [8:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_address0;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_ce0;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din0;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din1;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_opcode;
wire    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_ce;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_done;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_idle;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_ready;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WVALID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WDATA;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WSTRB;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WLAST;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WID;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARID;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARUSER;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_RREADY;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_BREADY;
wire   [11:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_address0;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_ce0;
wire    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_we0;
wire   [31:0] grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_d0;
wire    grp_conv3_Pipeline_TY_TX_fu_183_ap_start;
wire    grp_conv3_Pipeline_TY_TX_fu_183_ap_done;
wire    grp_conv3_Pipeline_TY_TX_fu_183_ap_idle;
wire    grp_conv3_Pipeline_TY_TX_fu_183_ap_ready;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWID;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWUSER;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WVALID;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WDATA;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WSTRB;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WLAST;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WID;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WUSER;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARID;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARUSER;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_RREADY;
wire    grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_BREADY;
wire   [8:0] grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_address0;
wire    grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_ce0;
wire    grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_we0;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_d0;
wire   [11:0] grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address0;
wire    grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce0;
wire   [11:0] grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address1;
wire    grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce1;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din0;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din1;
wire   [1:0] grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_opcode;
wire    grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_ce;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din0;
wire   [31:0] grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din1;
wire    grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_ce;
wire    grp_conv3_Pipeline_5_fu_198_ap_start;
wire    grp_conv3_Pipeline_5_fu_198_ap_done;
wire    grp_conv3_Pipeline_5_fu_198_ap_idle;
wire    grp_conv3_Pipeline_5_fu_198_ap_ready;
wire   [8:0] grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_address0;
wire    grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_ce0;
wire    grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_we0;
wire   [31:0] grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_d0;
reg   [2:0] tn_reg_128;
wire    ap_CS_fsm_state8;
reg   [11:0] phi_mul_reg_139;
reg    grp_conv3_Pipeline_1_fu_151_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg;
reg    grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_conv3_Pipeline_5_fu_198_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg   [3:0] ti_fu_92;
wire   [3:0] add_ln32_fu_322_p2;
reg   [3:0] tj_fu_96;
reg   [7:0] indvar_flatten287_fu_100;
wire   [0:0] icmp_ln32_fu_246_p2;
wire   [3:0] add_ln31_fu_240_p2;
wire   [7:0] tmp_3_mid1_fu_260_p3;
wire   [7:0] tmp_s_fu_268_p3;
wire   [4:0] or_ln103_fu_355_p2;
wire   [4:0] empty_fu_364_p0;
wire   [7:0] empty_fu_364_p1;
reg   [31:0] grp_fu_479_p0;
reg   [31:0] grp_fu_479_p1;
reg    grp_fu_479_ce;
reg    grp_fu_483_ce;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire   [11:0] empty_fu_364_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_conv3_Pipeline_1_fu_151_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg = 1'b0;
#0 grp_conv3_Pipeline_5_fu_198_ap_start_reg = 1'b0;
end

srcnn_conv3_output_fm_buffer_0_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 289 ),
    .AddressWidth( 9 ))
output_fm_buffer_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_fm_buffer_0_address0),
    .ce0(output_fm_buffer_0_ce0),
    .we0(output_fm_buffer_0_we0),
    .d0(output_fm_buffer_0_d0),
    .q0(output_fm_buffer_0_q0)
);

srcnn_conv3_input_fm_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 3528 ),
    .AddressWidth( 12 ))
input_fm_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_fm_buffer_address0),
    .ce0(input_fm_buffer_ce0),
    .we0(input_fm_buffer_we0),
    .d0(input_fm_buffer_d0),
    .q0(input_fm_buffer_q0),
    .address1(grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address1),
    .ce1(input_fm_buffer_ce1),
    .q1(input_fm_buffer_q1)
);

srcnn_conv3_Pipeline_1 grp_conv3_Pipeline_1_fu_151(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_1_fu_151_ap_start),
    .ap_done(grp_conv3_Pipeline_1_fu_151_ap_done),
    .ap_idle(grp_conv3_Pipeline_1_fu_151_ap_idle),
    .ap_ready(grp_conv3_Pipeline_1_fu_151_ap_ready),
    .input_fm_buffer_address0(grp_conv3_Pipeline_1_fu_151_input_fm_buffer_address0),
    .input_fm_buffer_ce0(grp_conv3_Pipeline_1_fu_151_input_fm_buffer_ce0),
    .input_fm_buffer_we0(grp_conv3_Pipeline_1_fu_151_input_fm_buffer_we0),
    .input_fm_buffer_d0(grp_conv3_Pipeline_1_fu_151_input_fm_buffer_d0)
);

srcnn_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3 grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start),
    .ap_done(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_done),
    .ap_idle(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_idle),
    .ap_ready(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .select_ln31_1(select_ln31_1_reg_426),
    .conv3_biases_0_0_val(conv3_biases_0_0_val),
    .ti_cast20(select_ln31_reg_419),
    .p_shl1(p_shl1_reg_439),
    .output_ftmap(output_ftmap),
    .output_fm_buffer_0_address0(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_address0),
    .output_fm_buffer_0_ce0(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_ce0),
    .output_fm_buffer_0_q0(output_fm_buffer_0_q0),
    .grp_fu_479_p_din0(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din0),
    .grp_fu_479_p_din1(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din1),
    .grp_fu_479_p_opcode(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_opcode),
    .grp_fu_479_p_dout0(grp_fu_822_p_dout0),
    .grp_fu_479_p_ce(grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_ce)
);

srcnn_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3 grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start),
    .ap_done(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_done),
    .ap_idle(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_idle),
    .ap_ready(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .zext_ln31(select_ln31_1_reg_426),
    .zext_ln52(tmp1_reg_468),
    .shl_ln1(shl_ln1_reg_462),
    .select_ln31(select_ln31_reg_419),
    .input_ftmap(input_ftmap),
    .input_fm_buffer_address0(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_address0),
    .input_fm_buffer_ce0(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_ce0),
    .input_fm_buffer_we0(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_we0),
    .input_fm_buffer_d0(grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_d0)
);

srcnn_conv3_Pipeline_TY_TX grp_conv3_Pipeline_TY_TX_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_TY_TX_fu_183_ap_start),
    .ap_done(grp_conv3_Pipeline_TY_TX_fu_183_ap_done),
    .ap_idle(grp_conv3_Pipeline_TY_TX_fu_183_ap_idle),
    .ap_ready(grp_conv3_Pipeline_TY_TX_fu_183_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .p_cast37(empty_reg_473),
    .conv3_weights(conv3_weights),
    .p_cast27(empty_reg_473),
    .zext_ln58(phi_mul_reg_139),
    .output_fm_buffer_0_address0(grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_address0),
    .output_fm_buffer_0_ce0(grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_ce0),
    .output_fm_buffer_0_we0(grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_we0),
    .output_fm_buffer_0_d0(grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_d0),
    .output_fm_buffer_0_q0(output_fm_buffer_0_q0),
    .input_fm_buffer_address0(grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address0),
    .input_fm_buffer_ce0(grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce0),
    .input_fm_buffer_q0(input_fm_buffer_q0),
    .input_fm_buffer_address1(grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address1),
    .input_fm_buffer_ce1(grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce1),
    .input_fm_buffer_q1(input_fm_buffer_q1),
    .grp_fu_479_p_din0(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din0),
    .grp_fu_479_p_din1(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din1),
    .grp_fu_479_p_opcode(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_opcode),
    .grp_fu_479_p_dout0(grp_fu_822_p_dout0),
    .grp_fu_479_p_ce(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_ce),
    .grp_fu_483_p_din0(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din0),
    .grp_fu_483_p_din1(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din1),
    .grp_fu_483_p_dout0(grp_fu_830_p_dout0),
    .grp_fu_483_p_ce(grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_ce)
);

srcnn_conv3_Pipeline_5 grp_conv3_Pipeline_5_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_Pipeline_5_fu_198_ap_start),
    .ap_done(grp_conv3_Pipeline_5_fu_198_ap_done),
    .ap_idle(grp_conv3_Pipeline_5_fu_198_ap_idle),
    .ap_ready(grp_conv3_Pipeline_5_fu_198_ap_ready),
    .output_fm_buffer_0_address0(grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_address0),
    .output_fm_buffer_0_ce0(grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_ce0),
    .output_fm_buffer_0_we0(grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_we0),
    .output_fm_buffer_0_d0(grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_d0)
);

srcnn_mul_5ns_8ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_5ns_8ns_12_1_1_U117(
    .din0(empty_fu_364_p0),
    .din1(empty_fu_364_p1),
    .dout(empty_fu_364_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_1_fu_151_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd0))) begin
            grp_conv3_Pipeline_1_fu_151_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_1_fu_151_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_1_fu_151_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_5_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_conv3_Pipeline_5_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_5_fu_198_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_5_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_TY_TX_fu_183_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1))) begin
            grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_ready == 1'b1)) begin
            grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten287_fu_100 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1))) begin
        indvar_flatten287_fu_100 <= add_ln31_1_reg_414;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd0))) begin
        phi_mul_reg_139 <= 12'd0;
    end else if (((grp_conv3_Pipeline_TY_TX_fu_183_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        phi_mul_reg_139 <= add_ln40_1_reg_444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        ti_fu_92 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1))) begin
        ti_fu_92 <= add_ln32_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tj_fu_96 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1))) begin
        tj_fu_96 <= select_ln31_2_reg_432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd0))) begin
        tn_reg_128 <= 3'd0;
    end else if (((grp_conv3_Pipeline_TY_TX_fu_183_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        tn_reg_128 <= add_ln40_reg_452;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln31_1_reg_414 <= add_ln31_1_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln40_1_reg_444 <= add_ln40_1_fu_300_p2;
        add_ln40_reg_452 <= add_ln40_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_reg_473 <= empty_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd0))) begin
        p_shl1_reg_439[7 : 4] <= p_shl1_fu_292_p3[7 : 4];
        select_ln31_1_reg_426 <= select_ln31_1_fu_276_p3;
        select_ln31_2_reg_432 <= select_ln31_2_fu_284_p3;
        select_ln31_reg_419 <= select_ln31_fu_252_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        shl_ln1_reg_462[4 : 3] <= shl_ln1_fu_340_p3[4 : 3];
        tmp1_reg_468 <= tmp1_fu_348_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd0))) begin
        trunc_ln103_reg_457 <= trunc_ln103_fu_318_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_5_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_1_fu_151_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_Pipeline_TY_TX_fu_183_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_479_ce = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_479_ce = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_ce;
    end else begin
        grp_fu_479_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_479_p0 = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_479_p0 = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din0;
    end else begin
        grp_fu_479_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_479_p1 = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_479_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_479_p1 = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_grp_fu_479_p_din1;
    end else begin
        grp_fu_479_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_483_ce = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_ce;
    end else begin
        grp_fu_483_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_fm_buffer_address0 = grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_fm_buffer_address0 = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_address0 = grp_conv3_Pipeline_1_fu_151_input_fm_buffer_address0;
    end else begin
        input_fm_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_fm_buffer_ce0 = grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_fm_buffer_ce0 = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_ce0 = grp_conv3_Pipeline_1_fu_151_input_fm_buffer_ce0;
    end else begin
        input_fm_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_fm_buffer_ce1 = grp_conv3_Pipeline_TY_TX_fu_183_input_fm_buffer_ce1;
    end else begin
        input_fm_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_fm_buffer_d0 = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_d0 = grp_conv3_Pipeline_1_fu_151_input_fm_buffer_d0;
    end else begin
        input_fm_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_fm_buffer_we0 = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_input_fm_buffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_fm_buffer_we0 = grp_conv3_Pipeline_1_fu_151_input_fm_buffer_we0;
    end else begin
        input_fm_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARADDR = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARADDR = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARADDR = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARADDR;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARBURST = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARBURST = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARBURST;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARBURST = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARBURST;
    end else begin
        m_axi_gmem_ARBURST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARCACHE = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARCACHE = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARCACHE;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARCACHE = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARCACHE;
    end else begin
        m_axi_gmem_ARCACHE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARID = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARID = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARID;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARID;
    end else begin
        m_axi_gmem_ARID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLEN = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARLEN = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARLEN = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLEN;
    end else begin
        m_axi_gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARLOCK = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARLOCK = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARLOCK;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARLOCK = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARLOCK;
    end else begin
        m_axi_gmem_ARLOCK = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARPROT = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARPROT = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARPROT;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARPROT = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARPROT;
    end else begin
        m_axi_gmem_ARPROT = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARQOS = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARQOS = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARQOS;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARQOS = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARQOS;
    end else begin
        m_axi_gmem_ARQOS = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARREGION = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARREGION = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARREGION;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARREGION = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARREGION;
    end else begin
        m_axi_gmem_ARREGION = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARSIZE = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARSIZE = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARSIZE;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARSIZE = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARSIZE;
    end else begin
        m_axi_gmem_ARSIZE = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARUSER = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARUSER = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARUSER;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARUSER = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARUSER;
    end else begin
        m_axi_gmem_ARUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_ARVALID = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_ARVALID = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_ARVALID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_AWVALID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWVALID;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_BREADY = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_BREADY;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem_RREADY = grp_conv3_Pipeline_TY_TX_fu_183_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem_RREADY = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_RREADY = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1)))) begin
        m_axi_gmem_WVALID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WVALID;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_fm_buffer_0_address0 = grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_fm_buffer_0_address0 = grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_fm_buffer_0_address0 = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_address0;
    end else begin
        output_fm_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_fm_buffer_0_ce0 = grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_fm_buffer_0_ce0 = grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_fm_buffer_0_ce0 = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_output_fm_buffer_0_ce0;
    end else begin
        output_fm_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_fm_buffer_0_d0 = grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_fm_buffer_0_d0 = grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_d0;
    end else begin
        output_fm_buffer_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        output_fm_buffer_0_we0 = grp_conv3_Pipeline_5_fu_198_output_fm_buffer_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        output_fm_buffer_0_we0 = grp_conv3_Pipeline_TY_TX_fu_183_output_fm_buffer_0_we0;
    end else begin
        output_fm_buffer_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln31_fu_222_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln40_fu_306_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_conv3_Pipeline_1_fu_151_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv3_Pipeline_TY_TX_fu_183_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_conv3_Pipeline_5_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln31_1_fu_228_p2 = (indvar_flatten287_fu_100 + 8'd1);

assign add_ln31_fu_240_p2 = (tj_fu_96 + 4'd1);

assign add_ln32_fu_322_p2 = (select_ln31_reg_419 + 4'd1);

assign add_ln40_1_fu_300_p2 = (phi_mul_reg_139 + 12'd800);

assign add_ln40_fu_312_p2 = (tn_reg_128 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign empty_fu_364_p0 = empty_fu_364_p00;

assign empty_fu_364_p00 = or_ln103_fu_355_p2;

assign empty_fu_364_p1 = 12'd100;

assign grp_conv3_Pipeline_1_fu_151_ap_start = grp_conv3_Pipeline_1_fu_151_ap_start_reg;

assign grp_conv3_Pipeline_5_fu_198_ap_start = grp_conv3_Pipeline_5_fu_198_ap_start_reg;

assign grp_conv3_Pipeline_TY_TX_fu_183_ap_start = grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg;

assign grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start = grp_conv3_Pipeline_VITIS_LOOP_105_1_VITIS_LOOP_106_2_VITIS_LOOP_107_3_fu_170_ap_start_reg;

assign grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_ap_start_reg;

assign grp_fu_822_p_ce = grp_fu_479_ce;

assign grp_fu_822_p_din0 = grp_fu_479_p0;

assign grp_fu_822_p_din1 = grp_fu_479_p1;

assign grp_fu_822_p_opcode = 2'd0;

assign grp_fu_830_p_ce = grp_fu_483_ce;

assign grp_fu_830_p_din0 = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din0;

assign grp_fu_830_p_din1 = grp_conv3_Pipeline_TY_TX_fu_183_grp_fu_483_p_din1;

assign icmp_ln31_fu_222_p2 = ((indvar_flatten287_fu_100 == 8'd225) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_246_p2 = ((ti_fu_92 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_306_p2 = ((tn_reg_128 == 3'd4) ? 1'b1 : 1'b0);

assign m_axi_gmem_AWADDR = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWADDR;

assign m_axi_gmem_AWBURST = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWBURST;

assign m_axi_gmem_AWCACHE = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWCACHE;

assign m_axi_gmem_AWID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWID;

assign m_axi_gmem_AWLEN = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLEN;

assign m_axi_gmem_AWLOCK = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWLOCK;

assign m_axi_gmem_AWPROT = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWPROT;

assign m_axi_gmem_AWQOS = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWQOS;

assign m_axi_gmem_AWREGION = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWREGION;

assign m_axi_gmem_AWSIZE = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWSIZE;

assign m_axi_gmem_AWUSER = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_AWUSER;

assign m_axi_gmem_WDATA = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WDATA;

assign m_axi_gmem_WID = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WID;

assign m_axi_gmem_WLAST = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WLAST;

assign m_axi_gmem_WSTRB = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WSTRB;

assign m_axi_gmem_WUSER = grp_conv3_Pipeline_VITIS_LOOP_138_2_VITIS_LOOP_139_3_fu_157_m_axi_gmem_WUSER;

assign or_ln103_fu_355_p2 = (shl_ln1_reg_462 | 5'd7);

assign p_shl1_fu_292_p3 = {{select_ln31_fu_252_p3}, {4'd0}};

assign select_ln31_1_fu_276_p3 = ((icmp_ln32_fu_246_p2[0:0] == 1'b1) ? tmp_3_mid1_fu_260_p3 : tmp_s_fu_268_p3);

assign select_ln31_2_fu_284_p3 = ((icmp_ln32_fu_246_p2[0:0] == 1'b1) ? add_ln31_fu_240_p2 : tj_fu_96);

assign select_ln31_fu_252_p3 = ((icmp_ln32_fu_246_p2[0:0] == 1'b1) ? 4'd0 : ti_fu_92);

assign shl_ln1_fu_340_p3 = {{trunc_ln103_reg_457}, {3'd0}};

assign tmp1_fu_348_p3 = {{select_ln31_2_reg_432}, {select_ln31_2_reg_432}};

assign tmp_3_mid1_fu_260_p3 = {{add_ln31_fu_240_p2}, {add_ln31_fu_240_p2}};

assign tmp_s_fu_268_p3 = {{tj_fu_96}, {tj_fu_96}};

assign trunc_ln103_fu_318_p1 = tn_reg_128[1:0];

always @ (posedge ap_clk) begin
    p_shl1_reg_439[3:0] <= 4'b0000;
    shl_ln1_reg_462[2:0] <= 3'b000;
end

endmodule //srcnn_conv3
