// Seed: 2876374889
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  wire id_3, id_4;
  id_5(
      .id_0(-1'b0), .id_1(-1)
  ); id_6(
      id_2[-1]
  );
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = -1'b0;
  always id_1 <= id_0;
  wire id_3, id_4;
  wire id_5, id_6;
  assign id_5 = id_4;
  always begin : LABEL_0$display
    ;
  end
  wire id_7;
  module_0 modCall_1 (id_4);
  wire id_8;
endmodule
