<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:17.712-0400"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:17.512-0400"/>
        <logs message="ERROR: [COSIM 212-50] Cannot find C test bench. Please specify test bench files using 'add_files -tb'." projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:17.480-0400"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:29.241-0400"/>
        <logs message="ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'." projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:29.226-0400"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'tb_alu_half_add-sub_bool.cpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:14.939-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'alu_half_add-sub_bool.cpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:14.923-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'alu_half_add-sub.hpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:14.898-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING: [HLS 200-1998] cannot find relative file path '../../tb_alu_half_add-sub_bool.cpp' in directory(s): C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder/alu_half_adder_bool/solution C:/Users/kwokt/HLS-Models/Simple-Designs/Combinational/Arithmetic/ALU/alu_half_adder" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:29.204-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find test bench file 'tb_alu_half_add-sub_bool.cpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:27.042-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'alu_half_add-sub_bool.cpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:27.029-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find design file 'alu_half_add-sub.hpp'" projectName="alu_half_adder_bool" solutionName="solution1" date="2024-05-13T09:45:27.016-0400" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
